Analysis & Synthesis report for Xmit
Tue Dec 06 01:22:55 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |xmitTop|out_FSM:output_FSM_inst|my_state
 11. State Machine - |xmitTop|in_FSM:in_FSM_inst|tren:transmitenable|curr
 12. State Machine - |xmitTop|in_FSM:in_FSM_inst|pakstak:packetstack|currst
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component
 20. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated
 21. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_nv6:rdptr_g1p
 22. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_jdc:wrptr_g1p
 23. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram
 24. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 25. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12
 26. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 27. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15
 28. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component
 29. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated
 30. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_fu6:rdptr_g1p
 31. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_bcc:wrptr_g1p
 32. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram
 33. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 34. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12
 35. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 36. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15
 37. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component
 38. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated
 39. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p
 40. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p
 41. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram
 42. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
 43. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12
 44. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
 45. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15
 46. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component
 47. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated
 48. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p
 49. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p
 50. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram
 51. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
 52. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12
 53. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
 54. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15
 55. Source assignments for out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram
 56. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component
 57. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated
 58. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_pv6:rdptr_g1p
 59. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_ldc:wrptr_g1p
 60. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram
 61. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp
 62. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6
 63. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|dffpipe_0f9:ws_brp
 64. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|dffpipe_0f9:ws_bwp
 65. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp
 66. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10
 67. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component
 68. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated
 69. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_pv6:rdptr_g1p
 70. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_ldc:wrptr_g1p
 71. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram
 72. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp
 73. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6
 74. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|dffpipe_0f9:ws_brp
 75. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|dffpipe_0f9:ws_bwp
 76. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp
 77. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9
 78. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component
 79. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated
 80. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p
 81. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p
 82. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram
 83. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
 84. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12
 85. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
 86. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15
 87. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component
 88. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated
 89. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_pv6:rdptr_g1p
 90. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_ldc:wrptr_g1p
 91. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram
 92. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp
 93. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6
 94. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|dffpipe_0f9:ws_brp
 95. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|dffpipe_0f9:ws_bwp
 96. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp
 97. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10
 98. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component
 99. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated
100. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_pv6:rdptr_g1p
101. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_ldc:wrptr_g1p
102. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram
103. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp
104. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6
105. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|dffpipe_0f9:ws_brp
106. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|dffpipe_0f9:ws_bwp
107. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp
108. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9
109. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component
110. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated
111. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p
112. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p
113. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram
114. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
115. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12
116. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
117. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15
118. Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component
119. Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component
120. Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component
121. Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component
122. Parameter Settings for User Entity Instance: out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component
123. Parameter Settings for User Entity Instance: dataFIFO:data_hi_fifo|dcfifo:dcfifo_component
124. Parameter Settings for User Entity Instance: ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component
125. Parameter Settings for User Entity Instance: FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component
126. Parameter Settings for User Entity Instance: dataFIFO:data_lo_fifo|dcfifo:dcfifo_component
127. Parameter Settings for User Entity Instance: ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component
128. Parameter Settings for User Entity Instance: FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component
129. dcfifo Parameter Settings by Entity Instance
130. scfifo Parameter Settings by Entity Instance
131. Port Connectivity Checks: "FIFO_1:stop_lo_fifo"
132. Port Connectivity Checks: "ctrlFIFO:ctrl_lo_fifo"
133. Port Connectivity Checks: "dataFIFO:data_lo_fifo"
134. Port Connectivity Checks: "FIFO_1:stop_hi_fifo"
135. Port Connectivity Checks: "ctrlFIFO:ctrl_hi_fifo"
136. Port Connectivity Checks: "dataFIFO:data_hi_fifo"
137. Port Connectivity Checks: "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst"
138. Port Connectivity Checks: "in_FSM:in_FSM_inst|FIFO_1:inbuff_stop"
139. Port Connectivity Checks: "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority"
140. Port Connectivity Checks: "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp"
141. Port Connectivity Checks: "in_FSM:in_FSM_inst|inbuff:inbuff_comp"
142. Port Connectivity Checks: "in_FSM:in_FSM_inst"
143. Post-Synthesis Netlist Statistics for Top Partition
144. Elapsed Time Per Partition
145. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec 06 01:22:55 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; Xmit                                        ;
; Top-level Entity Name           ; xmitTop                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1042                                        ;
; Total pins                      ; 81                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 190,464                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; xmitTop            ; Xmit               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; xmitTop.vhd                      ; yes             ; User VHDL File               ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/xmitTop.vhd               ;         ;
; in_FSM.vhd                       ; yes             ; User VHDL File               ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/in_FSM.vhd                ;         ;
; out_FSM.vhd                      ; yes             ; User VHDL File               ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/out_FSM.vhd               ;         ;
; output_buffer.vhd                ; yes             ; User Wizard-Generated File   ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/output_buffer.vhd         ;         ;
; inbuff.vhd                       ; yes             ; User Wizard-Generated File   ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/inbuff.vhd                ;         ;
; inbuffcon.vhd                    ; yes             ; User Wizard-Generated File   ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/inbuffcon.vhd             ;         ;
; FIFO_1.vhd                       ; yes             ; User Wizard-Generated File   ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/FIFO_1.vhd                ;         ;
; dataFIFO.vhd                     ; yes             ; User Wizard-Generated File   ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/dataFIFO.vhd              ;         ;
; ctrlFIFO.vhd                     ; yes             ; User Wizard-Generated File   ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/ctrlFIFO.vhd              ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf               ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_graycounter.inc        ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.inc             ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_gray2bin.inc           ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dffpipe.inc              ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_sync_fifo.inc        ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc          ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram_fifo.inc      ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc           ;         ;
; db/dcfifo_s3q1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_s3q1.tdf        ;         ;
; db/a_graycounter_nv6.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_graycounter_nv6.tdf  ;         ;
; db/a_graycounter_jdc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_graycounter_jdc.tdf  ;         ;
; db/altsyncram_a3d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_a3d1.tdf    ;         ;
; db/alt_synch_pipe_8pl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_8pl.tdf ;         ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_pe9.tdf        ;         ;
; db/alt_synch_pipe_9pl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_9pl.tdf ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_qe9.tdf        ;         ;
; db/cmpr_906.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/cmpr_906.tdf           ;         ;
; db/dcfifo_r6q1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_r6q1.tdf        ;         ;
; db/a_graycounter_fu6.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_graycounter_fu6.tdf  ;         ;
; db/a_graycounter_bcc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_graycounter_bcc.tdf  ;         ;
; db/altsyncram_46d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_46d1.tdf    ;         ;
; db/alt_synch_pipe_0ol.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_0ol.tdf ;         ;
; db/dffpipe_hd9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_hd9.tdf        ;         ;
; db/alt_synch_pipe_1ol.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_1ol.tdf ;         ;
; db/dffpipe_id9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_id9.tdf        ;         ;
; db/cmpr_1v5.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/cmpr_1v5.tdf           ;         ;
; db/dcfifo_m7q1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_m7q1.tdf        ;         ;
; db/a_graycounter_pv6.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_graycounter_pv6.tdf  ;         ;
; db/a_graycounter_ldc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_graycounter_ldc.tdf  ;         ;
; db/altsyncram_e5d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_e5d1.tdf    ;         ;
; db/alt_synch_pipe_cpl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_cpl.tdf ;         ;
; db/dffpipe_te9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_te9.tdf        ;         ;
; db/alt_synch_pipe_dpl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_dpl.tdf ;         ;
; db/dffpipe_ue9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_ue9.tdf        ;         ;
; db/cmpr_b06.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/cmpr_b06.tdf           ;         ;
; pakstak.vhd                      ; yes             ; Auto-Found VHDL File         ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/pakstak.vhd               ;         ;
; tren.vhd                         ; yes             ; Auto-Found VHDL File         ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/tren.vhd                  ;         ;
; monitoring_logic.vhd             ; yes             ; Auto-Found VHDL File         ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/monitoring_logic.vhd      ;         ;
; priority_fsm.vhd                 ; yes             ; Auto-Found VHDL File         ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/priority_fsm.vhd          ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf               ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc            ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc             ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc             ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc             ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc             ;         ;
; db/scfifo_4fa1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/scfifo_4fa1.tdf        ;         ;
; db/a_dpfifo_bla1.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_dpfifo_bla1.tdf      ;         ;
; db/a_fefifo_jaf.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_fefifo_jaf.tdf       ;         ;
; db/cntr_op7.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/cntr_op7.tdf           ;         ;
; db/altsyncram_m3t1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf    ;         ;
; db/cntr_uhb.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/cntr_uhb.tdf           ;         ;
; db/dcfifo_mgs1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_mgs1.tdf        ;         ;
; db/a_gray2bin_qab.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_gray2bin_qab.tdf     ;         ;
; db/altsyncram_s5d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_s5d1.tdf    ;         ;
; db/alt_synch_pipe_epl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_epl.tdf ;         ;
; db/dffpipe_ve9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_ve9.tdf        ;         ;
; db/dffpipe_0f9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_0f9.tdf        ;         ;
; db/alt_synch_pipe_fpl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_fpl.tdf ;         ;
; db/dffpipe_1f9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_1f9.tdf        ;         ;
; db/dcfifo_ijs1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_ijs1.tdf        ;         ;
; db/altsyncram_o8d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_o8d1.tdf    ;         ;
; db/alt_synch_pipe_gpl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_gpl.tdf ;         ;
; db/dffpipe_2f9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_2f9.tdf        ;         ;
; db/alt_synch_pipe_hpl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_hpl.tdf ;         ;
; db/dffpipe_3f9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_3f9.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 614         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 622         ;
;     -- 7 input functions                    ; 1           ;
;     -- 6 input functions                    ; 202         ;
;     -- 5 input functions                    ; 82          ;
;     -- 4 input functions                    ; 108         ;
;     -- <=3 input functions                  ; 229         ;
;                                             ;             ;
; Dedicated logic registers                   ; 1042        ;
;                                             ;             ;
; I/O pins                                    ; 81          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 190464      ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 1129        ;
; Total fan-out                               ; 9731        ;
; Average fan-out                             ; 4.94        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                    ; Entity Name        ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |xmitTop                                     ; 622 (3)           ; 1042 (2)     ; 190464            ; 0          ; 81   ; 0            ; |xmitTop                                                                                                                                                                               ; xmitTop            ; work         ;
;    |ctrlFIFO:ctrl_hi_fifo|                   ; 53 (0)            ; 114 (0)      ; 49152             ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo                                                                                                                                                         ; ctrlFIFO           ; work         ;
;       |dcfifo:dcfifo_component|              ; 53 (0)            ; 114 (0)      ; 49152             ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component                                                                                                                                 ; dcfifo             ; work         ;
;          |dcfifo_ijs1:auto_generated|        ; 53 (5)            ; 114 (36)     ; 49152             ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated                                                                                                      ; dcfifo_ijs1        ; work         ;
;             |a_graycounter_ldc:wrptr_g1p|    ; 19 (19)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                          ; a_graycounter_ldc  ; work         ;
;             |a_graycounter_pv6:rdptr_g1p|    ; 21 (21)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                          ; a_graycounter_pv6  ; work         ;
;             |alt_synch_pipe_gpl:rs_dgwp|     ; 0 (0)             ; 24 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp                                                                           ; alt_synch_pipe_gpl ; work         ;
;                |dffpipe_2f9:dffpipe6|        ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6                                                      ; dffpipe_2f9        ; work         ;
;             |alt_synch_pipe_hpl:ws_dgrp|     ; 0 (0)             ; 24 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp                                                                           ; alt_synch_pipe_hpl ; work         ;
;                |dffpipe_3f9:dffpipe9|        ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9                                                      ; dffpipe_3f9        ; work         ;
;             |altsyncram_o8d1:fifo_ram|       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram                                                                             ; altsyncram_o8d1    ; work         ;
;             |cmpr_b06:rdempty_eq_comp|       ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|cmpr_b06:rdempty_eq_comp                                                                             ; cmpr_b06           ; work         ;
;             |cmpr_b06:wrfull_eq_comp|        ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|cmpr_b06:wrfull_eq_comp                                                                              ; cmpr_b06           ; work         ;
;    |ctrlFIFO:ctrl_lo_fifo|                   ; 53 (0)            ; 114 (0)      ; 49152             ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo                                                                                                                                                         ; ctrlFIFO           ; work         ;
;       |dcfifo:dcfifo_component|              ; 53 (0)            ; 114 (0)      ; 49152             ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component                                                                                                                                 ; dcfifo             ; work         ;
;          |dcfifo_ijs1:auto_generated|        ; 53 (5)            ; 114 (36)     ; 49152             ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated                                                                                                      ; dcfifo_ijs1        ; work         ;
;             |a_graycounter_ldc:wrptr_g1p|    ; 19 (19)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                          ; a_graycounter_ldc  ; work         ;
;             |a_graycounter_pv6:rdptr_g1p|    ; 21 (21)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                          ; a_graycounter_pv6  ; work         ;
;             |alt_synch_pipe_gpl:rs_dgwp|     ; 0 (0)             ; 24 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp                                                                           ; alt_synch_pipe_gpl ; work         ;
;                |dffpipe_2f9:dffpipe6|        ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6                                                      ; dffpipe_2f9        ; work         ;
;             |alt_synch_pipe_hpl:ws_dgrp|     ; 0 (0)             ; 24 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp                                                                           ; alt_synch_pipe_hpl ; work         ;
;                |dffpipe_3f9:dffpipe9|        ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9                                                      ; dffpipe_3f9        ; work         ;
;             |altsyncram_o8d1:fifo_ram|       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram                                                                             ; altsyncram_o8d1    ; work         ;
;             |cmpr_b06:rdempty_eq_comp|       ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|cmpr_b06:rdempty_eq_comp                                                                             ; cmpr_b06           ; work         ;
;             |cmpr_b06:wrfull_eq_comp|        ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|cmpr_b06:wrfull_eq_comp                                                                              ; cmpr_b06           ; work         ;
;    |dataFIFO:data_hi_fifo|                   ; 55 (0)            ; 114 (0)      ; 16384             ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo                                                                                                                                                         ; dataFIFO           ; work         ;
;       |dcfifo:dcfifo_component|              ; 55 (0)            ; 114 (0)      ; 16384             ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component                                                                                                                                 ; dcfifo             ; work         ;
;          |dcfifo_mgs1:auto_generated|        ; 55 (5)            ; 114 (36)     ; 16384             ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated                                                                                                      ; dcfifo_mgs1        ; work         ;
;             |a_graycounter_ldc:wrptr_g1p|    ; 19 (19)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                          ; a_graycounter_ldc  ; work         ;
;             |a_graycounter_pv6:rdptr_g1p|    ; 21 (21)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                          ; a_graycounter_pv6  ; work         ;
;             |alt_synch_pipe_epl:rs_dgwp|     ; 0 (0)             ; 24 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp                                                                           ; alt_synch_pipe_epl ; work         ;
;                |dffpipe_ve9:dffpipe6|        ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6                                                      ; dffpipe_ve9        ; work         ;
;             |alt_synch_pipe_fpl:ws_dgrp|     ; 0 (0)             ; 24 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp                                                                           ; alt_synch_pipe_fpl ; work         ;
;                |dffpipe_1f9:dffpipe10|       ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10                                                     ; dffpipe_1f9        ; work         ;
;             |altsyncram_s5d1:fifo_ram|       ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram                                                                             ; altsyncram_s5d1    ; work         ;
;             |cmpr_b06:rdempty_eq_comp|       ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|cmpr_b06:rdempty_eq_comp                                                                             ; cmpr_b06           ; work         ;
;             |cmpr_b06:wrfull_eq_comp|        ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|cmpr_b06:wrfull_eq_comp                                                                              ; cmpr_b06           ; work         ;
;    |dataFIFO:data_lo_fifo|                   ; 53 (0)            ; 114 (0)      ; 16384             ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo                                                                                                                                                         ; dataFIFO           ; work         ;
;       |dcfifo:dcfifo_component|              ; 53 (0)            ; 114 (0)      ; 16384             ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component                                                                                                                                 ; dcfifo             ; work         ;
;          |dcfifo_mgs1:auto_generated|        ; 53 (5)            ; 114 (36)     ; 16384             ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated                                                                                                      ; dcfifo_mgs1        ; work         ;
;             |a_graycounter_ldc:wrptr_g1p|    ; 19 (19)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                          ; a_graycounter_ldc  ; work         ;
;             |a_graycounter_pv6:rdptr_g1p|    ; 21 (21)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                          ; a_graycounter_pv6  ; work         ;
;             |alt_synch_pipe_epl:rs_dgwp|     ; 0 (0)             ; 24 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp                                                                           ; alt_synch_pipe_epl ; work         ;
;                |dffpipe_ve9:dffpipe6|        ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6                                                      ; dffpipe_ve9        ; work         ;
;             |alt_synch_pipe_fpl:ws_dgrp|     ; 0 (0)             ; 24 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp                                                                           ; alt_synch_pipe_fpl ; work         ;
;                |dffpipe_1f9:dffpipe10|       ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10                                                     ; dffpipe_1f9        ; work         ;
;             |altsyncram_s5d1:fifo_ram|       ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram                                                                             ; altsyncram_s5d1    ; work         ;
;             |cmpr_b06:rdempty_eq_comp|       ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|cmpr_b06:rdempty_eq_comp                                                                             ; cmpr_b06           ; work         ;
;             |cmpr_b06:wrfull_eq_comp|        ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|cmpr_b06:wrfull_eq_comp                                                                              ; cmpr_b06           ; work         ;
;    |in_FSM:in_FSM_inst|                      ; 270 (40)          ; 489 (48)     ; 14336             ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst                                                                                                                                                            ; in_FSM             ; work         ;
;       |FIFO_1:inbuff_priority|               ; 54 (0)            ; 114 (0)      ; 2048              ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority                                                                                                                                     ; FIFO_1             ; work         ;
;          |dcfifo:dcfifo_component|           ; 54 (0)            ; 114 (0)      ; 2048              ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component                                                                                                             ; dcfifo             ; work         ;
;             |dcfifo_m7q1:auto_generated|     ; 54 (5)            ; 114 (36)     ; 2048              ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated                                                                                  ; dcfifo_m7q1        ; work         ;
;                |a_graycounter_ldc:wrptr_g1p| ; 19 (19)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                      ; a_graycounter_ldc  ; work         ;
;                |a_graycounter_pv6:rdptr_g1p| ; 21 (21)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                      ; a_graycounter_pv6  ; work         ;
;                |alt_synch_pipe_cpl:rs_dgwp|  ; 0 (0)             ; 24 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp                                                       ; alt_synch_pipe_cpl ; work         ;
;                   |dffpipe_te9:dffpipe12|    ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12                                 ; dffpipe_te9        ; work         ;
;                |alt_synch_pipe_dpl:ws_dgrp|  ; 0 (0)             ; 24 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp                                                       ; alt_synch_pipe_dpl ; work         ;
;                   |dffpipe_ue9:dffpipe15|    ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15                                 ; dffpipe_ue9        ; work         ;
;                |altsyncram_e5d1:fifo_ram|    ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram                                                         ; altsyncram_e5d1    ; work         ;
;                |cmpr_b06:rdempty_eq_comp|    ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|cmpr_b06:rdempty_eq_comp                                                         ; cmpr_b06           ; work         ;
;                |cmpr_b06:wrfull_eq_comp|     ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|cmpr_b06:wrfull_eq_comp                                                          ; cmpr_b06           ; work         ;
;       |FIFO_1:inbuff_stop|                   ; 54 (0)            ; 114 (0)      ; 2048              ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop                                                                                                                                         ; FIFO_1             ; work         ;
;          |dcfifo:dcfifo_component|           ; 54 (0)            ; 114 (0)      ; 2048              ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component                                                                                                                 ; dcfifo             ; work         ;
;             |dcfifo_m7q1:auto_generated|     ; 54 (5)            ; 114 (36)     ; 2048              ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated                                                                                      ; dcfifo_m7q1        ; work         ;
;                |a_graycounter_ldc:wrptr_g1p| ; 19 (19)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                          ; a_graycounter_ldc  ; work         ;
;                |a_graycounter_pv6:rdptr_g1p| ; 21 (21)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                          ; a_graycounter_pv6  ; work         ;
;                |alt_synch_pipe_cpl:rs_dgwp|  ; 0 (0)             ; 24 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp                                                           ; alt_synch_pipe_cpl ; work         ;
;                   |dffpipe_te9:dffpipe12|    ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12                                     ; dffpipe_te9        ; work         ;
;                |alt_synch_pipe_dpl:ws_dgrp|  ; 0 (0)             ; 24 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp                                                           ; alt_synch_pipe_dpl ; work         ;
;                   |dffpipe_ue9:dffpipe15|    ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15                                     ; dffpipe_ue9        ; work         ;
;                |altsyncram_e5d1:fifo_ram|    ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram                                                             ; altsyncram_e5d1    ; work         ;
;                |cmpr_b06:rdempty_eq_comp|    ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|cmpr_b06:rdempty_eq_comp                                                             ; cmpr_b06           ; work         ;
;                |cmpr_b06:wrfull_eq_comp|     ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|cmpr_b06:wrfull_eq_comp                                                              ; cmpr_b06           ; work         ;
;       |inbuff:inbuff_comp|                   ; 47 (0)            ; 96 (0)       ; 4096              ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp                                                                                                                                         ; inbuff             ; work         ;
;          |dcfifo:dcfifo_component|           ; 47 (0)            ; 96 (0)       ; 4096              ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component                                                                                                                 ; dcfifo             ; work         ;
;             |dcfifo_s3q1:auto_generated|     ; 47 (5)            ; 96 (30)      ; 4096              ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated                                                                                      ; dcfifo_s3q1        ; work         ;
;                |a_graycounter_jdc:wrptr_g1p| ; 16 (16)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                          ; a_graycounter_jdc  ; work         ;
;                |a_graycounter_nv6:rdptr_g1p| ; 17 (17)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                          ; a_graycounter_nv6  ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|  ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                           ; alt_synch_pipe_8pl ; work         ;
;                   |dffpipe_pe9:dffpipe12|    ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12                                     ; dffpipe_pe9        ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|  ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                           ; alt_synch_pipe_9pl ; work         ;
;                   |dffpipe_qe9:dffpipe15|    ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15                                     ; dffpipe_qe9        ; work         ;
;                |altsyncram_a3d1:fifo_ram|    ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram                                                             ; altsyncram_a3d1    ; work         ;
;                |cmpr_906:rdempty_eq_comp|    ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|cmpr_906:rdempty_eq_comp                                                             ; cmpr_906           ; work         ;
;                |cmpr_906:wrfull_eq_comp|     ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|cmpr_906:wrfull_eq_comp                                                              ; cmpr_906           ; work         ;
;       |inbuffcon:inbuffcon_comp|             ; 42 (0)            ; 87 (0)       ; 6144              ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp                                                                                                                                   ; inbuffcon          ; work         ;
;          |dcfifo:dcfifo_component|           ; 42 (0)            ; 87 (0)       ; 6144              ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component                                                                                                           ; dcfifo             ; work         ;
;             |dcfifo_r6q1:auto_generated|     ; 42 (5)            ; 87 (27)      ; 6144              ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated                                                                                ; dcfifo_r6q1        ; work         ;
;                |a_graycounter_bcc:wrptr_g1p| ; 14 (14)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_bcc:wrptr_g1p                                                    ; a_graycounter_bcc  ; work         ;
;                |a_graycounter_fu6:rdptr_g1p| ; 16 (16)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_fu6:rdptr_g1p                                                    ; a_graycounter_fu6  ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|  ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                     ; alt_synch_pipe_0ol ; work         ;
;                   |dffpipe_hd9:dffpipe12|    ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12                               ; dffpipe_hd9        ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|  ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                     ; alt_synch_pipe_1ol ; work         ;
;                   |dffpipe_id9:dffpipe15|    ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15                               ; dffpipe_id9        ; work         ;
;                |altsyncram_46d1:fifo_ram|    ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram                                                       ; altsyncram_46d1    ; work         ;
;                |cmpr_1v5:rdempty_eq_comp|    ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|cmpr_1v5:rdempty_eq_comp                                                       ; cmpr_1v5           ; work         ;
;                |cmpr_1v5:wrfull_eq_comp|     ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|cmpr_1v5:wrfull_eq_comp                                                        ; cmpr_1v5           ; work         ;
;       |pakstak:packetstack|                  ; 31 (31)           ; 28 (28)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|pakstak:packetstack                                                                                                                                        ; pakstak            ; work         ;
;       |tren:transmitenable|                  ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|tren:transmitenable                                                                                                                                        ; tren               ; work         ;
;    |monitoring_logic:monitoring_logic_inst|  ; 0 (0)             ; 38 (38)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|monitoring_logic:monitoring_logic_inst                                                                                                                                        ; monitoring_logic   ; work         ;
;    |out_FSM:output_FSM_inst|                 ; 102 (67)          ; 55 (23)      ; 45056             ; 0          ; 0    ; 0            ; |xmitTop|out_FSM:output_FSM_inst                                                                                                                                                       ; out_FSM            ; work         ;
;       |output_buffer:output_buffer_inst|     ; 35 (0)            ; 32 (0)       ; 45056             ; 0          ; 0    ; 0            ; |xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst                                                                                                                      ; output_buffer      ; work         ;
;          |scfifo:scfifo_component|           ; 35 (0)            ; 32 (0)       ; 45056             ; 0          ; 0    ; 0            ; |xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component                                                                                              ; scfifo             ; work         ;
;             |scfifo_4fa1:auto_generated|     ; 35 (0)            ; 32 (0)       ; 45056             ; 0          ; 0    ; 0            ; |xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated                                                                   ; scfifo_4fa1        ; work         ;
;                |a_dpfifo_bla1:dpfifo|        ; 35 (1)            ; 32 (0)       ; 45056             ; 0          ; 0    ; 0            ; |xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo                                              ; a_dpfifo_bla1      ; work         ;
;                   |a_fefifo_jaf:fifo_state|  ; 14 (4)            ; 12 (2)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|a_fefifo_jaf:fifo_state                      ; a_fefifo_jaf       ; work         ;
;                      |cntr_op7:count_usedw|  ; 10 (10)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw ; cntr_op7           ; work         ;
;                   |altsyncram_m3t1:FIFOram|  ; 0 (0)             ; 0 (0)        ; 45056             ; 0          ; 0    ; 0            ; |xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram                      ; altsyncram_m3t1    ; work         ;
;                   |cntr_uhb:rd_ptr_count|    ; 10 (10)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|cntr_uhb:rd_ptr_count                        ; cntr_uhb           ; work         ;
;                   |cntr_uhb:wr_ptr|          ; 10 (10)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|cntr_uhb:wr_ptr                              ; cntr_uhb           ; work         ;
;    |priority_FSM:priority_FSM_inst|          ; 33 (33)           ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|priority_FSM:priority_FSM_inst                                                                                                                                                ; priority_FSM       ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; None ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; None ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 2048         ; 1            ; 2048         ; 1            ; 2048  ; None ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 2048         ; 1            ; 2048         ; 1            ; 2048  ; None ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096  ; None ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144  ; None ;
; out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 64           ; 1024         ; 64           ; 65536 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                   ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+-------------------+
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|ctrlFIFO:ctrl_hi_fifo                                    ; ctrlFIFO.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|ctrlFIFO:ctrl_lo_fifo                                    ; ctrlFIFO.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|dataFIFO:data_hi_fifo                                    ; dataFIFO.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|dataFIFO:data_lo_fifo                                    ; dataFIFO.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp                    ; inbuff.vhd        ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority                ; FIFO_1.vhd        ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop                    ; FIFO_1.vhd        ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp              ; inbuffcon.vhd     ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst ; output_buffer.vhd ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|FIFO_1:stop_hi_fifo                                      ; FIFO_1.vhd        ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|FIFO_1:stop_lo_fifo                                      ; FIFO_1.vhd        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |xmitTop|out_FSM:output_FSM_inst|my_state                                                                                                          ;
+---------------------+----------------+-----------------+-------------------+---------------+---------------+----------------+---------------------+----------------+
; Name                ; my_state.s_FCS ; my_state.s_data ; my_state.s_length ; my_state.s_SA ; my_state.s_DA ; my_state.s_SFD ; my_state.s_preamble ; my_state.s_gap ;
+---------------------+----------------+-----------------+-------------------+---------------+---------------+----------------+---------------------+----------------+
; my_state.s_gap      ; 0              ; 0               ; 0                 ; 0             ; 0             ; 0              ; 0                   ; 0              ;
; my_state.s_preamble ; 0              ; 0               ; 0                 ; 0             ; 0             ; 0              ; 1                   ; 1              ;
; my_state.s_SFD      ; 0              ; 0               ; 0                 ; 0             ; 0             ; 1              ; 0                   ; 1              ;
; my_state.s_DA       ; 0              ; 0               ; 0                 ; 0             ; 1             ; 0              ; 0                   ; 1              ;
; my_state.s_SA       ; 0              ; 0               ; 0                 ; 1             ; 0             ; 0              ; 0                   ; 1              ;
; my_state.s_length   ; 0              ; 0               ; 1                 ; 0             ; 0             ; 0              ; 0                   ; 1              ;
; my_state.s_data     ; 0              ; 1               ; 0                 ; 0             ; 0             ; 0              ; 0                   ; 1              ;
; my_state.s_FCS      ; 1              ; 0               ; 0                 ; 0             ; 0             ; 0              ; 0                   ; 1              ;
+---------------------+----------------+-----------------+-------------------+---------------+---------------+----------------+---------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |xmitTop|in_FSM:in_FSM_inst|tren:transmitenable|curr ;
+--------+--------+--------+-------------------------------------------+
; Name   ; curr.c ; curr.b ; curr.a                                    ;
+--------+--------+--------+-------------------------------------------+
; curr.a ; 0      ; 0      ; 0                                         ;
; curr.b ; 0      ; 1      ; 1                                         ;
; curr.c ; 1      ; 0      ; 1                                         ;
+--------+--------+--------+-------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |xmitTop|in_FSM:in_FSM_inst|pakstak:packetstack|currst                                                                                                                                                                                                                                 ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; currst.z ; currst.y ; currst.x ; currst.w ; currst.v ; currst.u ; currst.t ; currst.s ; currst.r ; currst.q ; currst.p ; currst.o ; currst.n ; currst.m ; currst.l ; currst.k ; currst.j ; currst.i ; currst.h ; currst.g ; currst.f ; currst.e ; currst.d ; currst.c ; currst.b ; currst.a ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; currst.a ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; currst.b ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; currst.c ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; currst.d ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; currst.e ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; currst.f ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.g ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.h ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.i ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.j ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.k ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.l ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.m ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.n ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.o ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.p ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.q ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.r ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.s ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.t ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.u ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.v ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.w ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.x ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.y ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.z ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[10]                      ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[11]                      ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[8]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[9]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[6]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[7]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[4]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[5]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[2]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[3]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[0]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[1]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[10]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[11]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[8]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[9]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[6]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[7]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[4]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[5]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[2]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[3]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[0]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[1]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[10]                      ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[11]                      ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[8]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[9]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[6]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[7]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[4]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[5]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[2]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[3]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[0]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe12a[1]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[10]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[11]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[8]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[9]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[6]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[7]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[4]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[5]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[2]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[3]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[0]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe8a[1]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[10]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[11]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[8]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[9]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[6]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[7]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[4]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[5]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[2]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[3]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[0]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[1]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[10]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[11]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[8]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[9]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[6]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[7]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[4]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[5]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[2]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[3]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[0]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[1]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[10]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[11]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[8]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[9]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[6]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[7]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[4]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[5]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[2]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[3]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[0]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe11a[1]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[10]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[11]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[8]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[9]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[6]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[7]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[4]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[5]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[2]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[3]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[0]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe8a[1]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[10]                      ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[11]                      ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[8]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[9]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[6]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[7]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[4]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[5]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[2]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[3]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[0]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[1]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[10]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[11]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[8]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[9]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[6]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[7]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[4]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[5]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[2]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[3]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[0]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[1]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[10]                      ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[11]                      ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[8]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[9]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[6]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[7]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[4]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[5]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[2]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[3]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[0]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a[1]                       ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[10]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[11]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[8]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[9]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[6]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[7]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[4]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[5]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[2]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[3]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[0]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6|dffe7a[1]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[10]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[11]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[8]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[9]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[6]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[7]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[4]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[5]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[2]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[3]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[0]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[1]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[10]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[11]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[8]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[9]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[6]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[7]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[4]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[5]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[2]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[3]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[0]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[1]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[10]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[11]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[8]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[9]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[6]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[7]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[4]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[5]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[2]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[3]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[0]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9|dffe10a[1]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[10]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[11]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[8]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[9]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[6]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[7]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[4]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[5]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[2]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[3]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[0]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6|dffe7a[1]                         ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[8] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[6] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[7] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[4] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[5] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[2] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[3] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[0] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[1] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[8] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[6] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[7] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[5] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[8] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[6] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[7] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[4] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[5] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[2] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[3] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[0] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[1] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[10]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[11]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[8]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[9]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[6]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[7]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[4]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[5]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[2]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[3]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[0]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[1]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[10]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[11]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[8]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[9]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[6]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[7]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[4]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[5]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[2]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[3]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[0]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[1]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[10]      ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[11]      ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[8]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[9]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[6]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[7]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[4]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[5]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[2]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[3]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[0]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[1]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[10]      ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[11]      ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[8]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[9]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[6]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[7]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[4]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[5]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[2]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[3]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[0]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[1]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[10]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[11]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[8]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[9]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[6]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[7]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[4]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[5]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[2]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[3]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[0]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[1]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[10]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[11]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[8]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[9]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[6]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[7]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[4]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[5]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[2]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[3]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[0]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[1]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[10]      ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[11]      ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[8]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[9]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[6]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[7]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[4]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[5]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[2]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[3]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[0]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[1]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[10]      ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[11]      ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[8]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[9]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[6]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[7]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[4]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[5]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[2]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[3]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[0]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[1]       ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+
; Register name                                                                                                                          ; Reason for Removal                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[0..11]                                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[0..11]                                                  ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[0..11]                                                  ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[0..11] ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[0..11] ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[0..11] ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[0..11] ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a1                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a2                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a3                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a4                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a6                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a7                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a8                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a9                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a10                         ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a11                         ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9                             ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|sub_parity10a[0,1]                  ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a1                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a2                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a4                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a5                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a7                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a8                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a9                          ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a10                         ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a11                         ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                             ; Lost fanout                                               ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|sub_parity7a[0,1]                   ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[0..11]                                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[0..11]                                                  ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[0..11]                                                  ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a[0..11] ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15|dffe17a[0..11] ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[0..11] ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12|dffe14a[0..11] ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a1                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a2                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a3                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a4                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a6                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a7                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a8                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a9                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a10                         ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a11                         ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9                             ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|sub_parity10a[0,1]                  ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a1                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a2                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a4                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a5                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a7                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a8                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a9                          ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a10                         ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a11                         ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                             ; Lost fanout                                               ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|sub_parity7a[0,1]                   ; Lost fanout                                               ;
; priority_FSM:priority_FSM_inst|data_sel                                                                                                ; Merged with priority_FSM:priority_FSM_inst|pop_hi         ;
; in_FSM:in_FSM_inst|tren:transmitenable|curr.c                                                                                          ; Lost fanout                                               ;
; in_FSM:in_FSM_inst|tren:transmitenable|stopl                                                                                           ; Merged with in_FSM:in_FSM_inst|pakstak:packetstack|outonl ;
; Total Number of Removed Registers = 231                                                                                                ;                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------+
; Register name                                                                              ; Reason for Removal ; Registers Removed due to This Register                                                                         ;
+--------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------+
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[11] ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[11],                            ;
;                                                                                            ;                    ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a11 ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[10] ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[10],                            ;
;                                                                                            ;                    ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a10 ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[9]  ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[9],                             ;
;                                                                                            ;                    ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a9  ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[8]  ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[8],                             ;
;                                                                                            ;                    ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a8  ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[7]  ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[7],                             ;
;                                                                                            ;                    ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a7  ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[6]  ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[6],                             ;
;                                                                                            ;                    ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a6  ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[5]  ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[5],                             ;
;                                                                                            ;                    ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5  ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[4]  ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[4],                             ;
;                                                                                            ;                    ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a4  ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[3]  ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[3],                             ;
;                                                                                            ;                    ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a3  ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[2]  ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[2],                             ;
;                                                                                            ;                    ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a2  ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[1]  ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[1],                             ;
;                                                                                            ;                    ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a1  ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[0]  ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[0],                             ;
;                                                                                            ;                    ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[5]  ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[5],                             ;
;                                                                                            ;                    ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[10] ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[10],                            ;
;                                                                                            ;                    ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a10 ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[9]  ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[9],                             ;
;                                                                                            ;                    ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a9  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[8]  ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[8],                             ;
;                                                                                            ;                    ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a8  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[7]  ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[7],                             ;
;                                                                                            ;                    ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a7  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[6]  ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[6],                             ;
;                                                                                            ;                    ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a6  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[11] ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[11],                            ;
;                                                                                            ;                    ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a11 ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[4]  ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[4],                             ;
;                                                                                            ;                    ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a4  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[3]  ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[3],                             ;
;                                                                                            ;                    ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a3  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[2]  ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[2],                             ;
;                                                                                            ;                    ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a2  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[1]  ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[1],                             ;
;                                                                                            ;                    ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a1  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|delayed_wrptr_g[0]  ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|wrptr_g[0],                             ;
;                                                                                            ;                    ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0  ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[11]         ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a11 ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[10]         ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a10 ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[9]          ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a9  ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[8]          ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a8  ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[7]          ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a7  ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[6]          ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6  ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[4]          ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a4  ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[3]          ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3  ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[2]          ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a2  ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[1]          ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a1  ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[0]          ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0  ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[5]          ; Lost Fanouts       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a5  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[11]         ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a11 ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[10]         ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a10 ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[9]          ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a9  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[8]          ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a8  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[7]          ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a7  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[6]          ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[5]          ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a5  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[4]          ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a4  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[3]          ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[2]          ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a2  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[1]          ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a1  ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|rdptr_g[0]          ; Lost Fanouts       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0  ;
+--------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1042  ;
; Number of registers using Synchronous Clear  ; 13    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 999   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 301   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; out_FSM:output_FSM_inst|clk_phy_2                                                                                                     ; 2       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                       ; 10      ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                       ; 10      ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                       ; 10      ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                       ; 10      ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                       ; 9       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                          ; 2       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                       ; 9       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                          ; 2       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                       ; 9       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                          ; 2       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                       ; 9       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                          ; 2       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0 ; 6       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9                          ; 2       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9                          ; 2       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9                          ; 2       ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0       ; 9       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9                          ; 2       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0 ; 7       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|parity6    ; 3       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0   ; 10      ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0       ; 9       ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6          ; 2       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_bcc:wrptr_g1p|parity9    ; 5       ;
; in_FSM:in_FSM_inst|cntit[11]                                                                                                          ; 2       ;
; in_FSM:in_FSM_inst|cntit[10]                                                                                                          ; 2       ;
; in_FSM:in_FSM_inst|cntit[9]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|cntit[8]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|cntit[7]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|cntit[6]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|cntit[5]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|cntit[4]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|cntit[3]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|cntit[2]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|cntit[1]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|cntit[0]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0       ; 10      ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0   ; 9       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6      ; 2       ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9          ; 5       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0       ; 9       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6          ; 2       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9      ; 5       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9          ; 5       ;
; Total number of inverted registers = 45                                                                                               ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 14:1               ; 12 bits   ; 108 LEs       ; 0 LEs                ; 108 LEs                ; Yes        ; |xmitTop|out_FSM:output_FSM_inst|count[3]               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |xmitTop|in_FSM:in_FSM_inst|cntit[10]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |xmitTop|in_FSM:in_FSM_inst|tren:transmitenable|ncurr.b ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |xmitTop|in_FSM:in_FSM_inst|pakstak:packetstack|currst  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |xmitTop|out_FSM:output_FSM_inst|Selector20             ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; No         ; |xmitTop|out_FSM:output_FSM_inst|Selector3              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |xmitTop|out_FSM:output_FSM_inst|Selector5              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------+
; Assignment                      ; Value ; From ; To                                  ;
+---------------------------------+-------+------+-------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                   ;
+---------------------------------+-------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                  ;
+---------------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                             ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_fu6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                           ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                      ;
+---------------------------------------+-------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------+
; Assignment                      ; Value ; From ; To                                  ;
+---------------------------------+-------+------+-------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                   ;
+---------------------------------+-------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                  ;
+---------------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------+
; Assignment                      ; Value ; From ; To                  ;
+---------------------------------+-------+------+---------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                   ;
+---------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------+
; Assignment                            ; Value ; From ; To                                       ;
+---------------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                  ;
+---------------------------------------+-------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|dffpipe_0f9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|dffpipe_0f9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------+
; Assignment                      ; Value ; From ; To                  ;
+---------------------------------+-------+------+---------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                   ;
+---------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------+
; Assignment                            ; Value ; From ; To                                       ;
+---------------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                  ;
+---------------------------------------+-------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|dffpipe_0f9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|dffpipe_0f9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------+
; Assignment                      ; Value ; From ; To                ;
+---------------------------------+-------+------+-------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                 ;
+---------------------------------+-------+------+-------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------+
; Assignment                            ; Value ; From ; To                                     ;
+---------------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                ;
+---------------------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------+
; Assignment                      ; Value ; From ; To                  ;
+---------------------------------+-------+------+---------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                   ;
+---------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------+
; Assignment                            ; Value ; From ; To                                       ;
+---------------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                  ;
+---------------------------------------+-------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|dffpipe_0f9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|dffpipe_0f9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------+
; Assignment                      ; Value ; From ; To                  ;
+---------------------------------+-------+------+---------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                   ;
+---------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------+
; Assignment                            ; Value ; From ; To                                       ;
+---------------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                  ;
+---------------------------------------+-------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|dffpipe_0f9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|dffpipe_0f9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------+
; Assignment                      ; Value ; From ; To                ;
+---------------------------------+-------+------+-------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                 ;
+---------------------------------+-------+------+-------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------+
; Assignment                            ; Value ; From ; To                                     ;
+---------------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                ;
+---------------------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                            ;
; CBXI_PARAMETER          ; dcfifo_s3q1 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 24          ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_r6q1 ; Untyped                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH               ; 1           ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                         ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                ;
; CBXI_PARAMETER          ; dcfifo_m7q1 ; Untyped                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH               ; 1           ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                            ;
; CBXI_PARAMETER          ; dcfifo_m7q1 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                        ;
; lpm_width               ; 64          ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                               ;
; CBXI_PARAMETER          ; scfifo_4fa1 ; Untyped                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataFIFO:data_hi_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                               ;
+-------------------------+-------------+----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                     ;
; LPM_WIDTH               ; 8           ; Signed Integer                                     ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                     ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                            ;
; USE_EAB                 ; ON          ; Untyped                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                            ;
; CBXI_PARAMETER          ; dcfifo_mgs1 ; Untyped                                            ;
+-------------------------+-------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                               ;
+-------------------------+-------------+----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                     ;
; LPM_WIDTH               ; 24          ; Signed Integer                                     ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                     ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                            ;
; USE_EAB                 ; ON          ; Untyped                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                            ;
; CBXI_PARAMETER          ; dcfifo_ijs1 ; Untyped                                            ;
+-------------------------+-------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------+
; Parameter Name          ; Value       ; Type                                             ;
+-------------------------+-------------+--------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                          ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTH               ; 1           ; Signed Integer                                   ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                   ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                          ;
; USE_EAB                 ; ON          ; Untyped                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                          ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                          ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                          ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                          ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                          ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                          ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                          ;
; CBXI_PARAMETER          ; dcfifo_m7q1 ; Untyped                                          ;
+-------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataFIFO:data_lo_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                               ;
+-------------------------+-------------+----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                     ;
; LPM_WIDTH               ; 8           ; Signed Integer                                     ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                     ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                            ;
; USE_EAB                 ; ON          ; Untyped                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                            ;
; CBXI_PARAMETER          ; dcfifo_mgs1 ; Untyped                                            ;
+-------------------------+-------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                               ;
+-------------------------+-------------+----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                     ;
; LPM_WIDTH               ; 24          ; Signed Integer                                     ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                     ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                            ;
; USE_EAB                 ; ON          ; Untyped                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                            ;
; CBXI_PARAMETER          ; dcfifo_ijs1 ; Untyped                                            ;
+-------------------------+-------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------+
; Parameter Name          ; Value       ; Type                                             ;
+-------------------------+-------------+--------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                          ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTH               ; 1           ; Signed Integer                                   ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                   ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                          ;
; USE_EAB                 ; ON          ; Untyped                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                          ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                          ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                          ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                          ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                          ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                          ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                          ;
; CBXI_PARAMETER          ; dcfifo_m7q1 ; Untyped                                          ;
+-------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                     ;
+----------------------------+---------------------------------------------------------------------+
; Name                       ; Value                                                               ;
+----------------------------+---------------------------------------------------------------------+
; Number of entity instances ; 10                                                                  ;
; Entity Instance            ; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component       ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 8                                                                   ;
;     -- LPM_NUMWORDS        ; 512                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 24                                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component   ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 1                                                                   ;
;     -- LPM_NUMWORDS        ; 2048                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component       ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 1                                                                   ;
;     -- LPM_NUMWORDS        ; 2048                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component                       ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 8                                                                   ;
;     -- LPM_NUMWORDS        ; 2048                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component                       ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 24                                                                  ;
;     -- LPM_NUMWORDS        ; 2048                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component                         ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 1                                                                   ;
;     -- LPM_NUMWORDS        ; 2048                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component                       ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 8                                                                   ;
;     -- LPM_NUMWORDS        ; 2048                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component                       ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 24                                                                  ;
;     -- LPM_NUMWORDS        ; 2048                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component                         ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 1                                                                   ;
;     -- LPM_NUMWORDS        ; 2048                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
+----------------------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                  ;
+----------------------------+----------------------------------------------------------------------------------+
; Name                       ; Value                                                                            ;
+----------------------------+----------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                ;
; Entity Instance            ; out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                     ;
;     -- lpm_width           ; 64                                                                               ;
;     -- LPM_NUMWORDS        ; 1024                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                              ;
;     -- USE_EAB             ; ON                                                                               ;
+----------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_1:stop_lo_fifo"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrlFIFO:ctrl_lo_fifo"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataFIFO:data_lo_fifo"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_1:stop_hi_fifo"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrlFIFO:ctrl_hi_fifo"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataFIFO:data_hi_fifo"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst"                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; data[63..32] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wrreq        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; empty        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[63..44]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_FSM:in_FSM_inst|FIFO_1:inbuff_stop"                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; data    ; Input  ; Info     ; Connecting a non-array bit to a single-element array                                ;
; q       ; Output ; Info     ; Connecting a non-array bit to a single-element array                                ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority"                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; data    ; Input  ; Info     ; Connecting a non-array bit to a single-element array                                ;
; q       ; Output ; Info     ; Connecting a non-array bit to a single-element array                                ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp"                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_FSM:in_FSM_inst|inbuff:inbuff_comp"                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_FSM:in_FSM_inst"                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; stop ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1042                        ;
;     CLR               ; 688                         ;
;     CLR SCLR          ; 13                          ;
;     ENA               ; 3                           ;
;     ENA CLR           ; 298                         ;
;     plain             ; 40                          ;
; arriav_lcell_comb     ; 622                         ;
;     arith             ; 65                          ;
;         1 data inputs ; 56                          ;
;         2 data inputs ; 9                           ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 556                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 45                          ;
;         3 data inputs ; 93                          ;
;         4 data inputs ; 108                         ;
;         5 data inputs ; 82                          ;
;         6 data inputs ; 202                         ;
; boundary_port         ; 81                          ;
; stratixv_ram_block    ; 142                         ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.40                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Dec 06 01:22:32 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file shift_register_4.vhd
    Info (12022): Found design unit 1: shift_register_4-SYN File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/shift_register_4.vhd Line: 56
    Info (12023): Found entity 1: shift_register_4 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/shift_register_4.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file xmittop.vhd
    Info (12022): Found design unit 1: xmitTop-rtl File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/xmitTop.vhd Line: 25
    Info (12023): Found entity 1: xmitTop File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/xmitTop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file in_fsm.vhd
    Info (12022): Found design unit 1: in_FSM-arch File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/in_FSM.vhd Line: 34
    Info (12023): Found entity 1: in_FSM File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/in_FSM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fifo_8.vhd
    Info (12022): Found design unit 1: fifo_8-SYN File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/fifo_8.vhd Line: 59
    Info (12023): Found entity 1: fifo_8 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/fifo_8.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file out_fsm.vhd
    Info (12022): Found design unit 1: out_FSM-rtl File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/out_FSM.vhd Line: 20
    Info (12023): Found entity 1: out_FSM File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/out_FSM.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file output_buffer.vhd
    Info (12022): Found design unit 1: output_buffer-SYN File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/output_buffer.vhd Line: 59
    Info (12023): Found entity 1: output_buffer File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/output_buffer.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file out_fsm_tester.v
    Info (12023): Found entity 1: out_FSM_tester File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/out_FSM_tester.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file inbuff.vhd
    Info (12022): Found design unit 1: inbuff-SYN File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/inbuff.vhd Line: 59
    Info (12023): Found entity 1: inbuff File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/inbuff.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file inbuffer.vhd
    Info (12022): Found design unit 1: inBuffer-arch File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/inBuffer.vhd Line: 19
    Info (12023): Found entity 1: inBuffer File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/inBuffer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file inbuffcon.vhd
    Info (12022): Found design unit 1: inbuffcon-SYN File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/inbuffcon.vhd Line: 59
    Info (12023): Found entity 1: inbuffcon File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/inbuffcon.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fifo_1.vhd
    Info (12022): Found design unit 1: fifo_1-SYN File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/FIFO_1.vhd Line: 59
    Info (12023): Found entity 1: FIFO_1 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/FIFO_1.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file datafifo.vhd
    Info (12022): Found design unit 1: datafifo-SYN File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/dataFIFO.vhd Line: 62
    Info (12023): Found entity 1: dataFIFO File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/dataFIFO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ctrlfifo.vhd
    Info (12022): Found design unit 1: ctrlfifo-SYN File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/ctrlFIFO.vhd Line: 62
    Info (12023): Found entity 1: ctrlFIFO File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/ctrlFIFO.vhd Line: 43
Warning (10236): Verilog HDL Implicit Net warning at out_FSM_tester.v(13): created implicit net for "clock" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/out_FSM_tester.v Line: 13
Info (12127): Elaborating entity "xmitTop" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at xmitTop.vhd(183): object "hiho_stop" assigned a value but never read File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/xmitTop.vhd Line: 183
Warning (10036): Verilog HDL or VHDL warning at xmitTop.vhd(186): object "lilo_stop" assigned a value but never read File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/xmitTop.vhd Line: 186
Warning (10541): VHDL Signal Declaration warning at xmitTop.vhd(188): used implicit default value for signal "input_hi_stop" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/xmitTop.vhd Line: 188
Warning (10541): VHDL Signal Declaration warning at xmitTop.vhd(189): used implicit default value for signal "input_lo_stop" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/xmitTop.vhd Line: 189
Info (12128): Elaborating entity "in_FSM" for hierarchy "in_FSM:in_FSM_inst" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/xmitTop.vhd Line: 209
Warning (10540): VHDL Signal Declaration warning at in_FSM.vhd(46): used explicit default value for signal "hi" because signal was never assigned a value File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/in_FSM.vhd Line: 46
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(47): object "emptyd" assigned a value but never read File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/in_FSM.vhd Line: 47
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(47): object "emptyc" assigned a value but never read File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/in_FSM.vhd Line: 47
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(47): object "empty_priority" assigned a value but never read File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/in_FSM.vhd Line: 47
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(47): object "empty_stop" assigned a value but never read File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/in_FSM.vhd Line: 47
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(48): object "fulld" assigned a value but never read File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/in_FSM.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(48): object "fullc" assigned a value but never read File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/in_FSM.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(48): object "full_priority" assigned a value but never read File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/in_FSM.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(48): object "full_stop" assigned a value but never read File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/in_FSM.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(49): object "incountdone" assigned a value but never read File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/in_FSM.vhd Line: 49
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(50): object "outcountdone" assigned a value but never read File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/in_FSM.vhd Line: 50
Info (12128): Elaborating entity "inbuff" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/in_FSM.vhd Line: 260
Info (12128): Elaborating entity "dcfifo" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/inbuff.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/inbuff.vhd Line: 101
Info (12133): Instantiated megafunction "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component" with the following parameter: File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/inbuff.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_s3q1.tdf
    Info (12023): Found entity 1: dcfifo_s3q1 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_s3q1" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_graycounter_nv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_nv6:rdptr_g1p" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_graycounter_jdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_jdc:wrptr_g1p" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a3d1.tdf
    Info (12023): Found entity 1: altsyncram_a3d1 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_a3d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a3d1" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_8pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_8pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/cmpr_906.tdf Line: 23
Info (12128): Elaborating entity "cmpr_906" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|cmpr_906:rdempty_eq_comp" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 61
Info (12128): Elaborating entity "inbuffcon" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/in_FSM.vhd Line: 273
Info (12128): Elaborating entity "dcfifo" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/inbuffcon.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/inbuffcon.vhd Line: 101
Info (12133): Instantiated megafunction "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component" with the following parameter: File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/inbuffcon.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_r6q1.tdf
    Info (12023): Found entity 1: dcfifo_r6q1 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_r6q1" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf
    Info (12023): Found entity 1: a_graycounter_fu6 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_graycounter_fu6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_fu6" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_fu6:rdptr_g1p" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf
    Info (12023): Found entity 1: a_graycounter_bcc File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_graycounter_bcc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_bcc" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_bcc:wrptr_g1p" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_46d1.tdf
    Info (12023): Found entity 1: altsyncram_46d1 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_46d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_46d1" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_0ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_0ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_1ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_1ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf
    Info (12023): Found entity 1: cmpr_1v5 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/cmpr_1v5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_1v5" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|cmpr_1v5:rdempty_eq_comp" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 61
Info (12128): Elaborating entity "FIFO_1" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/in_FSM.vhd Line: 286
Info (12128): Elaborating entity "dcfifo" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/FIFO_1.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/FIFO_1.vhd Line: 101
Info (12133): Instantiated megafunction "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component" with the following parameter: File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/FIFO_1.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_m7q1.tdf
    Info (12023): Found entity 1: dcfifo_m7q1 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_m7q1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_m7q1" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf
    Info (12023): Found entity 1: a_graycounter_pv6 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_graycounter_pv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pv6" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_m7q1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf
    Info (12023): Found entity 1: a_graycounter_ldc File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_graycounter_ldc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ldc" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_m7q1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e5d1.tdf
    Info (12023): Found entity 1: altsyncram_e5d1 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_e5d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e5d1" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_m7q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_cpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_m7q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_te9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_cpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dpl File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_dpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_dpl" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_m7q1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_ue9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_dpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf
    Info (12023): Found entity 1: cmpr_b06 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/cmpr_b06.tdf Line: 23
Info (12128): Elaborating entity "cmpr_b06" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|cmpr_b06:rdempty_eq_comp" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_m7q1.tdf Line: 61
Warning (12125): Using design file pakstak.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: pakstak-arch File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/pakstak.vhd Line: 16
    Info (12023): Found entity 1: pakstak File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/pakstak.vhd Line: 7
Info (12128): Elaborating entity "pakstak" for hierarchy "in_FSM:in_FSM_inst|pakstak:packetstack" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/in_FSM.vhd Line: 312
Warning (12125): Using design file tren.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: tren-arch File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/tren.vhd Line: 14
    Info (12023): Found entity 1: tren File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/tren.vhd Line: 4
Info (12128): Elaborating entity "tren" for hierarchy "in_FSM:in_FSM_inst|tren:transmitenable" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/in_FSM.vhd Line: 321
Warning (12125): Using design file monitoring_logic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: monitoring_logic-buffered File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/monitoring_logic.vhd Line: 16
    Info (12023): Found entity 1: monitoring_logic File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/monitoring_logic.vhd Line: 3
Info (12128): Elaborating entity "monitoring_logic" for hierarchy "monitoring_logic:monitoring_logic_inst" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/xmitTop.vhd Line: 230
Warning (12125): Using design file priority_fsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: priority_FSM-rtl File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/priority_fsm.vhd Line: 26
    Info (12023): Found entity 1: priority_FSM File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/priority_fsm.vhd Line: 7
Info (12128): Elaborating entity "priority_FSM" for hierarchy "priority_FSM:priority_FSM_inst" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/xmitTop.vhd Line: 245
Warning (10492): VHDL Process Statement warning at priority_fsm.vhd(33): signal "data_lo_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/priority_fsm.vhd Line: 33
Warning (10492): VHDL Process Statement warning at priority_fsm.vhd(34): signal "ctrl_block_lo_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/priority_fsm.vhd Line: 34
Warning (10492): VHDL Process Statement warning at priority_fsm.vhd(36): signal "data_hi_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/priority_fsm.vhd Line: 36
Warning (10492): VHDL Process Statement warning at priority_fsm.vhd(37): signal "ctrl_block_hi_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/priority_fsm.vhd Line: 37
Warning (10492): VHDL Process Statement warning at priority_fsm.vhd(68): signal "data_sel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/priority_fsm.vhd Line: 68
Info (12128): Elaborating entity "out_FSM" for hierarchy "out_FSM:output_FSM_inst" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/xmitTop.vhd Line: 263
Warning (10540): VHDL Signal Declaration warning at out_FSM.vhd(28): used explicit default value for signal "wren" because signal was never assigned a value File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/out_FSM.vhd Line: 28
Info (12128): Elaborating entity "output_buffer" for hierarchy "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/out_FSM.vhd Line: 76
Info (12128): Elaborating entity "scfifo" for hierarchy "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/output_buffer.vhd Line: 100
Info (12130): Elaborated megafunction instantiation "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/output_buffer.vhd Line: 100
Info (12133): Instantiated megafunction "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component" with the following parameter: File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/output_buffer.vhd Line: 100
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_4fa1.tdf
    Info (12023): Found entity 1: scfifo_4fa1 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/scfifo_4fa1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_4fa1" for hierarchy "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bla1.tdf
    Info (12023): Found entity 1: a_dpfifo_bla1 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_dpfifo_bla1.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_bla1" for hierarchy "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/scfifo_4fa1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf
    Info (12023): Found entity 1: a_fefifo_jaf File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_fefifo_jaf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_jaf" for hierarchy "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|a_fefifo_jaf:fifo_state" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_dpfifo_bla1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf
    Info (12023): Found entity 1: cntr_op7 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/cntr_op7.tdf Line: 26
Info (12128): Elaborating entity "cntr_op7" for hierarchy "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_fefifo_jaf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m3t1.tdf
    Info (12023): Found entity 1: altsyncram_m3t1 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m3t1" for hierarchy "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_dpfifo_bla1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf
    Info (12023): Found entity 1: cntr_uhb File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/cntr_uhb.tdf Line: 26
Info (12128): Elaborating entity "cntr_uhb" for hierarchy "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|cntr_uhb:rd_ptr_count" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_dpfifo_bla1.tdf Line: 45
Info (12128): Elaborating entity "dataFIFO" for hierarchy "dataFIFO:data_hi_fifo" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/xmitTop.vhd Line: 275
Info (12128): Elaborating entity "dcfifo" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/dataFIFO.vhd Line: 113
Info (12130): Elaborated megafunction instantiation "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/dataFIFO.vhd Line: 113
Info (12133): Instantiated megafunction "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/dataFIFO.vhd Line: 113
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_mgs1.tdf
    Info (12023): Found entity 1: dcfifo_mgs1 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_mgs1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_mgs1" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_qab.tdf
    Info (12023): Found entity 1: a_gray2bin_qab File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/a_gray2bin_qab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_qab" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_mgs1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s5d1.tdf
    Info (12023): Found entity 1: altsyncram_s5d1 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_s5d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s5d1" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_mgs1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_epl File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_epl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_epl" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_mgs1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_ve9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_epl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_0f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|dffpipe_0f9:ws_brp" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_mgs1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fpl File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_fpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_fpl" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_mgs1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_1f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_fpl.tdf Line: 35
Info (12128): Elaborating entity "ctrlFIFO" for hierarchy "ctrlFIFO:ctrl_hi_fifo" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/xmitTop.vhd Line: 290
Info (12128): Elaborating entity "dcfifo" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/ctrlFIFO.vhd Line: 113
Info (12130): Elaborated megafunction instantiation "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/ctrlFIFO.vhd Line: 113
Info (12133): Instantiated megafunction "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/ctrlFIFO.vhd Line: 113
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ijs1.tdf
    Info (12023): Found entity 1: dcfifo_ijs1 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_ijs1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_ijs1" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf
    Info (12023): Found entity 1: altsyncram_o8d1 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_o8d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_o8d1" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_ijs1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gpl File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_gpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_gpl" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_ijs1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_2f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_gpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hpl File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_hpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_hpl" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dcfifo_ijs1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf
    Info (12023): Found entity 1: dffpipe_3f9 File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/dffpipe_3f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3f9" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/alt_synch_pipe_hpl.tdf Line: 35
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram|q_b[0]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_e5d1.tdf Line: 42
        Warning (14320): Synthesized away node "FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram|q_b[0]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_e5d1.tdf Line: 42
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[44]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1360
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[45]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1390
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[46]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1420
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[47]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1450
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[48]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1480
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[49]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1510
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[50]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1540
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[51]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1570
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[52]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1600
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[53]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1630
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[54]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1660
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[55]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1690
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[56]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1720
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[57]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1750
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[58]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1780
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[59]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1810
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[60]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1840
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[61]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1870
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[62]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1900
        Warning (14320): Synthesized away node "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|q_b[63]" File: C:/altera_lite/16.0/ECE559/final_project/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 1930
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 229 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1544 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 38 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 1321 logic cells
    Info (21064): Implemented 142 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 987 megabytes
    Info: Processing ended: Tue Dec 06 01:22:55 2016
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:42


