

================================================================
== Vivado HLS Report for 'fc_layer1'
================================================================
* Date:           Mon Jun 18 15:53:13 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|     10.69|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  70514|  70514|  70514|  70514|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- fc_layer1_label12   |  70272|  70272|       122|          -|          -|   576|    no    |
        | + fc_layer1_label40  |    120|    120|         4|          -|          -|    30|    no    |
        |- fc_layer1_label15   |    240|    240|         2|          -|          -|   120|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    293|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |       81|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    230|
|Register         |        -|      -|     187|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       81|      4|     187|    523|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       28|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |nnet_mac_muladd_1bZs_U212  |nnet_mac_muladd_1bZs  | i0 * i1 + i2 |
    |nnet_mac_muladd_1bZs_U213  |nnet_mac_muladd_1bZs  | i0 * i1 + i2 |
    |nnet_mac_muladd_1bZs_U214  |nnet_mac_muladd_1bZs  | i0 * i1 + i2 |
    |nnet_mac_muladd_1bZs_U215  |nnet_mac_muladd_1bZs  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |fc_layer1_weights_V_U  |fc_layer1_fc_layeh6b  |       80|  0|   0|  69120|   10|     1|       691200|
    |output_V_U             |fc_layer1_output_V    |        1|  0|   0|    120|   16|     1|         1920|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                  |                      |       81|  0|   0|  69240|   26|     2|       693120|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_8_3_fu_436_p2      |     +    |      0|  0|  15|           7|           3|
    |i_fu_490_p2          |     +    |      0|  0|  15|           7|           1|
    |j_3_fu_254_p2        |     +    |      0|  0|  17|          10|           1|
    |tmp_22_fu_309_p2     |     +    |      0|  0|  25|          18|          18|
    |tmp_23_fu_334_p2     |     +    |      0|  0|  25|          18|          18|
    |tmp_24_fu_401_p2     |     +    |      0|  0|  25|          18|          18|
    |tmp_25_fu_426_p2     |     +    |      0|  0|  25|          18|          18|
    |tmp_21_fu_284_p2     |     -    |      0|  0|  25|          18|          18|
    |ap_block_state2      |    and   |      0|  0|   8|           1|           1|
    |exitcond2_fu_294_p2  |   icmp   |      0|  0|  11|           7|           5|
    |exitcond3_fu_248_p2  |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_fu_484_p2   |   icmp   |      0|  0|  11|           7|           5|
    |tmp_i_fu_505_p2      |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state1      |    or    |      0|  0|   8|           1|           1|
    |i_8_1_fu_386_p2      |    or    |      0|  0|  14|           7|           2|
    |i_8_2_fu_411_p2      |    or    |      0|  0|  14|           7|           2|
    |i_8_s_fu_319_p2      |    or    |      0|  0|  14|           7|           1|
    |tmp_V_fu_511_p3      |  select  |      0|  0|  15|           1|          15|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 293|         178|         138|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  44|          9|    1|          9|
    |ap_done                       |   9|          2|    1|          2|
    |fc_layer1_weights_V_address0  |  15|          3|   17|         51|
    |fc_layer1_weights_V_address1  |  15|          3|   17|         51|
    |i1_reg_237                    |   9|          2|    7|         14|
    |i5_reg_225                    |   9|          2|    7|         14|
    |in_V_V_blk_n                  |   9|          2|    1|          2|
    |j_reg_214                     |   9|          2|   10|         20|
    |out_V_V_blk_n                 |   9|          2|    1|          2|
    |output_V_address0             |  33|          6|    7|         42|
    |output_V_address1             |  33|          6|    7|         42|
    |output_V_d0                   |  21|          4|   16|         64|
    |output_V_d1                   |  15|          3|   16|         48|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 230|         46|  108|        361|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   8|   0|    8|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |i1_reg_237                |   7|   0|    7|          0|
    |i5_reg_225                |   7|   0|    7|          0|
    |i_8_3_reg_635             |   7|   0|    7|          0|
    |i_reg_653                 |   7|   0|    7|          0|
    |j_3_reg_559               |  10|   0|   10|          0|
    |j_reg_214                 |  10|   0|   10|          0|
    |output_V_addr_10_reg_588  |   7|   0|    7|          0|
    |output_V_addr_11_reg_599  |   6|   0|    7|          1|
    |output_V_addr_12_reg_620  |   6|   0|    7|          1|
    |output_V_addr_13_reg_630  |   5|   0|    7|          2|
    |tmp_17_cast_reg_572       |  27|   0|   27|          0|
    |tmp_19_reg_605            |  16|   0|   16|          0|
    |tmp_21_reg_564            |  15|   0|   18|          3|
    |tmp_51_1_reg_610          |  16|   0|   16|          0|
    |tmp_51_2_reg_640          |  16|   0|   16|          0|
    |tmp_51_3_reg_645          |  16|   0|   16|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 187|   0|  194|          7|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   fc_layer1  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   fc_layer1  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   fc_layer1  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   fc_layer1  | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |   fc_layer1  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   fc_layer1  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   fc_layer1  | return value |
|out_V_V_din     | out |   16|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|in_V_V_dout     |  in |   16|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

