Information: Updating design information... (UID-85)
Warning: Design 'MyDesign' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: T-2022.03-SP4
Date   : Sun Apr  7 05:13:52 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: counter_2_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter_2_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  counter_2_reg[0]/CK (DFF_X1)           0.0000 #   0.0000 r
  counter_2_reg[0]/Q (DFF_X1)            0.0632     0.0632 r
  U46988/ZN (NOR2_X1)                    0.0205     0.0837 f
  counter_2_reg[0]/D (DFF_X1)            0.0000     0.0837 f
  data arrival time                                 0.0837

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  counter_2_reg[0]/CK (DFF_X1)           0.0000     0.0500 r
  library hold time                      0.0007     0.0507
  data required time                                0.0507
  -----------------------------------------------------------
  data required time                                0.0507
  data arrival time                                -0.0837
  -----------------------------------------------------------
  slack (MET)                                       0.0330


1
