/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/bin/m_generic  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1   -part MPF300T  -package FCG1152  -grade -1    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -overilog "top_level.vm" -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synlog/report/top_level_timing.xml -merge_inferred_clocks 0  -top_level_module  work.top_level  -implementation  synthesis_1  -ta_num_points  5   -freq 100.000   -taquery  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.rpt  -inld  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.srd  -devicelib  /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/generic/acg5.v  -osyn  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level_ta.srm  -prjdir  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/  -prjname  top_level_syn  -log  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/top_level_syn.ta  -sn  2021.09  -jobname  "timing" 
relcom:/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/bin/m_generic -prodtype synplify_pro -encrypt -pro -rundir ../../synthesis_1 -part MPF300T -package FCG1152 -grade -1 -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -overilog "top_level.vm" -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ../synlog/report/top_level_timing.xml -merge_inferred_clocks 0 -top_level_module work.top_level -implementation synthesis_1 -ta_num_points 5 -freq 100.000 -taquery ../top_level.rpt -inld ../top_level.srd -devicelib /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/generic/acg5.v -osyn ../top_level_ta.srm -prjdir ../../ -prjname top_level_syn -log ../../top_level_syn.ta -sn 2021.09 -jobname "timing"
rc:1 success:1 runtime:1
file:../top_level.rpt|io:i|time:1667860030|size:175|exec:0|csum:E1FA23042B9297641EC914D0CF0FE70B
file:../top_level.srd|io:i|time:1667858003|size:133543|exec:0|csum:AFB5823E8D5E3AA232B64125FBA1B3EF
file:/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/generic/acg5.v|io:i|time:1655988487|size:41895|exec:0|csum:A940F599900EDB8D3F774E304161A1AB
file:../top_level_ta.srm|io:o|time:1667860030|size:136922|exec:0|csum:
file:../../top_level_syn.ta|io:o|time:1667860031|size:147480|exec:0|csum:
file:/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/linux_a_64/m_generic|io:i|time:1655988490|size:47336656|exec:1|csum:13445BF53183E6307538252865CE8135
file:/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/bin/m_generic|io:i|time:1655988480|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
