WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1250089 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1250089 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 10133880 heartbeat IPC: 0.9868 cumulative IPC: 0.5628 (Simulation time: 00 hr 02 min 07 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 8883793 cumulative IPC: 0.5628 (Simulation time: 00 hr 02 min 07 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 8883793 cumulative IPC: 0.5628 (Simulation time: 00 hr 02 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/GemsFDTD_716B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5628 instructions: 5000001 cycles: 8883793
CPU 0 Branch Prediction Accuracy: 88.94% MPKI: 9.061 Average ROB Occupancy at Mispredict: 126.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0386
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.57
BRANCH_DIRECT_CALL: 0.0008
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 4.45

LLC TOTAL        ACCESS:     135565 HIT:      59947 MISS:      75618
LLC LOAD         ACCESS:      84770 HIT:      28774 MISS:      55996
LLC RFO          ACCESS:      12669 HIT:       2796 MISS:       9873
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      28258 HIT:      28193 MISS:         65
LLC TRANSLATION  ACCESS:       9868 HIT:        184 MISS:       9684
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 823.2 cycles
cpu0_DTLB TOTAL        ACCESS:    1069530 HIT:    1004914 MISS:      64616
cpu0_DTLB LOAD         ACCESS:    1069530 HIT:    1004914 MISS:      64616
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 183.2 cycles
cpu0_ITLB TOTAL        ACCESS:        186 HIT:        164 MISS:         22
cpu0_ITLB LOAD         ACCESS:        186 HIT:        164 MISS:         22
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 88.32 cycles
cpu0_L1D TOTAL        ACCESS:    1351750 HIT:    1056252 MISS:     295498
cpu0_L1D LOAD         ACCESS:     836372 HIT:     585670 MISS:     250702
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     500047 HIT:     468505 MISS:      31542
cpu0_L1D TRANSLATION  ACCESS:      15331 HIT:       2077 MISS:      13254
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 214.8 cycles
cpu0_L1I TOTAL        ACCESS:        240 HIT:         28 MISS:        212
cpu0_L1I LOAD         ACCESS:        240 HIT:         28 MISS:        212
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 754.1 cycles
cpu0_L2C TOTAL        ACCESS:     239130 HIT:     131814 MISS:     107316
cpu0_L2C LOAD         ACCESS:     162012 HIT:      77240 MISS:      84772
cpu0_L2C RFO          ACCESS:      12723 HIT:         54 MISS:      12669
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      51198 HIT:      51191 MISS:          7
cpu0_L2C TRANSLATION  ACCESS:      13197 HIT:       3329 MISS:       9868
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 600.8 cycles
cpu0_STLB TOTAL        ACCESS:      48201 HIT:      36950 MISS:      11251
cpu0_STLB LOAD         ACCESS:      48201 HIT:      36950 MISS:      11251
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1138 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      22909
  ROW_BUFFER_MISS:      52633
 AVG DBUS CONGESTED CYCLE: 3.916
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        594
  FULL:      27936
