<profile>

<section name = "Vitis HLS Report for 'xfGaussianFilter3x3_Pipeline_Clear_Row_Loop'" level="0">
<item name = "Date">Wed Mar  1 23:21:01 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">gaussian_filter_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 3.075 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3842, 3842, 25.615 us, 25.615 us, 3842, 3842, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Clear_Row_Loop">3840, 3840, 2, 1, 1, 3840, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 37, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 29, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="col_V_2_fu_120_p2">+, 0, 0, 20, 13, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1027_fu_114_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_col_V_1">9, 2, 13, 26</column>
<column name="col_V_fu_50">9, 2, 13, 26</column>
<column name="in_mat_data1_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="col_V_fu_50">13, 0, 13, 0</column>
<column name="zext_ln541_reg_146">13, 0, 64, 51</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xfGaussianFilter3x3_Pipeline_Clear_Row_Loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xfGaussianFilter3x3_Pipeline_Clear_Row_Loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, xfGaussianFilter3x3_Pipeline_Clear_Row_Loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, xfGaussianFilter3x3_Pipeline_Clear_Row_Loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, xfGaussianFilter3x3_Pipeline_Clear_Row_Loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, xfGaussianFilter3x3_Pipeline_Clear_Row_Loop, return value</column>
<column name="in_mat_data1_dout">in, 8, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_num_data_valid">in, 2, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_fifo_cap">in, 2, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_empty_n">in, 1, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_read">out, 1, ap_fifo, in_mat_data1, pointer</column>
<column name="img_width">in, 16, ap_none, img_width, scalar</column>
<column name="buf_V_1_address1">out, 12, ap_memory, buf_V_1, array</column>
<column name="buf_V_1_ce1">out, 1, ap_memory, buf_V_1, array</column>
<column name="buf_V_1_we1">out, 1, ap_memory, buf_V_1, array</column>
<column name="buf_V_1_d1">out, 8, ap_memory, buf_V_1, array</column>
<column name="buf_V_address1">out, 12, ap_memory, buf_V, array</column>
<column name="buf_V_ce1">out, 1, ap_memory, buf_V, array</column>
<column name="buf_V_we1">out, 1, ap_memory, buf_V, array</column>
<column name="buf_V_d1">out, 8, ap_memory, buf_V, array</column>
</table>
</item>
</section>
</profile>
