Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Mar 13 01:31:37 2024
| Host         : DESKTOP-FVC51P8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Road_control_sets_placed.rpt
| Design       : Road
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           16 |
| Yes          | No                    | No                     |              12 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              63 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+------------------+------------------+----------------+--------------+
|     Clock Signal    | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+---------------+------------------+------------------+----------------+--------------+
|  clk25_reg_n_0_BUFG | R_out0        | Hsync_i_1_n_0    |                1 |              1 |         1.00 |
|  clk25_reg_n_0_BUFG | Vsync_i_2_n_0 | Vsync_i_1_n_0    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG      |               |                  |                2 |              2 |         1.00 |
|  clk25_reg_n_0_BUFG | R_out0        |                  |                7 |             12 |         1.71 |
|  clk25_reg_n_0_BUFG | lane_number   | VC[0]_i_1_n_0    |                8 |             29 |         3.63 |
|  clk_IBUF_BUFG      |               | clk25            |                8 |             31 |         3.88 |
|  clk25_reg_n_0_BUFG |               | p_1_in           |                8 |             32 |         4.00 |
|  clk25_reg_n_0_BUFG | p_1_in        | VC[0]_i_1_n_0    |                8 |             32 |         4.00 |
+---------------------+---------------+------------------+------------------+----------------+--------------+


