{
  "Top": "e2e_system",
  "RtlTop": "e2e_system",
  "RtlPrefix": "",
  "RtlSubPrefix": "e2e_system_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "output_signal": {
      "index": "0",
      "direction": "out",
      "srcType": "stream<ap_axiu<32, 0, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_signal",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "input_signal": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<ap_axiu<32, 0, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_signal",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top e2e_system -name e2e_system",
      "set_directive_top e2e_system -name e2e_system"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "e2e_system"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "10032"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "e2e_system",
    "Version": "1.0",
    "DisplayName": "E2e_system",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_e2e_system_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/e2e_system.cpp"],
    "Vhdl": [
      "impl\/vhdl\/e2e_system_Block_entry_proc_proc14.vhd",
      "impl\/vhdl\/e2e_system_correlator.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_0.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_1.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_2.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_3.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_4.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_5.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_6.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_7.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_8.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_9.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_10.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_11.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_12.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_13.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_14.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_15.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_16.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_17.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_18.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_19.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_20.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_21.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_22.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_23.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_24.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_25.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_26.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_27.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_28.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_29.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_30.vhd",
      "impl\/vhdl\/e2e_system_correlators_output_V.vhd",
      "impl\/vhdl\/e2e_system_CTRL_s_axi.vhd",
      "impl\/vhdl\/e2e_system_dataflow_in_loop_PROCESSOR.vhd",
      "impl\/vhdl\/e2e_system_dataflow_parent_loop_proc.vhd",
      "impl\/vhdl\/e2e_system_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/e2e_system_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/e2e_system_filter.vhd",
      "impl\/vhdl\/e2e_system_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/e2e_system_input_data.vhd",
      "impl\/vhdl\/e2e_system_mul_21ns_32s_52_2_1.vhd",
      "impl\/vhdl\/e2e_system_mul_23ns_32s_54_2_1.vhd",
      "impl\/vhdl\/e2e_system_mul_23s_32s_54_2_1.vhd",
      "impl\/vhdl\/e2e_system_mul_24s_32s_55_2_1.vhd",
      "impl\/vhdl\/e2e_system_mul_25ns_32s_56_2_1.vhd",
      "impl\/vhdl\/e2e_system_mul_26ns_32s_57_2_1.vhd",
      "impl\/vhdl\/e2e_system_mul_27s_32s_58_2_1.vhd",
      "impl\/vhdl\/e2e_system_mul_28ns_32s_59_2_1.vhd",
      "impl\/vhdl\/e2e_system_mul_29ns_32s_60_2_1.vhd",
      "impl\/vhdl\/e2e_system_mul_32s_2s_34_2_1.vhd",
      "impl\/vhdl\/e2e_system_output_data_keep_V.vhd",
      "impl\/vhdl\/e2e_system_output_data_last_V.vhd",
      "impl\/vhdl\/e2e_system_temp_data.vhd",
      "impl\/vhdl\/e2e_system_temp_output.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/e2e_system.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/e2e_system_Block_entry_proc_proc14.v",
      "impl\/verilog\/e2e_system_correlator.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_0.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_0_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_1.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_1_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_2.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_2_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_3.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_3_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_4.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_4_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_5.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_5_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_6.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_6_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_7.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_7_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_8.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_8_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_9.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_9_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_10.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_10_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_11.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_11_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_12.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_12_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_13.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_13_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_14.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_14_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_15.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_15_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_16.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_16_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_17.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_17_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_18.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_18_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_19.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_19_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_20.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_20_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_21.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_21_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_22.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_22_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_23.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_23_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_24.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_24_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_25.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_25_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_26.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_26_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_27.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_27_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_28.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_28_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_29.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_29_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_30.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_30_rom.dat",
      "impl\/verilog\/e2e_system_correlators_output_V.v",
      "impl\/verilog\/e2e_system_CTRL_s_axi.v",
      "impl\/verilog\/e2e_system_dataflow_in_loop_PROCESSOR.v",
      "impl\/verilog\/e2e_system_dataflow_parent_loop_proc.v",
      "impl\/verilog\/e2e_system_fifo_w8_d2_S.v",
      "impl\/verilog\/e2e_system_fifo_w32_d2_S.v",
      "impl\/verilog\/e2e_system_filter.v",
      "impl\/verilog\/e2e_system_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/e2e_system_input_data.v",
      "impl\/verilog\/e2e_system_mul_21ns_32s_52_2_1.v",
      "impl\/verilog\/e2e_system_mul_23ns_32s_54_2_1.v",
      "impl\/verilog\/e2e_system_mul_23s_32s_54_2_1.v",
      "impl\/verilog\/e2e_system_mul_24s_32s_55_2_1.v",
      "impl\/verilog\/e2e_system_mul_25ns_32s_56_2_1.v",
      "impl\/verilog\/e2e_system_mul_26ns_32s_57_2_1.v",
      "impl\/verilog\/e2e_system_mul_27s_32s_58_2_1.v",
      "impl\/verilog\/e2e_system_mul_28ns_32s_59_2_1.v",
      "impl\/verilog\/e2e_system_mul_29ns_32s_60_2_1.v",
      "impl\/verilog\/e2e_system_mul_32s_2s_34_2_1.v",
      "impl\/verilog\/e2e_system_output_data_keep_V.v",
      "impl\/verilog\/e2e_system_output_data_keep_V_rom.dat",
      "impl\/verilog\/e2e_system_output_data_last_V.v",
      "impl\/verilog\/e2e_system_output_data_last_V_rom.dat",
      "impl\/verilog\/e2e_system_temp_data.v",
      "impl\/verilog\/e2e_system_temp_output.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/e2e_system.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/e2e_system_v1_0\/data\/e2e_system.mdd",
      "impl\/misc\/drivers\/e2e_system_v1_0\/data\/e2e_system.tcl",
      "impl\/misc\/drivers\/e2e_system_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/e2e_system_v1_0\/src\/xe2e_system.c",
      "impl\/misc\/drivers\/e2e_system_v1_0\/src\/xe2e_system.h",
      "impl\/misc\/drivers\/e2e_system_v1_0\/src\/xe2e_system_hw.h",
      "impl\/misc\/drivers\/e2e_system_v1_0\/src\/xe2e_system_linux.c",
      "impl\/misc\/drivers\/e2e_system_v1_0\/src\/xe2e_system_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/e2e_system_ap_fpext_0_no_dsp_32_ip.tcl"],
    "DesignXml": ".autopilot\/db\/e2e_system.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["D:\/CSE237C\/Project\/end-to-end-system\/demo_stream\/hls\/solution1\/.debug\/e2e_system.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "e2e_system_ap_fpext_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name e2e_system_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL:output_signal:input_signal",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "input_signal": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "input_signal_",
      "ports": [
        "input_signal_TDATA",
        "input_signal_TKEEP",
        "input_signal_TLAST",
        "input_signal_TREADY",
        "input_signal_TSTRB",
        "input_signal_TVALID"
      ]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "output_signal": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "output_signal_",
      "ports": [
        "output_signal_TDATA",
        "output_signal_TKEEP",
        "output_signal_TLAST",
        "output_signal_TREADY",
        "output_signal_TSTRB",
        "output_signal_TVALID"
      ]
    },
    "s_axi_CTRL": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_CTRL_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_CTRL_ARADDR",
        "s_axi_CTRL_ARREADY",
        "s_axi_CTRL_ARVALID",
        "s_axi_CTRL_AWADDR",
        "s_axi_CTRL_AWREADY",
        "s_axi_CTRL_AWVALID",
        "s_axi_CTRL_BREADY",
        "s_axi_CTRL_BRESP",
        "s_axi_CTRL_BVALID",
        "s_axi_CTRL_RDATA",
        "s_axi_CTRL_RREADY",
        "s_axi_CTRL_RRESP",
        "s_axi_CTRL_RVALID",
        "s_axi_CTRL_WDATA",
        "s_axi_CTRL_WREADY",
        "s_axi_CTRL_WSTRB",
        "s_axi_CTRL_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "output_signal_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "output_signal_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_signal_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "output_signal_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_signal_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "output_signal_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "input_signal_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "input_signal_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_signal_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "input_signal_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_signal_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "input_signal_TSTRB": {
      "dir": "in",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "e2e_system",
      "Instances": [{
          "ModuleName": "dataflow_parent_loop_proc",
          "InstanceName": "grp_dataflow_parent_loop_proc_fu_558",
          "Instances": [{
              "ModuleName": "dataflow_in_loop_PROCESSOR",
              "InstanceName": "dataflow_in_loop_PROCESSOR_U0",
              "Instances": [
                {
                  "ModuleName": "correlator",
                  "InstanceName": "correlator_U0"
                },
                {
                  "ModuleName": "filter",
                  "InstanceName": "filter_U0"
                },
                {
                  "ModuleName": "Block_entry_proc_proc14",
                  "InstanceName": "Block_entry_proc_proc14_U0"
                }
              ]
            }]
        }]
    },
    "Info": {
      "Block_entry_proc_proc14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "filter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "correlator": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_PROCESSOR": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "e2e_system": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Block_entry_proc_proc14": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "filter": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.299"
        },
        "Area": {
          "DSP": "68",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "30",
          "FF": "7467",
          "AVAIL_FF": "106400",
          "UTIL_FF": "7",
          "LUT": "4217",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "correlator": {
        "Latency": {
          "LatencyBest": "53",
          "LatencyAvg": "53",
          "LatencyWorst": "53",
          "PipelineII": "53",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "BANK",
            "TripCount": "33",
            "Latency": "51",
            "PipelineII": "1",
            "PipelineDepth": "20"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "10581",
          "AVAIL_FF": "106400",
          "UTIL_FF": "9",
          "LUT": "3909",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_PROCESSOR": {
        "Latency": {
          "LatencyBest": "73",
          "LatencyAvg": "73",
          "LatencyWorst": "73",
          "PipelineII": "54",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.299"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "68",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "30",
          "FF": "18257",
          "AVAIL_FF": "106400",
          "UTIL_FF": "17",
          "LUT": "8382",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc": {
        "Latency": {
          "LatencyBest": "9201",
          "LatencyAvg": "9201",
          "LatencyWorst": "9201",
          "PipelineII": "9201",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.299"
        },
        "Loops": [{
            "Name": "PROCESSOR",
            "TripCount": "170",
            "Latency": "9200",
            "PipelineII": "",
            "PipelineDepth": "9200"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "68",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "30",
          "FF": "18273",
          "AVAIL_FF": "106400",
          "UTIL_FF": "17",
          "LUT": "8445",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "e2e_system": {
        "Latency": {
          "LatencyBest": "10032",
          "LatencyAvg": "10032",
          "LatencyWorst": "10032",
          "PipelineII": "10033",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.299"
        },
        "Loops": [
          {
            "Name": "STREAM_READ",
            "TripCount": "340",
            "Latency": "340",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "INITIALIZATION",
            "TripCount": "340",
            "Latency": "340",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_45_1",
            "TripCount": "33",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_61_2",
            "TripCount": "33",
            "Latency": "38",
            "PipelineII": "1",
            "PipelineDepth": "7"
          },
          {
            "Name": "VITIS_LOOP_66_3",
            "TripCount": "33",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_78_4",
            "TripCount": "33",
            "Latency": "34",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "68",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "30",
          "FF": "19110",
          "AVAIL_FF": "106400",
          "UTIL_FF": "17",
          "LUT": "10386",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "19",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-12-08 22:07:00 -0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
