{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559108628429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559108628432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 12:43:48 2019 " "Processing started: Wed May 29 12:43:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559108628432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108628432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie " "Command: quartus_map --read_settings_files=on --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108628433 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software/VIP_TEST/mem_init/meminit.qip " "Tcl Script File software/VIP_TEST/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software/VIP_TEST/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software/VIP_TEST/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1559108628900 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1559108628900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559108633888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN-rtl " "Found design unit 1: gaussian_ip_GN-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657750 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN " "Found entity 1: gaussian_ip_GN" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657755 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657758 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3 " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657762 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1 " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657766 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2 " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657772 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657776 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_accumulate_diff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_accumulate_diff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657779 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657783 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657790 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657796 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657801 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_accumulate_diff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_accumulate_diff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657804 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657812 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657819 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657827 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat_gniiozrpjd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat_gniiozrpjd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNIIOZRPJD-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNIIOZRPJD-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNIIOZRPJD.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNIIOZRPJD.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657833 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNIIOZRPJD " "Found entity 1: alt_dspbuilder_bus_concat_GNIIOZRPJD" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNIIOZRPJD.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNIIOZRPJD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat_gnkloj6ing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat_gnkloj6ing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNKLOJ6ING-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNKLOJ6ING-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657838 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNKLOJ6ING " "Found entity 1: alt_dspbuilder_bus_concat_GNKLOJ6ING" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat_gnwzplivxs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat_gnwzplivxs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNWZPLIVXS-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNWZPLIVXS-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNWZPLIVXS.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNWZPLIVXS.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657844 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNWZPLIVXS " "Found entity 1: alt_dspbuilder_bus_concat_GNWZPLIVXS" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNWZPLIVXS.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNWZPLIVXS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN46N4UJ5S-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657849 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S " "Found entity 1: alt_dspbuilder_cast_GN46N4UJ5S" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sbf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sbf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBF-SBF_SYNTH " "Found design unit 1: alt_dspbuilder_SBF-SBF_SYNTH" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657855 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBF " "Found entity 1: alt_dspbuilder_SBF" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_asat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_asat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_ASAT-ASAT_SYNTH " "Found design unit 1: alt_dspbuilder_ASAT-ASAT_SYNTH" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657859 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_ASAT " "Found entity 1: alt_dspbuilder_ASAT" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_saltrpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_saltrpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657864 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrPropagate " "Found entity 1: alt_dspbuilder_sAltrPropagate" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_around.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_around.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AROUND-AROUND_SYNTH " "Found design unit 1: alt_dspbuilder_AROUND-AROUND_SYNTH" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657869 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AROUND " "Found entity 1: alt_dspbuilder_AROUND" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gn4q52zvbu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gn4q52zvbu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN4Q52ZVBU-rtl " "Found design unit 1: alt_dspbuilder_cast_GN4Q52ZVBU-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN4Q52ZVBU.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN4Q52ZVBU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657874 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN4Q52ZVBU " "Found entity 1: alt_dspbuilder_cast_GN4Q52ZVBU" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN4Q52ZVBU.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN4Q52ZVBU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gn5d52df5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gn5d52df5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5D52DF5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5D52DF5S-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657881 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5D52DF5S " "Found entity 1: alt_dspbuilder_cast_GN5D52DF5S" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gn5tyupwua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gn5tyupwua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5TYUPWUA-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5TYUPWUA-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657886 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5TYUPWUA " "Found entity 1: alt_dspbuilder_cast_GN5TYUPWUA" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gn6ddktpir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gn6ddktpir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN6DDKTPIR-rtl " "Found design unit 1: alt_dspbuilder_cast_GN6DDKTPIR-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657895 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN6DDKTPIR " "Found entity 1: alt_dspbuilder_cast_GN6DDKTPIR" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnbzr5pmek.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnbzr5pmek.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNBZR5PMEK-rtl " "Found design unit 1: alt_dspbuilder_cast_GNBZR5PMEK-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657900 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNBZR5PMEK " "Found entity 1: alt_dspbuilder_cast_GNBZR5PMEK" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gncxfd7tyz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gncxfd7tyz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNCXFD7TYZ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNCXFD7TYZ-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNCXFD7TYZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNCXFD7TYZ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657905 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNCXFD7TYZ " "Found entity 1: alt_dspbuilder_cast_GNCXFD7TYZ" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNCXFD7TYZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNCXFD7TYZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnnbsppai5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnnbsppai5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNNBSPPAI5-rtl " "Found design unit 1: alt_dspbuilder_cast_GNNBSPPAI5-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657911 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNNBSPPAI5 " "Found entity 1: alt_dspbuilder_cast_GNNBSPPAI5" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnndz2wjeb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnndz2wjeb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNNDZ2WJEB-rtl " "Found design unit 1: alt_dspbuilder_cast_GNNDZ2WJEB-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657916 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNNDZ2WJEB " "Found entity 1: alt_dspbuilder_cast_GNNDZ2WJEB" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnpgjsms3z.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnpgjsms3z.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNPGJSMS3Z-rtl " "Found design unit 1: alt_dspbuilder_cast_GNPGJSMS3Z-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNPGJSMS3Z.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNPGJSMS3Z.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657921 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNPGJSMS3Z " "Found entity 1: alt_dspbuilder_cast_GNPGJSMS3Z" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNPGJSMS3Z.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNPGJSMS3Z.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSB3OXIQS-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657925 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS " "Found entity 1: alt_dspbuilder_cast_GNSB3OXIQS" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnsgoymytm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnsgoymytm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSGOYMYTM-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSGOYMYTM-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNSGOYMYTM.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNSGOYMYTM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657928 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSGOYMYTM " "Found entity 1: alt_dspbuilder_cast_GNSGOYMYTM" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNSGOYMYTM.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNSGOYMYTM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnt75ckw5g.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnt75ckw5g.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNT75CKW5G-rtl " "Found design unit 1: alt_dspbuilder_cast_GNT75CKW5G-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNT75CKW5G.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNT75CKW5G.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657932 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNT75CKW5G " "Found entity 1: alt_dspbuilder_cast_GNT75CKW5G" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNT75CKW5G.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNT75CKW5G.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnujn4encm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnujn4encm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNUJN4ENCM-rtl " "Found design unit 1: alt_dspbuilder_cast_GNUJN4ENCM-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNUJN4ENCM.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNUJN4ENCM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657937 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNUJN4ENCM " "Found entity 1: alt_dspbuilder_cast_GNUJN4ENCM" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNUJN4ENCM.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNUJN4ENCM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnuw2c7j4q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnuw2c7j4q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNUW2C7J4Q-rtl " "Found design unit 1: alt_dspbuilder_cast_GNUW2C7J4Q-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657943 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNUW2C7J4Q " "Found entity 1: alt_dspbuilder_cast_GNUW2C7J4Q" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnyetx3347.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnyetx3347.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNYETX3347-rtl " "Found design unit 1: alt_dspbuilder_cast_GNYETX3347-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNYETX3347.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNYETX3347.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657948 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNYETX3347 " "Found entity 1: alt_dspbuilder_cast_GNYETX3347" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNYETX3347.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNYETX3347.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnzcdptgzg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_gnzcdptgzg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNZCDPTGZG-rtl " "Found design unit 1: alt_dspbuilder_cast_GNZCDPTGZG-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNZCDPTGZG.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNZCDPTGZG.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657955 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNZCDPTGZG " "Found entity 1: alt_dspbuilder_cast_GNZCDPTGZG" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNZCDPTGZG.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNZCDPTGZG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_gnn7tlrcsz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_gnn7tlrcsz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNN7TLRCSZ-rtl " "Found design unit 1: alt_dspbuilder_clock_GNN7TLRCSZ-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657961 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNN7TLRCSZ " "Found entity 1: alt_dspbuilder_clock_GNN7TLRCSZ" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH-rtl " "Found design unit 1: alt_dspbuilder_clock_GNQFU4PUDH-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657967 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH " "Found entity 1: alt_dspbuilder_clock_GNQFU4PUDH" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_comparator_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_comparator_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_comparator_GN-rtl " "Found design unit 1: alt_dspbuilder_comparator_GN-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_comparator_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_comparator_GN.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657974 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_comparator_GN " "Found entity 1: alt_dspbuilder_comparator_GN" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_comparator_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_comparator_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gn2i6bjovh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gn2i6bjovh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN2I6BJOVH-rtl " "Found design unit 1: alt_dspbuilder_constant_GN2I6BJOVH-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657978 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN2I6BJOVH " "Found entity 1: alt_dspbuilder_constant_GN2I6BJOVH" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gn3hhc36sk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gn3hhc36sk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN3HHC36SK-rtl " "Found design unit 1: alt_dspbuilder_constant_GN3HHC36SK-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657983 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN3HHC36SK " "Found entity 1: alt_dspbuilder_constant_GN3HHC36SK" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gn4ojgjcx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gn4ojgjcx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN4OJGJCX2-rtl " "Found design unit 1: alt_dspbuilder_constant_GN4OJGJCX2-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN4OJGJCX2.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN4OJGJCX2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657988 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN4OJGJCX2 " "Found entity 1: alt_dspbuilder_constant_GN4OJGJCX2" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN4OJGJCX2.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN4OJGJCX2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gn5irmzxkk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gn5irmzxkk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN5IRMZXKK-rtl " "Found design unit 1: alt_dspbuilder_constant_GN5IRMZXKK-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657994 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN5IRMZXKK " "Found entity 1: alt_dspbuilder_constant_GN5IRMZXKK" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gn5p5nhc35.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gn5p5nhc35.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN5P5NHC35-rtl " "Found design unit 1: alt_dspbuilder_constant_GN5P5NHC35-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN5P5NHC35.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN5P5NHC35.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657999 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN5P5NHC35 " "Found entity 1: alt_dspbuilder_constant_GN5P5NHC35" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN5P5NHC35.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN5P5NHC35.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108657999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108657999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gn62fe4kjq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gn62fe4kjq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN62FE4KJQ-rtl " "Found design unit 1: alt_dspbuilder_constant_GN62FE4KJQ-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN62FE4KJQ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN62FE4KJQ.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658004 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN62FE4KJQ " "Found entity 1: alt_dspbuilder_constant_GN62FE4KJQ" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN62FE4KJQ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN62FE4KJQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gn6sfeiny6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gn6sfeiny6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN6SFEINY6-rtl " "Found design unit 1: alt_dspbuilder_constant_GN6SFEINY6-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658007 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN6SFEINY6 " "Found entity 1: alt_dspbuilder_constant_GN6SFEINY6" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnaqncfvsg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnaqncfvsg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNAQNCFVSG-rtl " "Found design unit 1: alt_dspbuilder_constant_GNAQNCFVSG-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNAQNCFVSG.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNAQNCFVSG.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658010 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNAQNCFVSG " "Found entity 1: alt_dspbuilder_constant_GNAQNCFVSG" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNAQNCFVSG.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNAQNCFVSG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnc5novijt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnc5novijt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNC5NOVIJT-rtl " "Found design unit 1: alt_dspbuilder_constant_GNC5NOVIJT-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658016 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNC5NOVIJT " "Found entity 1: alt_dspbuilder_constant_GNC5NOVIJT" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gndoazqicq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gndoazqicq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNDOAZQICQ-rtl " "Found design unit 1: alt_dspbuilder_constant_GNDOAZQICQ-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNDOAZQICQ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNDOAZQICQ.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658022 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNDOAZQICQ " "Found entity 1: alt_dspbuilder_constant_GNDOAZQICQ" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNDOAZQICQ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNDOAZQICQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnfjxs55vn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnfjxs55vn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNFJXS55VN-rtl " "Found design unit 1: alt_dspbuilder_constant_GNFJXS55VN-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658028 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNFJXS55VN " "Found entity 1: alt_dspbuilder_constant_GNFJXS55VN" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gngbf5tqt2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gngbf5tqt2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNGBF5TQT2-rtl " "Found design unit 1: alt_dspbuilder_constant_GNGBF5TQT2-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNGBF5TQT2.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNGBF5TQT2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658034 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNGBF5TQT2 " "Found entity 1: alt_dspbuilder_constant_GNGBF5TQT2" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNGBF5TQT2.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNGBF5TQT2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gngdsjmyaa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gngdsjmyaa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNGDSJMYAA-rtl " "Found design unit 1: alt_dspbuilder_constant_GNGDSJMYAA-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNGDSJMYAA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNGDSJMYAA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658039 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNGDSJMYAA " "Found entity 1: alt_dspbuilder_constant_GNGDSJMYAA" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNGDSJMYAA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNGDSJMYAA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnhyg3vmra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnhyg3vmra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNHYG3VMRA-rtl " "Found design unit 1: alt_dspbuilder_constant_GNHYG3VMRA-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNHYG3VMRA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNHYG3VMRA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658045 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNHYG3VMRA " "Found entity 1: alt_dspbuilder_constant_GNHYG3VMRA" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNHYG3VMRA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNHYG3VMRA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gni74kescb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gni74kescb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNI74KESCB-rtl " "Found design unit 1: alt_dspbuilder_constant_GNI74KESCB-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNI74KESCB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNI74KESCB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658051 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNI74KESCB " "Found entity 1: alt_dspbuilder_constant_GNI74KESCB" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNI74KESCB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNI74KESCB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnk57pm5ek.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnk57pm5ek.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNK57PM5EK-rtl " "Found design unit 1: alt_dspbuilder_constant_GNK57PM5EK-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658058 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNK57PM5EK " "Found entity 1: alt_dspbuilder_constant_GNK57PM5EK" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnp5uwcew7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnp5uwcew7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNP5UWCEW7-rtl " "Found design unit 1: alt_dspbuilder_constant_GNP5UWCEW7-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNP5UWCEW7.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNP5UWCEW7.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658064 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNP5UWCEW7 " "Found entity 1: alt_dspbuilder_constant_GNP5UWCEW7" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNP5UWCEW7.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNP5UWCEW7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnpd64zoe3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnpd64zoe3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNPD64ZOE3-rtl " "Found design unit 1: alt_dspbuilder_constant_GNPD64ZOE3-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNPD64ZOE3.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNPD64ZOE3.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658070 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNPD64ZOE3 " "Found entity 1: alt_dspbuilder_constant_GNPD64ZOE3" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNPD64ZOE3.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNPD64ZOE3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnsvsrqzmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnsvsrqzmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNSVSRQZMI-rtl " "Found design unit 1: alt_dspbuilder_constant_GNSVSRQZMI-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658075 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNSVSRQZMI " "Found entity 1: alt_dspbuilder_constant_GNSVSRQZMI" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnsy7zr6jl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnsy7zr6jl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNSY7ZR6JL-rtl " "Found design unit 1: alt_dspbuilder_constant_GNSY7ZR6JL-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNSY7ZR6JL.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNSY7ZR6JL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658080 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNSY7ZR6JL " "Found entity 1: alt_dspbuilder_constant_GNSY7ZR6JL" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNSY7ZR6JL.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNSY7ZR6JL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnt6g46t4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnt6g46t4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNT6G46T4K-rtl " "Found design unit 1: alt_dspbuilder_constant_GNT6G46T4K-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNT6G46T4K.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNT6G46T4K.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658085 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNT6G46T4K " "Found entity 1: alt_dspbuilder_constant_GNT6G46T4K" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNT6G46T4K.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNT6G46T4K.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gntubs3c3c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gntubs3c3c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNTUBS3C3C-rtl " "Found design unit 1: alt_dspbuilder_constant_GNTUBS3C3C-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNTUBS3C3C.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNTUBS3C3C.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658091 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNTUBS3C3C " "Found entity 1: alt_dspbuilder_constant_GNTUBS3C3C" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNTUBS3C3C.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNTUBS3C3C.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnvyjzzdo6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnvyjzzdo6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNVYJZZDO6-rtl " "Found design unit 1: alt_dspbuilder_constant_GNVYJZZDO6-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658096 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNVYJZZDO6 " "Found entity 1: alt_dspbuilder_constant_GNVYJZZDO6" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnwi5qtp2a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnwi5qtp2a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNWI5QTP2A-rtl " "Found design unit 1: alt_dspbuilder_constant_GNWI5QTP2A-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNWI5QTP2A.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNWI5QTP2A.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658104 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNWI5QTP2A " "Found entity 1: alt_dspbuilder_constant_GNWI5QTP2A" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNWI5QTP2A.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNWI5QTP2A.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnwovrdp5f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnwovrdp5f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNWOVRDP5F-rtl " "Found design unit 1: alt_dspbuilder_constant_GNWOVRDP5F-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNWOVRDP5F.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNWOVRDP5F.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658109 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNWOVRDP5F " "Found entity 1: alt_dspbuilder_constant_GNWOVRDP5F" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNWOVRDP5F.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNWOVRDP5F.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnwwzuol7r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_gnwwzuol7r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNWWZUOL7R-rtl " "Found design unit 1: alt_dspbuilder_constant_GNWWZUOL7R-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNWWZUOL7R.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNWWZUOL7R.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658113 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNWWZUOL7R " "Found entity 1: alt_dspbuilder_constant_GNWWZUOL7R" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNWWZUOL7R.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_constant_GNWWZUOL7R.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_gn23rxz44l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_gn23rxz44l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GN23RXZ44L-rtl " "Found design unit 1: alt_dspbuilder_counter_GN23RXZ44L-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658121 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GN23RXZ44L " "Found entity 1: alt_dspbuilder_counter_GN23RXZ44L" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_gn2nx2byys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_gn2nx2byys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GN2NX2BYYS-rtl " "Found design unit 1: alt_dspbuilder_counter_GN2NX2BYYS-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658127 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GN2NX2BYYS " "Found entity 1: alt_dspbuilder_counter_GN2NX2BYYS" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_gn6fxrtdgm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_gn6fxrtdgm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GN6FXRTDGM-rtl " "Found design unit 1: alt_dspbuilder_counter_GN6FXRTDGM-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658132 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GN6FXRTDGM " "Found entity 1: alt_dspbuilder_counter_GN6FXRTDGM" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_gng6vdu3dq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_gng6vdu3dq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNG6VDU3DQ-rtl " "Found design unit 1: alt_dspbuilder_counter_GNG6VDU3DQ-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658139 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNG6VDU3DQ " "Found entity 1: alt_dspbuilder_counter_GNG6VDU3DQ" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_gnm3wcof3h.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_gnm3wcof3h.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNM3WCOF3H-rtl " "Found design unit 1: alt_dspbuilder_counter_GNM3WCOF3H-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658145 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNM3WCOF3H " "Found entity 1: alt_dspbuilder_counter_GNM3WCOF3H" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_gnsgwkevby.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_gnsgwkevby.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNSGWKEVBY-rtl " "Found design unit 1: alt_dspbuilder_counter_GNSGWKEVBY-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658152 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNSGWKEVBY " "Found entity 1: alt_dspbuilder_counter_GNSGWKEVBY" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_gntjqadyiy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_gntjqadyiy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNTJQADYIY-rtl " "Found design unit 1: alt_dspbuilder_counter_GNTJQADYIY-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658159 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNTJQADYIY " "Found entity 1: alt_dspbuilder_counter_GNTJQADYIY" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_gnwvp6756u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_gnwvp6756u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNWVP6756U-rtl " "Found design unit 1: alt_dspbuilder_counter_GNWVP6756U-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658166 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNWVP6756U " "Found entity 1: alt_dspbuilder_counter_GNWVP6756U" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_gn2kyxqf4s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_gn2kyxqf4s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GN2KYXQF4S-rtl " "Found design unit 1: alt_dspbuilder_delay_GN2KYXQF4S-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GN2KYXQF4S.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GN2KYXQF4S.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658177 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GN2KYXQF4S " "Found entity 1: alt_dspbuilder_delay_GN2KYXQF4S" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GN2KYXQF4S.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GN2KYXQF4S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SDelay-SDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SDelay-SDelay_SYNTH" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658184 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SDelay " "Found entity 1: alt_dspbuilder_SDelay" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sinitdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sinitdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SInitDelay-SInitDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SInitDelay-SInitDelay_SYNTH" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658188 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SInitDelay " "Found entity 1: alt_dspbuilder_SInitDelay" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_saltrbitpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_saltrbitpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658192 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrBitPropagate " "Found entity 1: alt_dspbuilder_sAltrBitPropagate" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vecseq-seq_SYNTH " "Found design unit 1: alt_dspbuilder_vecseq-seq_SYNTH" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658197 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vecseq " "Found entity 1: alt_dspbuilder_vecseq" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_gn53fgqey3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_gn53fgqey3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GN53FGQEY3-rtl " "Found design unit 1: alt_dspbuilder_delay_GN53FGQEY3-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658205 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GN53FGQEY3 " "Found entity 1: alt_dspbuilder_delay_GN53FGQEY3" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_gnaldiuchm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_gnaldiuchm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNALDIUCHM-rtl " "Found design unit 1: alt_dspbuilder_delay_GNALDIUCHM-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNALDIUCHM.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNALDIUCHM.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658209 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNALDIUCHM " "Found entity 1: alt_dspbuilder_delay_GNALDIUCHM" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNALDIUCHM.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNALDIUCHM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_gnb2ilto6j.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_gnb2ilto6j.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNB2ILTO6J-rtl " "Found design unit 1: alt_dspbuilder_delay_GNB2ILTO6J-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658213 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNB2ILTO6J " "Found entity 1: alt_dspbuilder_delay_GNB2ILTO6J" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_gnhh4n4syh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_gnhh4n4syh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNHH4N4SYH-rtl " "Found design unit 1: alt_dspbuilder_delay_GNHH4N4SYH-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNHH4N4SYH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNHH4N4SYH.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658219 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNHH4N4SYH " "Found entity 1: alt_dspbuilder_delay_GNHH4N4SYH" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNHH4N4SYH.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNHH4N4SYH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_gnm33aesk5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_gnm33aesk5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNM33AESK5-rtl " "Found design unit 1: alt_dspbuilder_delay_GNM33AESK5-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658224 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNM33AESK5 " "Found entity 1: alt_dspbuilder_delay_GNM33AESK5" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_gnmdmezdyk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_gnmdmezdyk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNMDMEZDYK-rtl " "Found design unit 1: alt_dspbuilder_delay_GNMDMEZDYK-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNMDMEZDYK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNMDMEZDYK.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658227 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNMDMEZDYK " "Found entity 1: alt_dspbuilder_delay_GNMDMEZDYK" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNMDMEZDYK.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNMDMEZDYK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_gnspcbewtm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_gnspcbewtm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNSPCBEWTM-rtl " "Found design unit 1: alt_dspbuilder_delay_GNSPCBEWTM-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNSPCBEWTM.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNSPCBEWTM.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658231 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNSPCBEWTM " "Found entity 1: alt_dspbuilder_delay_GNSPCBEWTM" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNSPCBEWTM.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNSPCBEWTM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_gnbm7ykika.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_gnbm7ykika.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gain_GNBM7YKIKA-rtl " "Found design unit 1: alt_dspbuilder_gain_GNBM7YKIKA-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNBM7YKIKA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNBM7YKIKA.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658236 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gain_GNBM7YKIKA " "Found entity 1: alt_dspbuilder_gain_GNBM7YKIKA" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNBM7YKIKA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNBM7YKIKA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_BEXT-ax " "Found design unit 1: alt_dspbuilder_BEXT-ax" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_BEXT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_BEXT.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658239 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_BEXT " "Found entity 1: alt_dspbuilder_BEXT" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_BEXT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_BEXT.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_nbext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_nbext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_nBEXT-ax " "Found design unit 1: alt_dspbuilder_nBEXT-ax" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_nBEXT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_nBEXT.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658243 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_nBEXT " "Found entity 1: alt_dspbuilder_nBEXT" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_nBEXT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_nBEXT.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cst_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cst_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_CST_MULT-synth " "Found design unit 1: alt_dspbuilder_CST_MULT-synth" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658246 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_CST_MULT " "Found entity 1: alt_dspbuilder_CST_MULT" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_gniiryxgev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_gniiryxgev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gain_GNIIRYXGEV-rtl " "Found design unit 1: alt_dspbuilder_gain_GNIIRYXGEV-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNIIRYXGEV.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNIIRYXGEV.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658251 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gain_GNIIRYXGEV " "Found entity 1: alt_dspbuilder_gain_GNIIRYXGEV" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNIIRYXGEV.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNIIRYXGEV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_gnvy67kvh4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_gnvy67kvh4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gain_GNVY67KVH4-rtl " "Found design unit 1: alt_dspbuilder_gain_GNVY67KVH4-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNVY67KVH4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNVY67KVH4.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658255 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gain_GNVY67KVH4 " "Found entity 1: alt_dspbuilder_gain_GNVY67KVH4" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNVY67KVH4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNVY67KVH4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gnd_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gnd_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd_GN-rtl " "Found design unit 1: alt_dspbuilder_gnd_GN-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658258 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd_GN " "Found entity 1: alt_dspbuilder_gnd_GN" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_gn5a3klaec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_gn5a3klaec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GN5A3KLAEC-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GN5A3KLAEC-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658262 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GN5A3KLAEC " "Found entity 1: alt_dspbuilder_logical_bit_op_GN5A3KLAEC" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sbitlogical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sbitlogical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBitLogical-SBitLogical_SYNTH " "Found design unit 1: alt_dspbuilder_SBitLogical-SBitLogical_SYNTH" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBitLogical.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658265 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBitLogical " "Found entity 1: alt_dspbuilder_SBitLogical" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBitLogical.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658270 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V " "Found entity 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_gnymsbqtj6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_gnymsbqtj6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNYMSBQTJ6-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNYMSBQTJ6-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658273 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNYMSBQTJ6 " "Found entity 1: alt_dspbuilder_logical_bit_op_GNYMSBQTJ6" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_gndcd7xex3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_gndcd7xex3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bus_op_GNDCD7XEX3-rtl " "Found design unit 1: alt_dspbuilder_logical_bus_op_GNDCD7XEX3-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_GNDCD7XEX3.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_GNDCD7XEX3.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658282 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bus_op_GNDCD7XEX3 " "Found entity 1: alt_dspbuilder_logical_bus_op_GNDCD7XEX3" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_GNDCD7XEX3.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_GNDCD7XEX3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sbuslogical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sbuslogical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBusLogical-SSBusLogical_SYNTH " "Found design unit 1: alt_dspbuilder_SBusLogical-SSBusLogical_SYNTH" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBusLogical.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658286 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBusLogical " "Found entity 1: alt_dspbuilder_SBusLogical" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBusLogical.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_gngaqfhy4s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_gngaqfhy4s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bus_op_GNGAQFHY4S-rtl " "Found design unit 1: alt_dspbuilder_logical_bus_op_GNGAQFHY4S-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_GNGAQFHY4S.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_GNGAQFHY4S.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658291 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bus_op_GNGAQFHY4S " "Found entity 1: alt_dspbuilder_logical_bus_op_GNGAQFHY4S" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_GNGAQFHY4S.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_GNGAQFHY4S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gn7kc3zsdb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gn7kc3zsdb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GN7KC3ZSDB-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GN7KC3ZSDB-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658295 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GN7KC3ZSDB " "Found entity 1: alt_dspbuilder_memdelay_GN7KC3ZSDB" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sshifttap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sshifttap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SShiftTap-a " "Found design unit 1: alt_dspbuilder_SShiftTap-a" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658302 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SShiftTap " "Found entity 1: alt_dspbuilder_SShiftTap" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gn7n5v3hy7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gn7n5v3hy7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GN7N5V3HY7-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GN7N5V3HY7-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GN7N5V3HY7.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GN7N5V3HY7.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658306 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GN7N5V3HY7 " "Found entity 1: alt_dspbuilder_memdelay_GN7N5V3HY7" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GN7N5V3HY7.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GN7N5V3HY7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gne2rsmksx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gne2rsmksx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNE2RSMKSX-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNE2RSMKSX-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNE2RSMKSX.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNE2RSMKSX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658310 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNE2RSMKSX " "Found entity 1: alt_dspbuilder_memdelay_GNE2RSMKSX" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNE2RSMKSX.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNE2RSMKSX.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gnggi56xg4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gnggi56xg4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNGGI56XG4-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNGGI56XG4-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658313 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNGGI56XG4 " "Found entity 1: alt_dspbuilder_memdelay_GNGGI56XG4" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gnmkbycw7b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gnmkbycw7b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNMKBYCW7B-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNMKBYCW7B-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNMKBYCW7B.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNMKBYCW7B.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658320 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNMKBYCW7B " "Found entity 1: alt_dspbuilder_memdelay_GNMKBYCW7B" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNMKBYCW7B.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNMKBYCW7B.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gnoquxon7r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gnoquxon7r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNOQUXON7R-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNOQUXON7R-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNOQUXON7R.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNOQUXON7R.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658327 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNOQUXON7R " "Found entity 1: alt_dspbuilder_memdelay_GNOQUXON7R" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNOQUXON7R.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNOQUXON7R.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gnoszn6l7s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gnoszn6l7s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNOSZN6L7S-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNOSZN6L7S-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658331 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNOSZN6L7S " "Found entity 1: alt_dspbuilder_memdelay_GNOSZN6L7S" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gnq44rxmm7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gnq44rxmm7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNQ44RXMM7-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNQ44RXMM7-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658337 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNQ44RXMM7 " "Found entity 1: alt_dspbuilder_memdelay_GNQ44RXMM7" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gnr55nyjwv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gnr55nyjwv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNR55NYJWV-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNR55NYJWV-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658341 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNR55NYJWV " "Found entity 1: alt_dspbuilder_memdelay_GNR55NYJWV" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gnt3m75ima.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gnt3m75ima.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNT3M75IMA-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNT3M75IMA-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658348 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNT3M75IMA " "Found entity 1: alt_dspbuilder_memdelay_GNT3M75IMA" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gnwc3a6zfd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gnwc3a6zfd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNWC3A6ZFD-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNWC3A6ZFD-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNWC3A6ZFD.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNWC3A6ZFD.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658359 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNWC3A6ZFD " "Found entity 1: alt_dspbuilder_memdelay_GNWC3A6ZFD" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNWC3A6ZFD.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNWC3A6ZFD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gnxmjojmjv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_gnxmjojmjv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNXMJOJMJV-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNXMJOJMJV-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658364 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNXMJOJMJV " "Found entity 1: alt_dspbuilder_memdelay_GNXMJOJMJV" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplexer_gnfub4haxg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplexer_gnfub4haxg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNFUB4HAXG-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNFUB4HAXG-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNFUB4HAXG.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNFUB4HAXG.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658371 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNFUB4HAXG " "Found entity 1: alt_dspbuilder_multiplexer_GNFUB4HAXG" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNFUB4HAXG.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNFUB4HAXG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_smuxaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_smuxaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMuxAltr-synth " "Found design unit 1: alt_dspbuilder_sMuxAltr-synth" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658374 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMuxAltr " "Found entity 1: alt_dspbuilder_sMuxAltr" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplexer_gnwzzp2ifi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplexer_gnwzzp2ifi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNWZZP2IFI-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNWZZP2IFI-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658378 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNWZZP2IFI " "Found entity 1: alt_dspbuilder_multiplexer_GNWZZP2IFI" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplier_gnuh534phc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplier_gnuh534phc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNUH534PHC-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNUH534PHC-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplier_GNUH534PHC.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplier_GNUH534PHC.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658382 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNUH534PHC " "Found entity 1: alt_dspbuilder_multiplier_GNUH534PHC" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplier_GNUH534PHC.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplier_GNUH534PHC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_smultaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_smultaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMultAltr-synth " "Found design unit 1: alt_dspbuilder_sMultAltr-synth" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658388 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMultAltr " "Found entity 1: alt_dspbuilder_sMultAltr" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_altmultconst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_altmultconst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AltMultConst-AltMultConst_synth " "Found design unit 1: alt_dspbuilder_AltMultConst-AltMultConst_synth" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_AltMultConst.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658392 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AltMultConst " "Found entity 1: alt_dspbuilder_AltMultConst" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_AltMultConst.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAdd-MultAdd_synth " "Found design unit 1: alt_dspbuilder_MultAdd-MultAdd_synth" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_MultAdd.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658396 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAdd " "Found entity 1: alt_dspbuilder_MultAdd" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_MultAdd.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multaddmf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multaddmf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAddMF-MultAddMF_synth " "Found design unit 1: alt_dspbuilder_MultAddMF-MultAddMF_synth" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_MultAddMF.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658403 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAddMF " "Found entity 1: alt_dspbuilder_MultAddMF" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_MultAddMF.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_parallel_adder_gnrfxus4hj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_parallel_adder_gnrfxus4hj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNRFXUS4HJ-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNRFXUS4HJ-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658408 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNRFXUS4HJ " "Found entity 1: alt_dspbuilder_parallel_adder_GNRFXUS4HJ" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_saddersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_saddersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SAdderSub-a_SAdderSub " "Found design unit 1: alt_dspbuilder_SAdderSub-a_SAdderSub" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658411 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SAdderSub " "Found entity 1: alt_dspbuilder_SAdderSub" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder_gn4htutwrg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder_gn4htutwrg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GN4HTUTWRG-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GN4HTUTWRG-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658414 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GN4HTUTWRG " "Found entity 1: alt_dspbuilder_pipelined_adder_GN4HTUTWRG" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_slpmaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_slpmaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sLpmAddSub-SYN " "Found design unit 1: alt_dspbuilder_sLpmAddSub-SYN" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sLpmAddSub.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658421 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sLpmAddSub " "Found entity 1: alt_dspbuilder_sLpmAddSub" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sLpmAddSub.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder_gny2jeh574.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder_gny2jeh574.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GNY2JEH574-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GNY2JEH574-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658425 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GNY2JEH574 " "Found entity 1: alt_dspbuilder_pipelined_adder_GNY2JEH574" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_gn37alzbs4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_gn37alzbs4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN37ALZBS4-rtl " "Found design unit 1: alt_dspbuilder_port_GN37ALZBS4-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658428 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN37ALZBS4 " "Found entity 1: alt_dspbuilder_port_GN37ALZBS4" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_gn6tdlhaw6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_gn6tdlhaw6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN6TDLHAW6-rtl " "Found design unit 1: alt_dspbuilder_port_GN6TDLHAW6-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GN6TDLHAW6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GN6TDLHAW6.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658432 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN6TDLHAW6 " "Found entity 1: alt_dspbuilder_port_GN6TDLHAW6" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GN6TDLHAW6.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GN6TDLHAW6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_gna5s4sqdn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_gna5s4sqdn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNA5S4SQDN-rtl " "Found design unit 1: alt_dspbuilder_port_GNA5S4SQDN-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658439 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNA5S4SQDN " "Found entity 1: alt_dspbuilder_port_GNA5S4SQDN" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_gnoc3sgkqj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_gnoc3sgkqj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNOC3SGKQJ-rtl " "Found design unit 1: alt_dspbuilder_port_GNOC3SGKQJ-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658443 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNOC3SGKQJ " "Found entity 1: alt_dspbuilder_port_GNOC3SGKQJ" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_gnssys4j5r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_gnssys4j5r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNSSYS4J5R-rtl " "Found design unit 1: alt_dspbuilder_port_GNSSYS4J5R-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658446 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNSSYS4J5R " "Found entity 1: alt_dspbuilder_port_GNSSYS4J5R" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_gnxaokdykc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_gnxaokdykc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNXAOKDYKC-rtl " "Found design unit 1: alt_dspbuilder_port_GNXAOKDYKC-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658455 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNXAOKDYKC " "Found entity 1: alt_dspbuilder_port_GNXAOKDYKC" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_round_gndzo35hdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_round_gndzo35hdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_round_GNDZO35HDL-beh " "Found design unit 1: alt_dspbuilder_round_GNDZO35HDL-beh" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_round_GNDZO35HDL.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_round_GNDZO35HDL.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658460 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_round_GNDZO35HDL " "Found entity 1: alt_dspbuilder_round_GNDZO35HDL" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_round_GNDZO35HDL.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_round_GNDZO35HDL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_round_gnwbuvgwwo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_round_gnwbuvgwwo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_round_GNWBUVGWWO-beh " "Found design unit 1: alt_dspbuilder_round_GNWBUVGWWO-beh" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658464 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_round_GNWBUVGWWO " "Found entity 1: alt_dspbuilder_round_GNWBUVGWWO" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_vcc_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_vcc_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc_GN-rtl " "Found design unit 1: alt_dspbuilder_vcc_GN-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658471 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc_GN " "Found entity 1: alt_dspbuilder_vcc_GN" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bus_op-rtl " "Found design unit 1: alt_dspbuilder_logical_bus_op-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658474 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bus_op " "Found entity 1: alt_dspbuilder_logical_bus_op" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip-rtl " "Found design unit 1: gaussian_ip-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658477 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip " "Found entity 1: gaussian_ip" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier-rtl " "Found design unit 1: alt_dspbuilder_multiplier-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplier.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplier.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658480 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier " "Found entity 1: alt_dspbuilder_multiplier" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplier.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplier.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_vcc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc-rtl " "Found design unit 1: alt_dspbuilder_vcc-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658484 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc " "Found entity 1: alt_dspbuilder_vcc" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter-rtl " "Found design unit 1: alt_dspbuilder_counter-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658487 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter " "Found entity 1: alt_dspbuilder_counter" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay-rtl " "Found design unit 1: alt_dspbuilder_delay-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658490 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay " "Found entity 1: alt_dspbuilder_delay" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat-rtl " "Found design unit 1: alt_dspbuilder_bus_concat-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658493 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat " "Found entity 1: alt_dspbuilder_bus_concat" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_bus_concat.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_comparator-rtl " "Found design unit 1: alt_dspbuilder_comparator-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_comparator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_comparator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658496 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_comparator " "Found entity 1: alt_dspbuilder_comparator" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_comparator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_comparator.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock-rtl " "Found design unit 1: alt_dspbuilder_clock-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658499 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock " "Found entity 1: alt_dspbuilder_clock" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay-rtl " "Found design unit 1: alt_dspbuilder_memdelay-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658503 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay " "Found entity 1: alt_dspbuilder_memdelay" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd-rtl " "Found design unit 1: alt_dspbuilder_gnd-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658507 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd " "Found entity 1: alt_dspbuilder_gnd" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tunglt/desktop/final_project/a1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder-rtl" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658510 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder " "Found entity 1: alt_dspbuilder_pipelined_adder" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/de2i_150_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/de2i_150_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys " "Found entity 1: de2i_150_qsys" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_avalon_st_adapter_001 " "Found entity 1: de2i_150_qsys_avalon_st_adapter_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0 " "Found entity 1: de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_avalon_st_adapter " "Found entity 1: de2i_150_qsys_avalon_st_adapter" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: de2i_150_qsys_avalon_st_adapter_data_format_adapter_0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_irq_mapper " "Found entity 1: de2i_150_qsys_irq_mapper" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2 " "Found entity 1: de2i_150_qsys_mm_interconnect_2" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001 " "Found entity 1: de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: de2i_150_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2_rsp_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_2_rsp_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658644 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2_rsp_demux " "Found entity 1: de2i_150_qsys_mm_interconnect_2_rsp_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2_cmd_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_2_cmd_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2_cmd_demux " "Found entity 1: de2i_150_qsys_mm_interconnect_2_cmd_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658692 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658692 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658692 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658692 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108658698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108658710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658744 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108658753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108658754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2_router_002_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_2_router_002_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658760 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_2_router_002 " "Found entity 2: de2i_150_qsys_mm_interconnect_2_router_002" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108658762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108658763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2_router_001_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_2_router_001_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658770 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_2_router_001 " "Found entity 2: de2i_150_qsys_mm_interconnect_2_router_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108658772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108658772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_2_router_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_2_router_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658779 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_2_router " "Found entity 2: de2i_150_qsys_mm_interconnect_2_router" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1 " "Found entity 1: de2i_150_qsys_mm_interconnect_1" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "de2i_150_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_rsp_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_1_rsp_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_rsp_demux " "Found entity 1: de2i_150_qsys_mm_interconnect_1_rsp_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_cmd_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_1_cmd_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_cmd_demux " "Found entity 1: de2i_150_qsys_mm_interconnect_1_cmd_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108658890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108658890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_router_001_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_1_router_001_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658897 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_1_router_001 " "Found entity 2: de2i_150_qsys_mm_interconnect_1_router_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108658900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108658901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_router_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_1_router_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658908 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_1_router " "Found entity 2: de2i_150_qsys_mm_interconnect_1_router" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0 " "Found entity 1: de2i_150_qsys_mm_interconnect_0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_mux_003 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_mux_003" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_mux_002 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_mux_002" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_demux_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_mux_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_demux_003 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_demux_003" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_demux_002 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_demux_002" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108658996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108658996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_007_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_007_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659024 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_007 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_007" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_006_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659035 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_006 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_006" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_003_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659045 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_003 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_003" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659056 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_002 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_002" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659068 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659088 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(274) " "Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(274): ignored dangling comma in List of Port Connections" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1559108659092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_video_dma_write " "Found entity 1: de2i_150_qsys_video_dma_write" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_video_dma2_read " "Found entity 1: de2i_150_qsys_video_dma2_read" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_video_dma1_read " "Found entity 1: de2i_150_qsys_video_dma1_read" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_sdram_input_efifo_module " "Found entity 1: de2i_150_qsys_sdram_input_efifo_module" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659137 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_sdram " "Found entity 2: de2i_150_qsys_sdram" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_pcie_ip " "Found entity 1: de2i_150_qsys_pcie_ip" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659156 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559108659159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659163 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1559108659166 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1559108659167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8 " "Found entity 1: de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659254 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_pcie_ip_altgx_internal " "Found entity 2: de2i_150_qsys_pcie_ip_altgx_internal" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 994 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659278 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659278 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659278 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 4140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(172) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_buffers " "Found entity 1: descriptor_buffers" {  } { { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/csr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/csr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_block " "Found entity 1: csr_block" {  } { { "de2i_150_qsys/synthesis/submodules/csr_block.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/csr_block.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/response_block.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/response_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_block " "Found entity 1: response_block" {  } { { "de2i_150_qsys/synthesis/submodules/response_block.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/response_block.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_with_byteenables " "Found entity 1: fifo_with_byteenables" {  } { { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/read_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/read_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_signal_breakout " "Found entity 1: read_signal_breakout" {  } { { "de2i_150_qsys/synthesis/submodules/read_signal_breakout.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_signal_breakout.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/write_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/write_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_signal_breakout " "Found entity 1: write_signal_breakout" {  } { { "de2i_150_qsys/synthesis/submodules/write_signal_breakout.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_signal_breakout.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_image_padding.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_image_padding.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_image_padding " "Found entity 1: de2i_150_qsys_image_padding" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_image_padding.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_image_padding.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/gaussian_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/gaussian_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip-rtl " "Found design unit 1: gaussian_ip-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/gaussian_ip.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659589 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip " "Found entity 1: gaussian_ip" {  } { { "de2i_150_qsys/synthesis/submodules/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/gaussian_ip.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v 8 8 " "Found 8 design units, including 8 entities, in source file de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_enable_generator " "Found entity 1: byte_enable_generator" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659643 ""} { "Info" "ISGN_ENTITY_NAME" "2 one_thousand_twenty_four_byteenable_FSM " "Found entity 2: one_thousand_twenty_four_byteenable_FSM" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659643 ""} { "Info" "ISGN_ENTITY_NAME" "3 five_hundred_twelve_bit_byteenable_FSM " "Found entity 3: five_hundred_twelve_bit_byteenable_FSM" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659643 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_hundred_fifty_six_bit_byteenable_FSM " "Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659643 ""} { "Info" "ISGN_ENTITY_NAME" "5 one_hundred_twenty_eight_bit_byteenable_FSM " "Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659643 ""} { "Info" "ISGN_ENTITY_NAME" "6 sixty_four_bit_byteenable_FSM " "Found entity 6: sixty_four_bit_byteenable_FSM" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659643 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirty_two_bit_byteenable_FSM " "Found entity 7: thirty_two_bit_byteenable_FSM" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 711 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659643 ""} { "Info" "ISGN_ENTITY_NAME" "8 sixteen_bit_byteenable_FSM " "Found entity 8: sixteen_bit_byteenable_FSM" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/st_to_mm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/st_to_mm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ST_to_MM_Adapter " "Found entity 1: ST_to_MM_Adapter" {  } { { "de2i_150_qsys/synthesis/submodules/ST_to_MM_Adapter.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/ST_to_MM_Adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/write_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/write_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_burst_control " "Found entity 1: write_burst_control" {  } { { "de2i_150_qsys/synthesis/submodules/write_burst_control.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_burst_control.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_master " "Found entity 1: read_master" {  } { { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/mm_to_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/mm_to_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MM_to_ST_Adapter " "Found entity 1: MM_to_ST_Adapter" {  } { { "de2i_150_qsys/synthesis/submodules/MM_to_ST_Adapter.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/MM_to_ST_Adapter.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/read_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/read_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_burst_control " "Found entity 1: read_burst_control" {  } { { "de2i_150_qsys/synthesis/submodules/read_burst_control.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_burst_control.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_altpll_qsys_dffpipe_l2c " "Found entity 1: de2i_150_qsys_altpll_qsys_dffpipe_l2c" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659720 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_altpll_qsys_stdsync_sv6 " "Found entity 2: de2i_150_qsys_altpll_qsys_stdsync_sv6" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659720 ""} { "Info" "ISGN_ENTITY_NAME" "3 de2i_150_qsys_altpll_qsys_altpll_ern2 " "Found entity 3: de2i_150_qsys_altpll_qsys_altpll_ern2" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659720 ""} { "Info" "ISGN_ENTITY_NAME" "4 de2i_150_qsys_altpll_qsys " "Found entity 4: de2i_150_qsys_altpll_qsys" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr " "Found entity 1: alt_vipvfr131_vfr" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_controller " "Found entity 1: alt_vipvfr131_vfr_controller" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr131_vfr_control_packet_encoder" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc " "Found entity 1: alt_vipvfr131_prc" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_core " "Found entity 1: alt_vipvfr131_prc_core" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659774 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr131_prc_read_master alt_vipvfr131_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108659778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_read_master " "Found entity 1: alt_vipvfr131_prc_read_master" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_package (de2i_150_qsys) " "Found design unit 1: alt_vipvfr131_common_package (de2i_150_qsys)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659798 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr131_common_package-body " "Found design unit 2: alt_vipvfr131_common_package-body" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" 3661 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659805 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_master " "Found entity 1: alt_vipvfr131_common_avalon_mm_master" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_unpack_data " "Found entity 1: alt_vipvfr131_common_unpack_data" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_slave " "Found entity 1: alt_vipvfr131_common_avalon_mm_slave" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_stream_output " "Found entity 1: alt_vipvfr131_common_stream_output" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659850 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_pulling_width_adapter " "Found entity 1: alt_vipvfr131_common_pulling_width_adapter" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_general_fifo-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659854 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_general_fifo " "Found entity 1: alt_vipvfr131_common_general_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659864 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659874 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_gray_clock_crosser " "Found entity 1: alt_vipvfr131_common_gray_clock_crosser" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659878 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr131_common_std_logic_vector_delay" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659884 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_one_bit_delay " "Found entity 1: alt_vipvfr131_common_one_bit_delay" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659889 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_logic_fifo " "Found entity 1: alt_vipvfr131_common_logic_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659894 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_ram_fifo " "Found entity 1: alt_vipvfr131_common_ram_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659942 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559108659946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559108659982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108659988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108659988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108660000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108660000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108660010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108660010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108660020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108660020 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559108660023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108660030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108660030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108660040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108660040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108660048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108660048 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for \"pipe_mode_int\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108661559 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_tlp_ack altpciexpav_stif_app.v(676) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(676): created implicit net for \"txrp_tlp_ack\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 676 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108661559 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr131_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108661560 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr131_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108661560 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2i_150_qsys_sdram.v(318) " "Verilog HDL or VHDL warning at de2i_150_qsys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1559108661667 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2i_150_qsys_sdram.v(328) " "Verilog HDL or VHDL warning at de2i_150_qsys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1559108661667 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2i_150_qsys_sdram.v(338) " "Verilog HDL or VHDL warning at de2i_150_qsys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1559108661667 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2i_150_qsys_sdram.v(682) " "Verilog HDL or VHDL warning at de2i_150_qsys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1559108661670 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "de2i_150_qsys_pcie.v(441) " "Verilog HDL Module Instantiation warning at de2i_150_qsys_pcie.v(441): ignored dangling comma in List of Port Connections" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1559108665467 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "de2i_150_qsys_pcie de2i_150_qsys_pcie.v(210) " "Verilog Module Declaration warning at de2i_150_qsys_pcie.v(210): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"de2i_150_qsys_pcie\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 210 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108665468 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2i_150_qsys_pcie.v 1 1 " "Using design file de2i_150_qsys_pcie.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_pcie " "Found entity 1: de2i_150_qsys_pcie" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108665477 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559108665477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de2i_150_qsys_pcie " "Elaborating entity \"de2i_150_qsys_pcie\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559108665549 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_DATA de2i_150_qsys_pcie.v(256) " "Output port \"ENET_TX_DATA\" at de2i_150_qsys_pcie.v(256) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 256 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665551 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FS_ADDR de2i_150_qsys_pcie.v(272) " "Output port \"FS_ADDR\" at de2i_150_qsys_pcie.v(272) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665551 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de2i_150_qsys_pcie.v(282) " "Output port \"HEX0\" at de2i_150_qsys_pcie.v(282) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665551 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de2i_150_qsys_pcie.v(283) " "Output port \"HEX1\" at de2i_150_qsys_pcie.v(283) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665551 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de2i_150_qsys_pcie.v(284) " "Output port \"HEX2\" at de2i_150_qsys_pcie.v(284) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665551 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de2i_150_qsys_pcie.v(285) " "Output port \"HEX3\" at de2i_150_qsys_pcie.v(285) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665551 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de2i_150_qsys_pcie.v(286) " "Output port \"HEX4\" at de2i_150_qsys_pcie.v(286) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 286 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665551 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de2i_150_qsys_pcie.v(287) " "Output port \"HEX5\" at de2i_150_qsys_pcie.v(287) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665551 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 de2i_150_qsys_pcie.v(288) " "Output port \"HEX6\" at de2i_150_qsys_pcie.v(288) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665552 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 de2i_150_qsys_pcie.v(289) " "Output port \"HEX7\" at de2i_150_qsys_pcie.v(289) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 289 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665552 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..0\] de2i_150_qsys_pcie.v(328) " "Output port \"LEDG\[7..0\]\" at de2i_150_qsys_pcie.v(328) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 328 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665552 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR de2i_150_qsys_pcie.v(331) " "Output port \"LEDR\" at de2i_150_qsys_pcie.v(331) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 331 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665552 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_BE de2i_150_qsys_pcie.v(355) " "Output port \"SSRAM_BE\" at de2i_150_qsys_pcie.v(355) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 355 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665552 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK de2i_150_qsys_pcie.v(239) " "Output port \"EEP_I2C_SCLK\" at de2i_150_qsys_pcie.v(239) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665552 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_GTX_CLK de2i_150_qsys_pcie.v(243) " "Output port \"ENET_GTX_CLK\" at de2i_150_qsys_pcie.v(243) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665552 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_MDC de2i_150_qsys_pcie.v(246) " "Output port \"ENET_MDC\" at de2i_150_qsys_pcie.v(246) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665552 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N de2i_150_qsys_pcie.v(248) " "Output port \"ENET_RST_N\" at de2i_150_qsys_pcie.v(248) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665552 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_EN de2i_150_qsys_pcie.v(257) " "Output port \"ENET_TX_EN\" at de2i_150_qsys_pcie.v(257) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 257 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665552 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_ER de2i_150_qsys_pcie.v(258) " "Output port \"ENET_TX_ER\" at de2i_150_qsys_pcie.v(258) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 258 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665552 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N de2i_150_qsys_pcie.v(264) " "Output port \"FL_CE_N\" at de2i_150_qsys_pcie.v(264) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 264 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665552 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N de2i_150_qsys_pcie.v(265) " "Output port \"FL_OE_N\" at de2i_150_qsys_pcie.v(265) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 265 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665552 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N de2i_150_qsys_pcie.v(267) " "Output port \"FL_WE_N\" at de2i_150_qsys_pcie.v(267) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665552 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N de2i_150_qsys_pcie.v(268) " "Output port \"FL_WP_N\" at de2i_150_qsys_pcie.v(268) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 268 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665553 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RESET_N de2i_150_qsys_pcie.v(269) " "Output port \"FL_RESET_N\" at de2i_150_qsys_pcie.v(269) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665553 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_SCLK de2i_150_qsys_pcie.v(278) " "Output port \"G_SENSOR_SCLK\" at de2i_150_qsys_pcie.v(278) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665553 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 de2i_150_qsys_pcie.v(297) " "Output port \"HSMC_CLKOUT0\" at de2i_150_qsys_pcie.v(297) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 297 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665553 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_I2C_SCLK de2i_150_qsys_pcie.v(303) " "Output port \"HSMC_I2C_SCLK\" at de2i_150_qsys_pcie.v(303) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 303 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665553 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK de2i_150_qsys_pcie.v(311) " "Output port \"I2C_SCLK\" at de2i_150_qsys_pcie.v(311) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 311 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665553 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN de2i_150_qsys_pcie.v(322) " "Output port \"LCD_EN\" at de2i_150_qsys_pcie.v(322) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665553 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON de2i_150_qsys_pcie.v(323) " "Output port \"LCD_ON\" at de2i_150_qsys_pcie.v(323) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 323 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665553 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS de2i_150_qsys_pcie.v(324) " "Output port \"LCD_RS\" at de2i_150_qsys_pcie.v(324) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 324 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665553 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW de2i_150_qsys_pcie.v(325) " "Output port \"LCD_RW\" at de2i_150_qsys_pcie.v(325) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 325 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665553 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK de2i_150_qsys_pcie.v(342) " "Output port \"SD_CLK\" at de2i_150_qsys_pcie.v(342) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 342 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665553 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT de2i_150_qsys_pcie.v(349) " "Output port \"SMA_CLKOUT\" at de2i_150_qsys_pcie.v(349) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 349 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665553 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSC_N de2i_150_qsys_pcie.v(352) " "Output port \"SSRAM_ADSC_N\" at de2i_150_qsys_pcie.v(352) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 352 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665553 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSP_N de2i_150_qsys_pcie.v(353) " "Output port \"SSRAM_ADSP_N\" at de2i_150_qsys_pcie.v(353) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 353 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665553 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADV_N de2i_150_qsys_pcie.v(354) " "Output port \"SSRAM_ADV_N\" at de2i_150_qsys_pcie.v(354) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 354 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665553 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_CLK de2i_150_qsys_pcie.v(356) " "Output port \"SSRAM_CLK\" at de2i_150_qsys_pcie.v(356) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 356 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665554 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_GW_N de2i_150_qsys_pcie.v(357) " "Output port \"SSRAM_GW_N\" at de2i_150_qsys_pcie.v(357) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 357 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665554 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_OE_N de2i_150_qsys_pcie.v(358) " "Output port \"SSRAM_OE_N\" at de2i_150_qsys_pcie.v(358) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665554 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_WE_N de2i_150_qsys_pcie.v(359) " "Output port \"SSRAM_WE_N\" at de2i_150_qsys_pcie.v(359) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665554 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM0_CE_N de2i_150_qsys_pcie.v(360) " "Output port \"SSRAM0_CE_N\" at de2i_150_qsys_pcie.v(360) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 360 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665554 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM1_CE_N de2i_150_qsys_pcie.v(361) " "Output port \"SSRAM1_CE_N\" at de2i_150_qsys_pcie.v(361) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 361 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665554 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de2i_150_qsys_pcie.v(370) " "Output port \"TD_RESET_N\" at de2i_150_qsys_pcie.v(370) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 370 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665554 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS de2i_150_qsys_pcie.v(375) " "Output port \"UART_RTS\" at de2i_150_qsys_pcie.v(375) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 375 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665554 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD de2i_150_qsys_pcie.v(377) " "Output port \"UART_TXD\" at de2i_150_qsys_pcie.v(377) has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 377 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108665554 "|de2i_150_qsys_pcie"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys de2i_150_qsys:u0 " "Elaborating entity \"de2i_150_qsys\" for hierarchy \"de2i_150_qsys:u0\"" {  } { { "de2i_150_qsys_pcie.v" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108665592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "alt_vip_itc_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108665860 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108665902 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "enable_resync_sync" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108665916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_change_trigger_sync" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108665944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "control" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108665999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_banks" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108666078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108666124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "h_counter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108666195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "v_counter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108666226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "genlock_enable_sync" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108666278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "input_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108666296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108666882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108666901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108666902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 12804 " "Parameter \"lpm_numwords\" = \"12804\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108666902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108666902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108666902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108666902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108666902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108666902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108666902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108666902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108666902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108666902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108666902 ""}  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108666902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vok1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_vok1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vok1 " "Found entity 1: dcfifo_vok1" {  } { { "db/dcfifo_vok1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dcfifo_vok1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108667018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108667018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vok1 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated " "Elaborating entity \"dcfifo_vok1\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108667030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_5mb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_5mb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_5mb " "Found entity 1: a_gray2bin_5mb" {  } { { "db/a_gray2bin_5mb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_gray2bin_5mb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108667143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108667143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_5mb de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|a_gray2bin_5mb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_5mb\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|a_gray2bin_5mb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_vok1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dcfifo_vok1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108667155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4b7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4b7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4b7 " "Found entity 1: a_graycounter_4b7" {  } { { "db/a_graycounter_4b7.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_graycounter_4b7.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108667314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108667314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4b7 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|a_graycounter_4b7:rdptr_g1p " "Elaborating entity \"a_graycounter_4b7\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|a_graycounter_4b7:rdptr_g1p\"" {  } { { "db/dcfifo_vok1.tdf" "rdptr_g1p" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dcfifo_vok1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108667334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_0pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_0pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_0pc " "Found entity 1: a_graycounter_0pc" {  } { { "db/a_graycounter_0pc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_graycounter_0pc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108667424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108667424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_0pc de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|a_graycounter_0pc:wrptr_g1p " "Elaborating entity \"a_graycounter_0pc\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|a_graycounter_0pc:wrptr_g1p\"" {  } { { "db/dcfifo_vok1.tdf" "wrptr_g1p" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dcfifo_vok1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108667441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a671.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a671 " "Found entity 1: altsyncram_a671" {  } { { "db/altsyncram_a671.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_a671.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108667544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108667544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a671 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|altsyncram_a671:fifo_ram " "Elaborating entity \"altsyncram_a671\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|altsyncram_a671:fifo_ram\"" {  } { { "db/dcfifo_vok1.tdf" "fifo_ram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dcfifo_vok1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108667568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4c7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4c7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4c7 " "Found entity 1: decode_4c7" {  } { { "db/decode_4c7.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/decode_4c7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108667682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108667682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4c7 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|altsyncram_a671:fifo_ram\|decode_4c7:decode12 " "Elaborating entity \"decode_4c7\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|altsyncram_a671:fifo_ram\|decode_4c7:decode12\"" {  } { { "db/altsyncram_a671.tdf" "decode12" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_a671.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108667701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_388.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_388.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_388 " "Found entity 1: mux_388" {  } { { "db/mux_388.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/mux_388.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108667830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108667830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_388 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|altsyncram_a671:fifo_ram\|mux_388:mux13 " "Elaborating entity \"mux_388\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|altsyncram_a671:fifo_ram\|mux_388:mux13\"" {  } { { "db/altsyncram_a671.tdf" "mux13" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_a671.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108667859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108667932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108667932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_vok1.tdf" "rdaclr" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dcfifo_vok1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108667948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108667993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108667993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|dffpipe_te9:rs_brp " "Elaborating entity \"dffpipe_te9\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|dffpipe_te9:rs_brp\"" {  } { { "db/dcfifo_vok1.tdf" "rs_brp" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dcfifo_vok1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108668008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/alt_synch_pipe_dpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108668063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108668063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\"" {  } { { "db/dcfifo_vok1.tdf" "rs_dgwp" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dcfifo_vok1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108668076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108668113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108668113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_ue9:dffpipe17 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_ue9:dffpipe17\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe17" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/alt_synch_pipe_dpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108668133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_epl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_epl " "Found entity 1: alt_synch_pipe_epl" {  } { { "db/alt_synch_pipe_epl.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/alt_synch_pipe_epl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108668213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108668213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_epl de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|alt_synch_pipe_epl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_epl\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\"" {  } { { "db/dcfifo_vok1.tdf" "ws_dgrp" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dcfifo_vok1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108668228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dffpipe_ve9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108668271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108668271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_ve9:dffpipe20 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_ve9:dffpipe20\"" {  } { { "db/alt_synch_pipe_epl.tdf" "dffpipe20" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/alt_synch_pipe_epl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108668289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8a6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8a6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8a6 " "Found entity 1: cmpr_8a6" {  } { { "db/cmpr_8a6.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cmpr_8a6.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108668409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108668409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8a6 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|cmpr_8a6:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_8a6\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|cmpr_8a6:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_vok1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dcfifo_vok1.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108668441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7a6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7a6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7a6 " "Found entity 1: cmpr_7a6" {  } { { "db/cmpr_7a6.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cmpr_7a6.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108668987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108668987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7a6 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|cmpr_7a6:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_7a6\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|cmpr_7a6:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_vok1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dcfifo_vok1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108669001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_d68.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_d68.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_d68 " "Found entity 1: mux_d68" {  } { { "db/mux_d68.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/mux_d68.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108669202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108669202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_d68 de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|mux_d68:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_d68\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_vok1:auto_generated\|mux_d68:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_vok1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dcfifo_vok1.tdf" 107 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108669219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"de2i_150_qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "statemachine" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108669356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0 " "Elaborating entity \"alt_vipvfr131_vfr\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "alt_vip_vfr_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108669388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc " "Elaborating entity \"alt_vipvfr131_prc\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "prc" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108669419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_read_master de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr131_prc_read_master\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "read_master" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108669436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_bursting_master_fifo\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "master_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108669454 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559108669485 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559108669486 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559108669486 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559108669486 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669486 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669486 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669486 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669486 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669486 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669486 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669486 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669486 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669486 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669487 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669487 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669487 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669487 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669487 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669487 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669487 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669487 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669487 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669487 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669487 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669487 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559108669487 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1559108669488 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1559108669488 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1559108669488 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559108669488 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108669488 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108669488 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108669488 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108669488 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108669515 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr131_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669527 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108669547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108669584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108669649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "rdreq_delayer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108669705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108669733 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108669742 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108669889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108669900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108669901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108669901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108669901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108669901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108669901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108669901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108669901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108669901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108669901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108669901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108669901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108669901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108669901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108669901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108669901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108669901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108669901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108669901 ""}  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108669901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22m1 " "Found entity 1: altsyncram_22m1" {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_22m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108670010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108670010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_22m1 de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated " "Elaborating entity \"altsyncram_22m1\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108670021 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_22m1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 332 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 440 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559108670038 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108670189 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_vipvfr131_common_general_fifo.vhd(264) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108670207 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108670225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108670254 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_gray_clock_crosser.vhd(70) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 70 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559108670269 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108670312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:reads_this_write_cycle_delayer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108670355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108670406 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108670434 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108670466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108670480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108670480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 52 " "Parameter \"WIDTH_A\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108670480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108670480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108670480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 52 " "Parameter \"WIDTH_B\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108670480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108670480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108670480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108670480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108670480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108670480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108670480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108670480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108670480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108670480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108670480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108670480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108670480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108670480 ""}  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108670480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sll1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sll1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sll1 " "Found entity 1: altsyncram_sll1" {  } { { "db/altsyncram_sll1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_sll1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108670602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108670602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sll1 de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated " "Elaborating entity \"altsyncram_sll1\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108670613 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_sll1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_sll1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 332 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 440 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559108670638 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "usedw_calculator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108670680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_logic_fifo de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_vipvfr131_common_logic_fifo\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108670813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "usedw_calculator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108670862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108670959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_pulling_width_adapter de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr131_common_pulling_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "width_adaptor" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108671009 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(86) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): subtype or type has null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559108671032 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(86) " "VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1559108671032 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(98) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(98): subtype or type has null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559108671032 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(102) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): subtype or type has null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559108671032 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(102) " "VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1559108671032 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(131) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(131): subtype or type has null range" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 131 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559108671032 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_core de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core " "Elaborating entity \"alt_vipvfr131_prc_core\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "prc_core" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108671055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "avalon_mm_control_slave" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108671105 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559108671135 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108671135 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671135 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671135 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671135 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_controller de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller " "Elaborating entity \"alt_vipvfr131_vfr_controller\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "controller" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108671150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "slave" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108671186 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559108671235 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108671235 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671235 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671235 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671235 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671235 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671235 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671235 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671235 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671235 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671235 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671236 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671236 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671236 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671236 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671236 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671236 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671236 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671236 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_control_packet_encoder de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr131_vfr_control_packet_encoder\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "encoder" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108671251 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559108671271 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr131_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108671271 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[8..7\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559108671271 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[5..4\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559108671271 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[2..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559108671271 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[8..7\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559108671271 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[5..4\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559108671271 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[2..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559108671272 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671272 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671272 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671272 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671272 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671272 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671272 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671272 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671272 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671272 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671272 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671272 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671272 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671272 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671272 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671272 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671272 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671273 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671273 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671273 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671273 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671273 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671273 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671273 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671273 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671273 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671273 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671273 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671273 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671273 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671273 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671273 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671273 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671273 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671273 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671273 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108671274 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_stream_output de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr131_common_stream_output\" for hierarchy \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "outputter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108671287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_altpll_qsys de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys " "Elaborating entity \"de2i_150_qsys_altpll_qsys\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "altpll_qsys" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108671304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_altpll_qsys_stdsync_sv6 de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_stdsync_sv6:stdsync2 " "Elaborating entity \"de2i_150_qsys_altpll_qsys_stdsync_sv6\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_stdsync_sv6:stdsync2\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "stdsync2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108671320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_altpll_qsys_dffpipe_l2c de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_stdsync_sv6:stdsync2\|de2i_150_qsys_altpll_qsys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"de2i_150_qsys_altpll_qsys_dffpipe_l2c\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_stdsync_sv6:stdsync2\|de2i_150_qsys_altpll_qsys_dffpipe_l2c:dffpipe3\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "dffpipe3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108671334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_altpll_qsys_altpll_ern2 de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1 " "Elaborating entity \"de2i_150_qsys_altpll_qsys_altpll_ern2\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_altpll_qsys:altpll_qsys\|de2i_150_qsys_altpll_qsys_altpll_ern2:sd1\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" "sd1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108671368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer1_read " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer1_read\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "buffer1_read" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108671381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer_write " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer_write\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "buffer_write" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108671422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_master de2i_150_qsys:u0\|read_master:dma_read_master " "Elaborating entity \"read_master\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "dma_read_master" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108671440 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "read_master.v(719) " "Verilog HDL Case Statement information at read_master.v(719): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 719 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559108671488 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MM_to_ST_Adapter de2i_150_qsys:u0\|read_master:dma_read_master\|MM_to_ST_Adapter:the_MM_to_ST_adapter " "Elaborating entity \"MM_to_ST_Adapter\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|MM_to_ST_Adapter:the_MM_to_ST_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/read_master.v" "the_MM_to_ST_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108671503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/read_master.v" "the_master_to_st_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108671873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108672204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 52 " "Parameter \"lpm_width\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108672204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108672204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108672204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108672204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108672204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108672204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108672204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108672204 ""}  } { { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108672204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0b11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0b11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0b11 " "Found entity 1: scfifo_0b11" {  } { { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108672378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108672378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0b11 de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated " "Elaborating entity \"scfifo_0b11\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108672405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_j211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_j211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_j211 " "Found entity 1: a_dpfifo_j211" {  } { { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108672459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108672459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_j211 de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo " "Elaborating entity \"a_dpfifo_j211\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\"" {  } { { "db/scfifo_0b11.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108672477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1oh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1oh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1oh1 " "Found entity 1: altsyncram_1oh1" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108672624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108672624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1oh1 de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram " "Elaborating entity \"altsyncram_1oh1\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\"" {  } { { "db/a_dpfifo_j211.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108672644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q19.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_q19.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q19 " "Found entity 1: cmpr_q19" {  } { { "db/cmpr_q19.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cmpr_q19.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108673178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108673178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q19 de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cmpr_q19:almost_full_comparer " "Elaborating entity \"cmpr_q19\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cmpr_q19:almost_full_comparer\"" {  } { { "db/a_dpfifo_j211.tdf" "almost_full_comparer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108673199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q19 de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cmpr_q19:three_comparison " "Elaborating entity \"cmpr_q19\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cmpr_q19:three_comparison\"" {  } { { "db/a_dpfifo_j211.tdf" "three_comparison" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108673227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7tb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7tb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7tb " "Found entity 1: cntr_7tb" {  } { { "db/cntr_7tb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_7tb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108673332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108673332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7tb de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cntr_7tb:rd_ptr_msb " "Elaborating entity \"cntr_7tb\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cntr_7tb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_j211.tdf" "rd_ptr_msb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108673358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kt7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kt7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kt7 " "Found entity 1: cntr_kt7" {  } { { "db/cntr_kt7.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_kt7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108673470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108673470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kt7 de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cntr_kt7:usedw_counter " "Elaborating entity \"cntr_kt7\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cntr_kt7:usedw_counter\"" {  } { { "db/a_dpfifo_j211.tdf" "usedw_counter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108673489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8tb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8tb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8tb " "Found entity 1: cntr_8tb" {  } { { "db/cntr_8tb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_8tb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108673589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108673589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8tb de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cntr_8tb:wr_ptr " "Elaborating entity \"cntr_8tb\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|cntr_8tb:wr_ptr\"" {  } { { "db/a_dpfifo_j211.tdf" "wr_ptr" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108673610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_burst_control de2i_150_qsys:u0\|read_master:dma_read_master\|read_burst_control:the_read_burst_control " "Elaborating entity \"read_burst_control\" for hierarchy \"de2i_150_qsys:u0\|read_master:dma_read_master\|read_burst_control:the_read_burst_control\"" {  } { { "de2i_150_qsys/synthesis/submodules/read_master.v" "the_read_burst_control" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108673656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master de2i_150_qsys:u0\|write_master:dma_write_master " "Elaborating entity \"write_master\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "dma_write_master" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108673680 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_master.v(757) " "Verilog HDL Case Statement information at write_master.v(757): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 757 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559108673703 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/write_master.v" "the_st_to_master_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108673984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108674001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 44 " "Parameter \"lpm_width\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674001 ""}  } { { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108674001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1b11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1b11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1b11 " "Found entity 1: scfifo_1b11" {  } { { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_1b11.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108674107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108674107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1b11 de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated " "Elaborating entity \"scfifo_1b11\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108674124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k211 " "Found entity 1: a_dpfifo_k211" {  } { { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k211.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108674156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108674156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k211 de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo " "Elaborating entity \"a_dpfifo_k211\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\"" {  } { { "db/scfifo_1b11.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108674172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3oh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3oh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3oh1 " "Found entity 1: altsyncram_3oh1" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_3oh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108674327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108674327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3oh1 de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram " "Elaborating entity \"altsyncram_3oh1\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\"" {  } { { "db/a_dpfifo_k211.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108674374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ST_to_MM_Adapter de2i_150_qsys:u0\|write_master:dma_write_master\|ST_to_MM_Adapter:the_ST_to_MM_Adapter " "Elaborating entity \"ST_to_MM_Adapter\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\|ST_to_MM_Adapter:the_ST_to_MM_Adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/write_master.v" "the_ST_to_MM_Adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108674633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_enable_generator de2i_150_qsys:u0\|write_master:dma_write_master\|byte_enable_generator:the_byte_enable_generator " "Elaborating entity \"byte_enable_generator\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\|byte_enable_generator:the_byte_enable_generator\"" {  } { { "de2i_150_qsys/synthesis/submodules/write_master.v" "the_byte_enable_generator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108674668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM de2i_150_qsys:u0\|write_master:dma_write_master\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\"" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "the_thirty_two_bit_byteenable_FSM" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108674695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM de2i_150_qsys:u0\|write_master:dma_write_master\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM\"" {  } { { "de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" "lower_sixteen_bit_byteenable_FSM" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108674720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_burst_control de2i_150_qsys:u0\|write_master:dma_write_master\|write_burst_control:the_write_burst_control " "Elaborating entity \"write_burst_control\" for hierarchy \"de2i_150_qsys:u0\|write_master:dma_write_master\|write_burst_control:the_write_burst_control\"" {  } { { "de2i_150_qsys/synthesis/submodules/write_master.v" "the_write_burst_control" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108674761 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_burst_control.v(268) " "Verilog HDL Case Statement information at write_burst_control.v(268): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/write_burst_control.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_burst_control.v" 268 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559108674765 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|write_burst_control:the_write_burst_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip de2i_150_qsys:u0\|gaussian_ip:image_fusion " "Elaborating entity \"gaussian_ip\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "image_fusion" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108674780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0 " "Elaborating entity \"gaussian_ip_GN\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\"" {  } { { "de2i_150_qsys/synthesis/submodules/gaussian_ip.vhd" "\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/gaussian_ip.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108674796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNN7TLRCSZ de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNN7TLRCSZ\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" "clock_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108674820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Elaborating entity \"LPM_FF\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "aclr_delay" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108674902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108674911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674911 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108674911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Elaborating entity \"LPM_FF\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "aclr_delay2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108674940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108674942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108674942 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108674942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN37ALZBS4 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GN37ALZBS4:source_ready_0 " "Elaborating entity \"alt_dspbuilder_port_GN37ALZBS4\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GN37ALZBS4:source_ready_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" "source_ready_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108674969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNIIOZRPJD de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_bus_concat_GNIIOZRPJD:bus_concatenation " "Elaborating entity \"alt_dspbuilder_bus_concat_GNIIOZRPJD\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_bus_concat_GNIIOZRPJD:bus_concatenation\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" "bus_concatenation" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108675001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNFUB4HAXG de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_multiplexer_GNFUB4HAXG:multiplexer2 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNFUB4HAXG\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_multiplexer_GNFUB4HAXG:multiplexer2\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" "multiplexer2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108675036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_multiplexer_GNFUB4HAXG:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_multiplexer_GNFUB4HAXG:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNFUB4HAXG.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNFUB4HAXG.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108675056 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108675057 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|alt_dspbuilder_multiplexer_GNFUB4HAXG:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_multiplexer_GNFUB4HAXG:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_multiplexer_GNFUB4HAXG:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108675155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_multiplexer_GNFUB4HAXG:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_multiplexer_GNFUB4HAXG:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108675169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_multiplexer_GNFUB4HAXG:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_multiplexer_GNFUB4HAXG:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108675169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108675169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108675169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108675169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108675169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108675169 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108675169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_uce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_uce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_uce " "Found entity 1: mux_uce" {  } { { "db/mux_uce.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/mux_uce.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108675255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108675255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_uce de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_multiplexer_GNFUB4HAXG:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_uce:auto_generated " "Elaborating entity \"mux_uce\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_multiplexer_GNFUB4HAXG:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_uce:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108675263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gnd_GN de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_gnd_GN:multiplexer2user_aclrgnd " "Elaborating entity \"alt_dspbuilder_gnd_GN\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_gnd_GN:multiplexer2user_aclrgnd\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" "multiplexer2user_aclrgnd" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108675301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_vcc_GN de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_vcc_GN:multiplexer2enavcc " "Elaborating entity \"alt_dspbuilder_vcc_GN\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_vcc_GN:multiplexer2enavcc\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" "multiplexer2enavcc" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108675485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNA5S4SQDN de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GNA5S4SQDN:sink_data2_0 " "Elaborating entity \"alt_dspbuilder_port_GNA5S4SQDN\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GNA5S4SQDN:sink_data2_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" "sink_data2_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108675499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN6TDLHAW6 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GN6TDLHAW6:switch_0 " "Elaborating entity \"alt_dspbuilder_port_GN6TDLHAW6\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GN6TDLHAW6:switch_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" "switch_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108675549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNOC3SGKQJ de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GNOC3SGKQJ:source_data_0 " "Elaborating entity \"alt_dspbuilder_port_GNOC3SGKQJ\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GNOC3SGKQJ:source_data_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" "source_data_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108675618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" "gaussian_ip_fusion_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108675655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNQFU4PUDH de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNQFU4PUDH\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "clock_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108675756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNXAOKDYKC de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_port_GNXAOKDYKC:eof_out_0 " "Elaborating entity \"alt_dspbuilder_port_GNXAOKDYKC\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_port_GNXAOKDYKC:eof_out_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "eof_out_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108675797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNWZZP2IFI de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer " "Elaborating entity \"alt_dspbuilder_multiplexer_GNWZZP2IFI\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "multiplexer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108675825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108675845 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108675862 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108675891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108675928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108675928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108675928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108675928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108675928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108675928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108675928 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108675928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sce " "Found entity 1: mux_sce" {  } { { "db/mux_sce.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/mux_sce.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108676031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108676031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sce de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_sce:auto_generated " "Elaborating entity \"mux_sce\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_sce:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108676040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN6SFEINY6 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GN6SFEINY6:constant25 " "Elaborating entity \"alt_dspbuilder_constant_GN6SFEINY6\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GN6SFEINY6:constant25\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant25" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108676238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GN4HTUTWRG de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GN4HTUTWRG\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108676277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108676300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gsn:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108676494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108676510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108676510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108676510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108676510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108676510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108676510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108676510 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108676510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ipk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ipk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ipk " "Found entity 1: add_sub_ipk" {  } { { "db/add_sub_ipk.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/add_sub_ipk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108676630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108676630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ipk de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_ipk:auto_generated " "Elaborating entity \"add_sub_ipk\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_ipk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108676642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GN7KC3ZSDB de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay5 " "Elaborating entity \"alt_dspbuilder_memdelay_GN7KC3ZSDB\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay5\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "memory_delay5" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108676781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay5\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay5\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108676847 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108676854 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559108676854 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108676895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNR55NYJWV de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GNR55NYJWV\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108676941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108676951 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108676953 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_comparator_GN:comparator2 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_comparator_GN:comparator2\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "comparator2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNC5NOVIJT de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNC5NOVIJT:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNC5NOVIJT\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNC5NOVIJT:constant2\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNSVSRQZMI de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNSVSRQZMI:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNSVSRQZMI\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNSVSRQZMI:constant3\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN5IRMZXKK de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GN5IRMZXKK:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GN5IRMZXKK\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GN5IRMZXKK:constant1\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNKLOJ6ING de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_bus_concat_GNKLOJ6ING:bus_concatenation1 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNKLOJ6ING\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_bus_concat_GNKLOJ6ING:bus_concatenation1\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "bus_concatenation1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNK57PM5EK de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNK57PM5EK:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GNK57PM5EK\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNK57PM5EK:constant4\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant4" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNT3M75IMA de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNT3M75IMA\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677190 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108677193 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1559108677193 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNSSYS4J5R de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_port_GNSSYS4J5R:pixel_out_0 " "Elaborating entity \"alt_dspbuilder_port_GNSSYS4J5R\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_port_GNSSYS4J5R:pixel_out_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "pixel_out_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "gaussian_ip_fusion_decomposition_3_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd(219) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd(219): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108677260 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677321 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd(550) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd(550): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 550 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108677324 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNAQNCFVSG de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GNAQNCFVSG:constant24 " "Elaborating entity \"alt_dspbuilder_constant_GNAQNCFVSG\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GNAQNCFVSG:constant24\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "constant24" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNMDMEZDYK de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay " "Elaborating entity \"alt_dspbuilder_delay_GNMDMEZDYK\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "delay" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNMDMEZDYK.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNMDMEZDYK.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bus_op_GNDCD7XEX3 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_logical_bus_op_GNDCD7XEX3:logical_bus_operator " "Elaborating entity \"alt_dspbuilder_logical_bus_op_GNDCD7XEX3\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_logical_bus_op_GNDCD7XEX3:logical_bus_operator\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "logical_bus_operator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBusLogical de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_logical_bus_op_GNDCD7XEX3:logical_bus_operator\|alt_dspbuilder_SBusLogical:LogicalBusOperatori " "Elaborating entity \"alt_dspbuilder_SBusLogical\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_logical_bus_op_GNDCD7XEX3:logical_bus_operator\|alt_dspbuilder_SBusLogical:LogicalBusOperatori\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_GNDCD7XEX3.vhd" "LogicalBusOperatori" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_GNDCD7XEX3.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677583 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busmask alt_dspbuilder_SBusLogical.vhd(43) " "Verilog HDL or VHDL warning at alt_dspbuilder_SBusLogical.vhd(43): object \"busmask\" assigned a value but never read" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBusLogical.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108677586 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0|alt_dspbuilder_logical_bus_op_GNDCD7XEX3:logical_bus_operator|alt_dspbuilder_SBusLogical:LogicalBusOperatori"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNUH534PHC de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24 " "Elaborating entity \"alt_dspbuilder_multiplier_GNUH534PHC\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "multiplier24" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplier_GNUH534PHC.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_multiplier_GNUH534PHC.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108677737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108677737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108677737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108677737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108677737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 16 " "Parameter \"LPM_PIPELINE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108677737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108677737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=NO " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108677737 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108677737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_alt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_alt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_alt " "Found entity 1: mult_alt" {  } { { "db/mult_alt.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/mult_alt.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108677903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108677903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_alt de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_alt:auto_generated " "Elaborating entity \"mult_alt\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_alt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108677912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bus_op_GNGAQFHY4S de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_logical_bus_op_GNGAQFHY4S:logical_bus_operator8 " "Elaborating entity \"alt_dspbuilder_logical_bus_op_GNGAQFHY4S\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_logical_bus_op_GNGAQFHY4S:logical_bus_operator8\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "logical_bus_operator8" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108678055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBusLogical de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_logical_bus_op_GNGAQFHY4S:logical_bus_operator8\|alt_dspbuilder_SBusLogical:LogicalBusOperatori " "Elaborating entity \"alt_dspbuilder_SBusLogical\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_logical_bus_op_GNGAQFHY4S:logical_bus_operator8\|alt_dspbuilder_SBusLogical:LogicalBusOperatori\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_GNGAQFHY4S.vhd" "LogicalBusOperatori" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_GNGAQFHY4S.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108678077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busmask alt_dspbuilder_SBusLogical.vhd(43) " "Verilog HDL or VHDL warning at alt_dspbuilder_SBusLogical.vhd(43): object \"busmask\" assigned a value but never read" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBusLogical.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108678090 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0|alt_dspbuilder_logical_bus_op_GNGAQFHY4S:logical_bus_operator8|alt_dspbuilder_SBusLogical:LogicalBusOperatori"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gain_GNIIRYXGEV de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain " "Elaborating entity \"alt_dspbuilder_gain_GNIIRYXGEV\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "gain" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108678261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_CST_MULT de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0 " "Elaborating entity \"alt_dspbuilder_CST_MULT\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNIIRYXGEV.vhd" "U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNIIRYXGEV.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108678271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "\\gg:gp:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108678322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108678339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108678339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108678339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108678339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108678339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108678339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 3 " "Parameter \"LPM_PIPELINE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108678339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108678339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108678339 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108678339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108678560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108678570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108678687 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108678690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108678725 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\] de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108678740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tsi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tsi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tsi " "Found entity 1: add_sub_tsi" {  } { { "db/add_sub_tsi.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/add_sub_tsi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108678861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108678861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tsi de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\|add_sub_tsi:auto_generated " "Elaborating entity \"add_sub_tsi\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\|add_sub_tsi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108678889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Elaborating entity \"mpar_add\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108678995 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108679047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108679084 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\] de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108679086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6oh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6oh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6oh " "Found entity 1: add_sub_6oh" {  } { { "db/add_sub_6oh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/add_sub_6oh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108679211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108679211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6oh de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\|add_sub_6oh:auto_generated " "Elaborating entity \"add_sub_6oh\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\|add_sub_6oh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108679244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108679604 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108679641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_BEXT de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0 " "Elaborating entity \"alt_dspbuilder_BEXT\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "\\gg:BEXT0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108679675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_BEXT.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_BEXT.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108679690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNSPCBEWTM de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNSPCBEWTM:delay20 " "Elaborating entity \"alt_dspbuilder_delay_GNSPCBEWTM\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNSPCBEWTM:delay20\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "delay20" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108679724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNSPCBEWTM:delay20\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNSPCBEWTM:delay20\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNSPCBEWTM.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNSPCBEWTM.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108679738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNSPCBEWTM:delay20\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNSPCBEWTM:delay20\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108679772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNHH4N4SYH de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNHH4N4SYH:delay21 " "Elaborating entity \"alt_dspbuilder_delay_GNHH4N4SYH\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNHH4N4SYH:delay21\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "delay21" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108679828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNHH4N4SYH:delay21\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNHH4N4SYH:delay21\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNHH4N4SYH.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNHH4N4SYH.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108679851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNY2JEH574 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNY2JEH574\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108679903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_round_GNWBUVGWWO de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_round_GNWBUVGWWO:round " "Elaborating entity \"alt_dspbuilder_round_GNWBUVGWWO\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_round_GNWBUVGWWO:round\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "round" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108680066 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_i alt_dspbuilder_round_GNWBUVGWWO.vhd(29) " "Verilog HDL or VHDL warning at alt_dspbuilder_round_GNWBUVGWWO.vhd(29): object \"reset_i\" assigned a value but never read" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108680087 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0|alt_dspbuilder_round_GNWBUVGWWO:round"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gain_GNBM7YKIKA de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5 " "Elaborating entity \"alt_dspbuilder_gain_GNBM7YKIKA\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "gain5" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108680128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_CST_MULT de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0 " "Elaborating entity \"alt_dspbuilder_CST_MULT\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNBM7YKIKA.vhd" "U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNBM7YKIKA.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108680155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "\\gg:gp:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108680188 ""}
{ "Info" "ITDFX_ASSERTION" "Value of LPM_PIPELINE (LATENCY) parameter (5) should be lower -- use 2 for best performance/utilization " "Assertion information: Value of LPM_PIPELINE (LATENCY) parameter (5) should be lower -- use 2 for best performance/utilization" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 407 3 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNBM7YKIKA.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNBM7YKIKA.vhd" 58 0 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1276 0 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 270 0 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 785 0 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" 196 0 0 } } { "de2i_150_qsys/synthesis/submodules/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/gaussian_ip.vhd" 60 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 602 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 440 0 0 } }  } 0 287000 "Assertion information: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108680206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108680207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108680207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108680207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108680207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108680207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108680207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 5 " "Parameter \"LPM_PIPELINE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108680207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108680207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108680207 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108680207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108680252 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108680267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108680335 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108680337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108680372 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\] de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108680375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6ui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6ui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6ui " "Found entity 1: add_sub_6ui" {  } { { "db/add_sub_6ui.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/add_sub_6ui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108680471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108680471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6ui de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\|add_sub_6ui:auto_generated " "Elaborating entity \"add_sub_6ui\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\|add_sub_6ui:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108680490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Elaborating entity \"mpar_add\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108680542 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108680557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108680593 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\] de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108680614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8oh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8oh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8oh " "Found entity 1: add_sub_8oh" {  } { { "db/add_sub_8oh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/add_sub_8oh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108680707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108680707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8oh de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\|add_sub_8oh:auto_generated " "Elaborating entity \"add_sub_8oh\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\|add_sub_8oh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108680729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108680836 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108681173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_BEXT de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0 " "Elaborating entity \"alt_dspbuilder_BEXT\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "\\gg:BEXT0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108681205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_BEXT.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_BEXT.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108681221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GN2KYXQF4S de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GN2KYXQF4S:delay11 " "Elaborating entity \"alt_dspbuilder_delay_GN2KYXQF4S\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GN2KYXQF4S:delay11\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "delay11" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108681580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GN2KYXQF4S:delay11\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GN2KYXQF4S:delay11\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GN2KYXQF4S.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GN2KYXQF4S.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108681587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gain_GNVY67KVH4 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4 " "Elaborating entity \"alt_dspbuilder_gain_GNVY67KVH4\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "gain4" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108681963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_CST_MULT de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0 " "Elaborating entity \"alt_dspbuilder_CST_MULT\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNVY67KVH4.vhd" "U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNVY67KVH4.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108681972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "\\gg:gp:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108682018 ""}
{ "Info" "ITDFX_ASSERTION" "Value of LPM_PIPELINE (LATENCY) parameter (6) should be lower -- use 2 for best performance/utilization " "Assertion information: Value of LPM_PIPELINE (LATENCY) parameter (6) should be lower -- use 2 for best performance/utilization" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 407 3 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNVY67KVH4.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_gain_GNVY67KVH4.vhd" 58 0 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1386 0 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 270 0 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 785 0 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" 196 0 0 } } { "de2i_150_qsys/synthesis/submodules/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/gaussian_ip.vhd" 60 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 602 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 440 0 0 } }  } 0 287000 "Assertion information: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108682035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108682036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108682036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108682036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108682036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108682036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108682036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 6 " "Parameter \"LPM_PIPELINE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108682036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108682036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108682036 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108682036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108682067 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108682087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108682136 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108682148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108682179 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\] de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108682196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7ui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ui " "Found entity 1: add_sub_7ui" {  } { { "db/add_sub_7ui.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/add_sub_7ui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108682290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108682290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7ui de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\|add_sub_7ui:auto_generated " "Elaborating entity \"add_sub_7ui\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\|add_sub_7ui:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108682310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Elaborating entity \"mpar_add\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108682383 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108682394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108682431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\] de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108682434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9oh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9oh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9oh " "Found entity 1: add_sub_9oh" {  } { { "db/add_sub_9oh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/add_sub_9oh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108682526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108682526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9oh de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\|add_sub_9oh:auto_generated " "Elaborating entity \"add_sub_9oh\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\|add_sub_9oh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108682550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108682668 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108682690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_BEXT de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0 " "Elaborating entity \"alt_dspbuilder_BEXT\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" "\\gg:BEXT0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108682721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_BEXT.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_BEXT.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108683165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNRFXUS4HJ de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNRFXUS4HJ\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "parallel_adder_subtractor" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108683550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" "adder_1_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108683591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108683626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108683638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108683638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108683638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108683638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108683638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108683638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108683638 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108683638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p1i " "Found entity 1: add_sub_p1i" {  } { { "db/add_sub_p1i.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/add_sub_p1i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108683734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108683734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p1i de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_p1i:auto_generated " "Elaborating entity \"add_sub_p1i\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_p1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108683742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" "adder_2_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108684584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108684653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108684665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108684665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108684665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108684665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108684665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108684665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108684665 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108684665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q1i " "Found entity 1: add_sub_q1i" {  } { { "db/add_sub_q1i.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/add_sub_q1i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108684757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108684757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q1i de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_q1i:auto_generated " "Elaborating entity \"add_sub_q1i\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_q1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108684767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" "adder_3_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108685218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108685266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108685290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108685290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108685290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108685290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108685290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108685290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108685290 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108685290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t1i " "Found entity 1: add_sub_t1i" {  } { { "db/add_sub_t1i.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/add_sub_t1i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108685384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108685384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t1i de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_t1i:auto_generated " "Elaborating entity \"add_sub_t1i\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_t1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108685393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" "adder_4_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108685620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108685653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108685673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108685673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108685673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108685673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108685673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108685673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108685673 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108685673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j1i " "Found entity 1: add_sub_j1i" {  } { { "db/add_sub_j1i.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/add_sub_j1i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108685766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108685766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j1i de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_j1i:auto_generated " "Elaborating entity \"add_sub_j1i\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_j1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108685775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" "adder_5_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108685878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108685900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108685903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108685903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108685903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108685903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108685903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108685903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108685903 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108685903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n1i " "Found entity 1: add_sub_n1i" {  } { { "db/add_sub_n1i.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/add_sub_n1i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108685996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108685996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n1i de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_n1i:auto_generated " "Elaborating entity \"add_sub_n1i\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_n1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108686007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNALDIUCHM de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNALDIUCHM:delay15 " "Elaborating entity \"alt_dspbuilder_delay_GNALDIUCHM\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNALDIUCHM:delay15\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "delay15" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108686625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNALDIUCHM:delay15\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNALDIUCHM:delay15\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNALDIUCHM.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNALDIUCHM.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108686632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNALDIUCHM:delay15\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNALDIUCHM:delay15\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108686639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNOQUXON7R de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNOQUXON7R\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108687488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNOQUXON7R.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNOQUXON7R.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108687529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108687727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108687744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 27 " "Parameter \"tap_distance\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108687744 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108687744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_mgv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_mgv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_mgv " "Found entity 1: shift_taps_mgv" {  } { { "db/shift_taps_mgv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_mgv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108687833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108687833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_mgv de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mgv:auto_generated " "Elaborating entity \"shift_taps_mgv\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mgv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108687841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f7d1 " "Found entity 1: altsyncram_f7d1" {  } { { "db/altsyncram_f7d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_f7d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108687920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108687920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f7d1 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mgv:auto_generated\|altsyncram_f7d1:altsyncram2 " "Elaborating entity \"altsyncram_f7d1\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mgv:auto_generated\|altsyncram_f7d1:altsyncram2\"" {  } { { "db/shift_taps_mgv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_mgv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108687933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nuf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nuf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nuf " "Found entity 1: cntr_nuf" {  } { { "db/cntr_nuf.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_nuf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108688015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108688015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nuf de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mgv:auto_generated\|cntr_nuf:cntr1 " "Elaborating entity \"cntr_nuf\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mgv:auto_generated\|cntr_nuf:cntr1\"" {  } { { "db/shift_taps_mgv.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_mgv.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkc " "Found entity 1: cmpr_lkc" {  } { { "db/cmpr_lkc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cmpr_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108688106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108688106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lkc de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mgv:auto_generated\|cntr_nuf:cntr1\|cmpr_lkc:cmpr6 " "Elaborating entity \"cmpr_lkc\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mgv:auto_generated\|cntr_nuf:cntr1\|cmpr_lkc:cmpr6\"" {  } { { "db/cntr_nuf.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_nuf.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_deh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_deh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_deh " "Found entity 1: cntr_deh" {  } { { "db/cntr_deh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_deh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108688222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108688222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_deh de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mgv:auto_generated\|cntr_deh:cntr3 " "Elaborating entity \"cntr_deh\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_mgv:auto_generated\|cntr_deh:cntr3\"" {  } { { "db/shift_taps_mgv.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_mgv.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNUW2C7J4Q de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast0 " "Elaborating entity \"alt_dspbuilder_cast_GNUW2C7J4Q\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast0\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast0\|alt_dspbuilder_SBF:Outputi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNNDZ2WJEB de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast9 " "Elaborating entity \"alt_dspbuilder_cast_GNNDZ2WJEB\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast9\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast9" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast9\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast9\|alt_dspbuilder_SBF:Outputi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNUJN4ENCM de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUJN4ENCM:cast14 " "Elaborating entity \"alt_dspbuilder_cast_GNUJN4ENCM\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUJN4ENCM:cast14\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast14" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUJN4ENCM:cast14\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUJN4ENCM:cast14\|alt_dspbuilder_SBF:Outputi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNUJN4ENCM.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNUJN4ENCM.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNBZR5PMEK de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast21 " "Elaborating entity \"alt_dspbuilder_cast_GNBZR5PMEK\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast21\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast21" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast21\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast21\|alt_dspbuilder_SBF:Outputi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN4Q52ZVBU de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GN4Q52ZVBU:cast22 " "Elaborating entity \"alt_dspbuilder_cast_GN4Q52ZVBU\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GN4Q52ZVBU:cast22\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast22" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GN4Q52ZVBU:cast22\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GN4Q52ZVBU:cast22\|alt_dspbuilder_SBF:Outputi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN4Q52ZVBU.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN4Q52ZVBU.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GN4Q52ZVBU:cast22\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GN4Q52ZVBU:cast22\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNT75CKW5G de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNT75CKW5G:cast23 " "Elaborating entity \"alt_dspbuilder_cast_GNT75CKW5G\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNT75CKW5G:cast23\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast23" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNT75CKW5G:cast23\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNT75CKW5G:cast23\|alt_dspbuilder_SBF:Outputi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNT75CKW5G.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNT75CKW5G.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSGOYMYTM de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNSGOYMYTM:cast24 " "Elaborating entity \"alt_dspbuilder_cast_GNSGOYMYTM\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNSGOYMYTM:cast24\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast24" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNSGOYMYTM:cast24\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNSGOYMYTM:cast24\|alt_dspbuilder_SBF:Outputi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNSGOYMYTM.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNSGOYMYTM.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNSGOYMYTM:cast24\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNSGOYMYTM:cast24\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNYETX3347 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNYETX3347:cast25 " "Elaborating entity \"alt_dspbuilder_cast_GNYETX3347\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNYETX3347:cast25\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast25" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNYETX3347:cast25\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNYETX3347:cast25\|alt_dspbuilder_SBF:Outputi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNYETX3347.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNYETX3347.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNPGJSMS3Z de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNPGJSMS3Z:cast29 " "Elaborating entity \"alt_dspbuilder_cast_GNPGJSMS3Z\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNPGJSMS3Z:cast29\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast29" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNZCDPTGZG de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZCDPTGZG:cast30 " "Elaborating entity \"alt_dspbuilder_cast_GNZCDPTGZG\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZCDPTGZG:cast30\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast30" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZCDPTGZG:cast30\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZCDPTGZG:cast30\|alt_dspbuilder_SBF:Outputi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNZCDPTGZG.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNZCDPTGZG.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108688943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNCXFD7TYZ de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNCXFD7TYZ:cast47 " "Elaborating entity \"alt_dspbuilder_cast_GNCXFD7TYZ\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNCXFD7TYZ:cast47\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast47" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108689110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNCXFD7TYZ:cast47\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNCXFD7TYZ:cast47\|alt_dspbuilder_SBF:Outputi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNCXFD7TYZ.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNCXFD7TYZ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108689129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNCXFD7TYZ:cast47\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNCXFD7TYZ:cast47\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108689143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "gaussian_ip_fusion_decomposition_3_generate_signals_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108689176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GN2NX2BYYS de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GN2NX2BYYS\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108689225 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GN2NX2BYYS.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GN2NX2BYYS.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559108689252 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0|alt_dspbuilder_counter_GN2NX2BYYS:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108689399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108689419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108689419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 656 " "Parameter \"LPM_MODULUS\" = \"656\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108689419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108689419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108689419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108689419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108689419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108689419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108689419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108689419 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108689419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_htn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_htn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_htn " "Found entity 1: cntr_htn" {  } { { "db/cntr_htn.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_htn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108689523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108689523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_htn de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\|cntr_htn:auto_generated " "Elaborating entity \"cntr_htn\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\|cntr_htn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108689533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1mc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1mc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1mc " "Found entity 1: cmpr_1mc" {  } { { "db/cmpr_1mc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cmpr_1mc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108689610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108689610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1mc de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\|cntr_htn:auto_generated\|cmpr_1mc:cmpr1 " "Elaborating entity \"cmpr_1mc\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\|cntr_htn:auto_generated\|cmpr_1mc:cmpr1\"" {  } { { "db/cntr_htn.tdf" "cmpr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_htn.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108689622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108689694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator1 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator1\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108689716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GN23RXZ44L de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter " "Elaborating entity \"alt_dspbuilder_counter_GN23RXZ44L\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "counter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108689728 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GN23RXZ44L.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GN23RXZ44L.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559108689742 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0|alt_dspbuilder_counter_GN23RXZ44L:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter\|LPM_COUNTER:Counteri\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108689761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter\|LPM_COUNTER:Counteri\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108689778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108689778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 31 " "Parameter \"LPM_MODULUS\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108689778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108689778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108689778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108689778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108689778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108689778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108689778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108689778 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108689778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jqn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jqn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jqn " "Found entity 1: cntr_jqn" {  } { { "db/cntr_jqn.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_jqn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108689882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108689882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jqn de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter\|LPM_COUNTER:Counteri\|cntr_jqn:auto_generated " "Elaborating entity \"cntr_jqn\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter\|LPM_COUNTER:Counteri\|cntr_jqn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108689891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator5" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108689956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator3 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator3\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108689976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNA5ZFEL7V de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNA5ZFEL7V\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "logical_bit_operator1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108689987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108689993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrBitPropagate de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrBitPropagate\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBitLogical.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBitLogical.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNYMSBQTJ6 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNYMSBQTJ6\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "logical_bit_operator2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNG6VDU3DQ de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GNG6VDU3DQ\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690089 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNG6VDU3DQ.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNG6VDU3DQ.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559108690091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108690131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 496 " "Parameter \"LPM_MODULUS\" = \"496\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108690131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108690131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108690131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108690131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108690131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108690131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108690131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108690131 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108690131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_itn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_itn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_itn " "Found entity 1: cntr_itn" {  } { { "db/cntr_itn.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_itn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108690236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108690236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_itn de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\|cntr_itn:auto_generated " "Elaborating entity \"cntr_itn\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\|cntr_itn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN62FE4KJQ de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GN62FE4KJQ:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GN62FE4KJQ\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GN62FE4KJQ:constant2\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNI74KESCB de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNI74KESCB:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNI74KESCB\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNI74KESCB:constant3\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator6" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNTUBS3C3C de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNTUBS3C3C:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNTUBS3C3C\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNTUBS3C3C:constant1\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GN5A3KLAEC de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GN5A3KLAEC\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "logical_bit_operator7" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNT6G46T4K de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNT6G46T4K:constant8 " "Elaborating entity \"alt_dspbuilder_constant_GNT6G46T4K\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNT6G46T4K:constant8\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant8" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNWOVRDP5F de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNWOVRDP5F:constant9 " "Elaborating entity \"alt_dspbuilder_constant_GNWOVRDP5F\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNWOVRDP5F:constant9\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant9" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNGDSJMYAA de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNGDSJMYAA:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GNGDSJMYAA\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNGDSJMYAA:constant6\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNPD64ZOE3 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNPD64ZOE3:constant7 " "Elaborating entity \"alt_dspbuilder_constant_GNPD64ZOE3\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNPD64ZOE3:constant7\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant7" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNSY7ZR6JL de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNSY7ZR6JL:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GNSY7ZR6JL\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNSY7ZR6JL:constant4\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant4" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5D52DF5S de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast49 " "Elaborating entity \"alt_dspbuilder_cast_GN5D52DF5S\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast49\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "cast49" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast49\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast49\|alt_dspbuilder_SBF:Outputi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNNBSPPAI5 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast55 " "Elaborating entity \"alt_dspbuilder_cast_GNNBSPPAI5\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast55\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "cast55" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast55\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast55\|alt_dspbuilder_SBF:Outputi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast55\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast55\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNWC3A6ZFD de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNWC3A6ZFD\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNWC3A6ZFD.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNWC3A6ZFD.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108690921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108691101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108691107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108691107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108691107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108691107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 5286 " "Parameter \"tap_distance\" = \"5286\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108691107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108691107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108691107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108691107 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108691107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2kv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2kv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2kv " "Found entity 1: shift_taps_2kv" {  } { { "db/shift_taps_2kv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_2kv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108691193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108691193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_2kv de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2kv:auto_generated " "Elaborating entity \"shift_taps_2kv\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2kv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108691204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5hd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5hd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5hd1 " "Found entity 1: altsyncram_5hd1" {  } { { "db/altsyncram_5hd1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_5hd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108691294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108691294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5hd1 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2kv:auto_generated\|altsyncram_5hd1:altsyncram2 " "Elaborating entity \"altsyncram_5hd1\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2kv:auto_generated\|altsyncram_5hd1:altsyncram2\"" {  } { { "db/shift_taps_2kv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_2kv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108691306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i3g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i3g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i3g " "Found entity 1: cntr_i3g" {  } { { "db/cntr_i3g.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_i3g.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108691397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108691397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i3g de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2kv:auto_generated\|cntr_i3g:cntr1 " "Elaborating entity \"cntr_i3g\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2kv:auto_generated\|cntr_i3g:cntr1\"" {  } { { "db/shift_taps_2kv.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_2kv.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108691410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4mc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4mc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4mc " "Found entity 1: cmpr_4mc" {  } { { "db/cmpr_4mc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cmpr_4mc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108691495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108691495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4mc de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2kv:auto_generated\|cntr_i3g:cntr1\|cmpr_4mc:cmpr6 " "Elaborating entity \"cmpr_4mc\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2kv:auto_generated\|cntr_i3g:cntr1\|cmpr_4mc:cmpr6\"" {  } { { "db/cntr_i3g.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_i3g.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108691517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8jh " "Found entity 1: cntr_8jh" {  } { { "db/cntr_8jh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_8jh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108691608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108691608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8jh de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2kv:auto_generated\|cntr_8jh:cntr3 " "Elaborating entity \"cntr_8jh\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNWC3A6ZFD:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_2kv:auto_generated\|cntr_8jh:cntr3\"" {  } { { "db/shift_taps_2kv.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_2kv.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108691622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNXMJOJMJV de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNXMJOJMJV\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108691709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108691717 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108691720 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_round_GNDZO35HDL de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_round_GNDZO35HDL:round " "Elaborating entity \"alt_dspbuilder_round_GNDZO35HDL\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_round_GNDZO35HDL:round\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "round" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108691731 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_i alt_dspbuilder_round_GNDZO35HDL.vhd(29) " "Verilog HDL or VHDL warning at alt_dspbuilder_round_GNDZO35HDL.vhd(29): object \"reset_i\" assigned a value but never read" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_round_GNDZO35HDL.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_round_GNDZO35HDL.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108691743 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|alt_dspbuilder_round_GNDZO35HDL:round"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "gaussian_ip_fusion_decomposition_3_accumulate_diff_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108691770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNE2RSMKSX de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNE2RSMKSX\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108691890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNE2RSMKSX.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNE2RSMKSX.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108691897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108692028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108692044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108692044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108692044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108692044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 5285 " "Parameter \"tap_distance\" = \"5285\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108692044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108692044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108692044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108692044 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108692044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_blv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_blv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_blv " "Found entity 1: shift_taps_blv" {  } { { "db/shift_taps_blv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_blv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108692129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108692129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_blv de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_blv:auto_generated " "Elaborating entity \"shift_taps_blv\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_blv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108692140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ljd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ljd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ljd1 " "Found entity 1: altsyncram_ljd1" {  } { { "db/altsyncram_ljd1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_ljd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108692221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108692221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ljd1 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_blv:auto_generated\|altsyncram_ljd1:altsyncram2 " "Elaborating entity \"altsyncram_ljd1\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_blv:auto_generated\|altsyncram_ljd1:altsyncram2\"" {  } { { "db/shift_taps_blv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_blv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108692234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h3g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h3g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h3g " "Found entity 1: cntr_h3g" {  } { { "db/cntr_h3g.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_h3g.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108692317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108692317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h3g de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_blv:auto_generated\|cntr_h3g:cntr1 " "Elaborating entity \"cntr_h3g\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_blv:auto_generated\|cntr_h3g:cntr1\"" {  } { { "db/shift_taps_blv.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_blv.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108692329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7jh " "Found entity 1: cntr_7jh" {  } { { "db/cntr_7jh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_7jh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108692456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108692456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7jh de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_blv:auto_generated\|cntr_7jh:cntr3 " "Elaborating entity \"cntr_7jh\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_blv:auto_generated\|cntr_7jh:cntr3\"" {  } { { "db/shift_taps_blv.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_blv.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108692470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "gaussian_ip_fusion_decomposition_3_line_buffer_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108692516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GN53FGQEY3 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay " "Elaborating entity \"alt_dspbuilder_delay_GN53FGQEY3\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "delay" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108692560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108692576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNB2ILTO6J de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20 " "Elaborating entity \"alt_dspbuilder_delay_GNB2ILTO6J\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "delay20" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108692693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108692700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNOSZN6L7S de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GNOSZN6L7S\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108692741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108692753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108692891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108692919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108692920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108692920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108692920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 2608 " "Parameter \"tap_distance\" = \"2608\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108692920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108692920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108692920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108692920 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108692920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_tjv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_tjv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_tjv " "Found entity 1: shift_taps_tjv" {  } { { "db/shift_taps_tjv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_tjv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108693177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108693177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_tjv de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_tjv:auto_generated " "Elaborating entity \"shift_taps_tjv\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_tjv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108693187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgd1 " "Found entity 1: altsyncram_pgd1" {  } { { "db/altsyncram_pgd1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_pgd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108693290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108693290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgd1 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_tjv:auto_generated\|altsyncram_pgd1:altsyncram2 " "Elaborating entity \"altsyncram_pgd1\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_tjv:auto_generated\|altsyncram_pgd1:altsyncram2\"" {  } { { "db/shift_taps_tjv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_tjv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108693303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c3g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c3g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c3g " "Found entity 1: cntr_c3g" {  } { { "db/cntr_c3g.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_c3g.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108693383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108693383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c3g de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_tjv:auto_generated\|cntr_c3g:cntr1 " "Elaborating entity \"cntr_c3g\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_tjv:auto_generated\|cntr_c3g:cntr1\"" {  } { { "db/shift_taps_tjv.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_tjv.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108693395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3mc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3mc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3mc " "Found entity 1: cmpr_3mc" {  } { { "db/cmpr_3mc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cmpr_3mc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108693478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108693478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3mc de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_tjv:auto_generated\|cntr_c3g:cntr1\|cmpr_3mc:cmpr6 " "Elaborating entity \"cmpr_3mc\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_tjv:auto_generated\|cntr_c3g:cntr1\|cmpr_3mc:cmpr6\"" {  } { { "db/cntr_c3g.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_c3g.tdf" 95 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108693498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2jh " "Found entity 1: cntr_2jh" {  } { { "db/cntr_2jh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_2jh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108693578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108693578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2jh de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_tjv:auto_generated\|cntr_2jh:cntr3 " "Elaborating entity \"cntr_2jh\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_tjv:auto_generated\|cntr_2jh:cntr3\"" {  } { { "db/shift_taps_tjv.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_tjv.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108693591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "gaussian_ip_fusion_decomposition_1_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108694862 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd(190) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd(190): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108694863 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108694905 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd(557) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd(557): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" 557 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108694907 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "gaussian_ip_fusion_decomposition_1_generate_signals_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108701567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNTJQADYIY de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GNTJQADYIY\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108701622 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNTJQADYIY.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNTJQADYIY.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559108701638 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0|alt_dspbuilder_counter_GNTJQADYIY:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108701656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108701681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108701682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 668 " "Parameter \"LPM_MODULUS\" = \"668\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108701682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108701682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108701682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108701682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108701682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108701682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108701682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108701682 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108701682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ktn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ktn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ktn " "Found entity 1: cntr_ktn" {  } { { "db/cntr_ktn.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_ktn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108701785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108701785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ktn de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\|cntr_ktn:auto_generated " "Elaborating entity \"cntr_ktn\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\|cntr_ktn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108701793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNM3WCOF3H de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter " "Elaborating entity \"alt_dspbuilder_counter_GNM3WCOF3H\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "counter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108701874 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNM3WCOF3H.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNM3WCOF3H.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559108701885 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0|alt_dspbuilder_counter_GNM3WCOF3H:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter\|LPM_COUNTER:Counteri\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108701903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter\|LPM_COUNTER:Counteri\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108701914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108701914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 30 " "Parameter \"LPM_MODULUS\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108701914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108701914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108701914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108701914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108701914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108701914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108701914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108701914 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108701914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iqn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iqn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iqn " "Found entity 1: cntr_iqn" {  } { { "db/cntr_iqn.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_iqn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108702017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108702017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_iqn de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter\|LPM_COUNTER:Counteri\|cntr_iqn:auto_generated " "Elaborating entity \"cntr_iqn\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter\|LPM_COUNTER:Counteri\|cntr_iqn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108702025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNWVP6756U de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GNWVP6756U\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108702168 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNWVP6756U.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNWVP6756U.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559108702179 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0|alt_dspbuilder_counter_GNWVP6756U:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108702199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108702207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108702208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 508 " "Parameter \"LPM_MODULUS\" = \"508\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108702208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108702208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108702208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108702208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108702208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108702208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108702208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108702208 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108702208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ctn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ctn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ctn " "Found entity 1: cntr_ctn" {  } { { "db/cntr_ctn.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_ctn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108702311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108702311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ctn de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\|cntr_ctn:auto_generated " "Elaborating entity \"cntr_ctn\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\|cntr_ctn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108702321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNDOAZQICQ de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNDOAZQICQ:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNDOAZQICQ\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNDOAZQICQ:constant2\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108702396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN4OJGJCX2 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GN4OJGJCX2:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GN4OJGJCX2\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GN4OJGJCX2:constant3\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108702406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNHYG3VMRA de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNHYG3VMRA:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNHYG3VMRA\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNHYG3VMRA:constant1\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108702467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNGBF5TQT2 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNGBF5TQT2:constant8 " "Elaborating entity \"alt_dspbuilder_constant_GNGBF5TQT2\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNGBF5TQT2:constant8\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant8" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108702525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNWWZUOL7R de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNWWZUOL7R:constant9 " "Elaborating entity \"alt_dspbuilder_constant_GNWWZUOL7R\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNWWZUOL7R:constant9\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant9" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108702538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNP5UWCEW7 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNP5UWCEW7:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GNP5UWCEW7\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNP5UWCEW7:constant6\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108702602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNWI5QTP2A de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNWI5QTP2A:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GNWI5QTP2A\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNWI5QTP2A:constant4\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant4" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108702619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "gaussian_ip_fusion_decomposition_1_line_buffer_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108702823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNGGI56XG4 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GNGGI56XG4\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108703022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108703030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108703162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108703178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108703178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108703178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108703178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 664 " "Parameter \"tap_distance\" = \"664\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108703178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108703178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108703178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108703178 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108703178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_div.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_div.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_div " "Found entity 1: shift_taps_div" {  } { { "db/shift_taps_div.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_div.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108703267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108703267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_div de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_div:auto_generated " "Elaborating entity \"shift_taps_div\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_div:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108703276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ldd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ldd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ldd1 " "Found entity 1: altsyncram_ldd1" {  } { { "db/altsyncram_ldd1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_ldd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108703358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108703358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ldd1 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_div:auto_generated\|altsyncram_ldd1:altsyncram2 " "Elaborating entity \"altsyncram_ldd1\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_div:auto_generated\|altsyncram_ldd1:altsyncram2\"" {  } { { "db/shift_taps_div.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_div.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108703371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q1g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q1g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q1g " "Found entity 1: cntr_q1g" {  } { { "db/cntr_q1g.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_q1g.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108703452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108703452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q1g de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_div:auto_generated\|cntr_q1g:cntr1 " "Elaborating entity \"cntr_q1g\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_div:auto_generated\|cntr_q1g:cntr1\"" {  } { { "db/shift_taps_div.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_div.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108703466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ghh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ghh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ghh " "Found entity 1: cntr_ghh" {  } { { "db/cntr_ghh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_ghh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108703580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108703580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ghh de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_div:auto_generated\|cntr_ghh:cntr3 " "Elaborating entity \"cntr_ghh\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_div:auto_generated\|cntr_ghh:cntr3\"" {  } { { "db/shift_taps_div.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_div.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108703592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "gaussian_ip_fusion_decomposition_2_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108704950 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd(219) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd(219): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108704951 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "gaussian_ip_fusion_decomposition_2_accumulate_diff_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108704988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GN7N5V3HY7 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GN7N5V3HY7\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108705127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GN7N5V3HY7.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GN7N5V3HY7.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108705174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108705346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108705458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108705458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108705458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108705458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 2689 " "Parameter \"tap_distance\" = \"2689\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108705458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108705458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108705458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108705458 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108705458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_flv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_flv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_flv " "Found entity 1: shift_taps_flv" {  } { { "db/shift_taps_flv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_flv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108705544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108705544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_flv de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_flv:auto_generated " "Elaborating entity \"shift_taps_flv\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_flv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108705554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ujd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ujd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ujd1 " "Found entity 1: altsyncram_ujd1" {  } { { "db/altsyncram_ujd1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_ujd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108705653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108705653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ujd1 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_flv:auto_generated\|altsyncram_ujd1:altsyncram2 " "Elaborating entity \"altsyncram_ujd1\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_flv:auto_generated\|altsyncram_ujd1:altsyncram2\"" {  } { { "db/shift_taps_flv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_flv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108705666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m3g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m3g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m3g " "Found entity 1: cntr_m3g" {  } { { "db/cntr_m3g.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_m3g.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108705775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108705775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m3g de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_flv:auto_generated\|cntr_m3g:cntr1 " "Elaborating entity \"cntr_m3g\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_flv:auto_generated\|cntr_m3g:cntr1\"" {  } { { "db/shift_taps_flv.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_flv.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108705788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cjh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cjh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cjh " "Found entity 1: cntr_cjh" {  } { { "db/cntr_cjh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_cjh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108705910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108705910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cjh de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_flv:auto_generated\|cntr_cjh:cntr3 " "Elaborating entity \"cntr_cjh\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_flv:auto_generated\|cntr_cjh:cntr3\"" {  } { { "db/shift_taps_flv.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_flv.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108705924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108706000 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd(539) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd(539): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" 539 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108706002 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "gaussian_ip_fusion_decomposition_2_line_buffer_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108712621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNM33AESK5 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay20 " "Elaborating entity \"alt_dspbuilder_delay_GNM33AESK5\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay20\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" "delay20" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108712781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay20\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay20\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108712898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNQ44RXMM7 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GNQ44RXMM7\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108713075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108713101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108713231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108713248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108713248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108713248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108713248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1320 " "Parameter \"tap_distance\" = \"1320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108713248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108713248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108713248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108713248 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108713248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_jjv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_jjv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_jjv " "Found entity 1: shift_taps_jjv" {  } { { "db/shift_taps_jjv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_jjv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108713334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108713334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_jjv de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jjv:auto_generated " "Elaborating entity \"shift_taps_jjv\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jjv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108713344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lgd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lgd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lgd1 " "Found entity 1: altsyncram_lgd1" {  } { { "db/altsyncram_lgd1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_lgd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108713430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108713430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lgd1 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jjv:auto_generated\|altsyncram_lgd1:altsyncram2 " "Elaborating entity \"altsyncram_lgd1\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jjv:auto_generated\|altsyncram_lgd1:altsyncram2\"" {  } { { "db/shift_taps_jjv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_jjv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108713442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a3g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a3g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a3g " "Found entity 1: cntr_a3g" {  } { { "db/cntr_a3g.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_a3g.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108713630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108713630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_a3g de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jjv:auto_generated\|cntr_a3g:cntr1 " "Elaborating entity \"cntr_a3g\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jjv:auto_generated\|cntr_a3g:cntr1\"" {  } { { "db/shift_taps_jjv.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_jjv.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108713642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2mc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2mc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2mc " "Found entity 1: cmpr_2mc" {  } { { "db/cmpr_2mc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cmpr_2mc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108713809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108713809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2mc de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jjv:auto_generated\|cntr_a3g:cntr1\|cmpr_2mc:cmpr6 " "Elaborating entity \"cmpr_2mc\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jjv:auto_generated\|cntr_a3g:cntr1\|cmpr_2mc:cmpr6\"" {  } { { "db/cntr_a3g.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_a3g.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108713844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0jh " "Found entity 1: cntr_0jh" {  } { { "db/cntr_0jh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_0jh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108714584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108714584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0jh de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jjv:auto_generated\|cntr_0jh:cntr3 " "Elaborating entity \"cntr_0jh\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jjv:auto_generated\|cntr_0jh:cntr3\"" {  } { { "db/shift_taps_jjv.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_jjv.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108714598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNMKBYCW7B de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|alt_dspbuilder_memdelay_GNMKBYCW7B:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNMKBYCW7B\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|alt_dspbuilder_memdelay_GNMKBYCW7B:memory_delay1\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108715840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|alt_dspbuilder_memdelay_GNMKBYCW7B:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|alt_dspbuilder_memdelay_GNMKBYCW7B:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNMKBYCW7B.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_memdelay_GNMKBYCW7B.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108715854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|alt_dspbuilder_memdelay_GNMKBYCW7B:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|alt_dspbuilder_memdelay_GNMKBYCW7B:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108716026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|alt_dspbuilder_memdelay_GNMKBYCW7B:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|alt_dspbuilder_memdelay_GNMKBYCW7B:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108716055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|alt_dspbuilder_memdelay_GNMKBYCW7B:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|alt_dspbuilder_memdelay_GNMKBYCW7B:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108716055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108716055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108716055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 2690 " "Parameter \"tap_distance\" = \"2690\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108716055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108716055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108716055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108716055 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108716055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ujv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ujv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ujv " "Found entity 1: shift_taps_ujv" {  } { { "db/shift_taps_ujv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_ujv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108716141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108716141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_ujv de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|alt_dspbuilder_memdelay_GNMKBYCW7B:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ujv:auto_generated " "Elaborating entity \"shift_taps_ujv\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|alt_dspbuilder_memdelay_GNMKBYCW7B:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ujv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108716150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dhd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dhd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dhd1 " "Found entity 1: altsyncram_dhd1" {  } { { "db/altsyncram_dhd1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_dhd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108716239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108716239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dhd1 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|alt_dspbuilder_memdelay_GNMKBYCW7B:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ujv:auto_generated\|altsyncram_dhd1:altsyncram2 " "Elaborating entity \"altsyncram_dhd1\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|alt_dspbuilder_memdelay_GNMKBYCW7B:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ujv:auto_generated\|altsyncram_dhd1:altsyncram2\"" {  } { { "db/shift_taps_ujv.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_ujv.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108716254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n3g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n3g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n3g " "Found entity 1: cntr_n3g" {  } { { "db/cntr_n3g.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_n3g.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108716348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108716348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n3g de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|alt_dspbuilder_memdelay_GNMKBYCW7B:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ujv:auto_generated\|cntr_n3g:cntr1 " "Elaborating entity \"cntr_n3g\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|alt_dspbuilder_memdelay_GNMKBYCW7B:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ujv:auto_generated\|cntr_n3g:cntr1\"" {  } { { "db/shift_taps_ujv.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_ujv.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108716362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djh " "Found entity 1: cntr_djh" {  } { { "db/cntr_djh.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_djh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108716483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108716483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_djh de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|alt_dspbuilder_memdelay_GNMKBYCW7B:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ujv:auto_generated\|cntr_djh:cntr3 " "Elaborating entity \"cntr_djh\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|alt_dspbuilder_memdelay_GNMKBYCW7B:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ujv:auto_generated\|cntr_djh:cntr3\"" {  } { { "db/shift_taps_ujv.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_ujv.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108716497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "gaussian_ip_fusion_decomposition_2_generate_signals_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108716577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GN6FXRTDGM de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GN6FXRTDGM\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108716627 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GN6FXRTDGM.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GN6FXRTDGM.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559108716668 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0|alt_dspbuilder_counter_GN6FXRTDGM:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108716687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108716706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108716706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 664 " "Parameter \"LPM_MODULUS\" = \"664\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108716706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108716706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108716706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108716706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108716706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108716706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108716706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108716706 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108716706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gtn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gtn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gtn " "Found entity 1: cntr_gtn" {  } { { "db/cntr_gtn.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_gtn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108716810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108716810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gtn de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\|cntr_gtn:auto_generated " "Elaborating entity \"cntr_gtn\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\|cntr_gtn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108716820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNSGWKEVBY de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GNSGWKEVBY\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717051 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNSGWKEVBY.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNSGWKEVBY.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559108717070 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|gaussian_ip:image_fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0|alt_dspbuilder_counter_GNSGWKEVBY:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108717103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 504 " "Parameter \"LPM_MODULUS\" = \"504\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108717103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108717103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108717103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108717103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108717103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108717103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108717103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108717103 ""}  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108717103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8tn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8tn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8tn " "Found entity 1: cntr_8tn" {  } { { "db/cntr_8tn.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_8tn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108717208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108717208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8tn de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\|cntr_8tn:auto_generated " "Elaborating entity \"cntr_8tn\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\|cntr_8tn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN3HHC36SK de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN3HHC36SK:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GN3HHC36SK\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN3HHC36SK:constant2\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNVYJZZDO6 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNVYJZZDO6:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNVYJZZDO6\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNVYJZZDO6:constant3\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN5P5NHC35 de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN5P5NHC35:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GN5P5NHC35\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN5P5NHC35:constant1\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNFJXS55VN de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNFJXS55VN:constant9 " "Elaborating entity \"alt_dspbuilder_constant_GNFJXS55VN\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNFJXS55VN:constant9\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant9" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN2I6BJOVH de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN2I6BJOVH:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GN2I6BJOVH\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN2I6BJOVH:constant6\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN46N4UJ5S de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast200 " "Elaborating entity \"alt_dspbuilder_cast_GN46N4UJ5S\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast200\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "cast200" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast200\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast200\|alt_dspbuilder_SBF:Outputi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast200\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast200\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN6DDKTPIR de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast204 " "Elaborating entity \"alt_dspbuilder_cast_GN6DDKTPIR\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast204\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "cast204" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast204\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast204\|alt_dspbuilder_SBF:Outputi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNWZPLIVXS de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_bus_concat_GNWZPLIVXS:bus_concatenation2 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNWZPLIVXS\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_bus_concat_GNWZPLIVXS:bus_concatenation2\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" "bus_concatenation2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5TYUPWUA de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast209 " "Elaborating entity \"alt_dspbuilder_cast_GN5TYUPWUA\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast209\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" "cast209" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast209\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast209\|alt_dspbuilder_SBF:Outputi\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSB3OXIQS de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast212 " "Elaborating entity \"alt_dspbuilder_cast_GNSB3OXIQS\" for hierarchy \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast212\"" {  } { { "../gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" "cast212" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/gaussian_ip/gaussian_ip_dspbuilder/hdl/gaussian_ip_GN.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_image_padding de2i_150_qsys:u0\|de2i_150_qsys_image_padding:image_padding " "Elaborating entity \"de2i_150_qsys_image_padding\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_image_padding:image_padding\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "image_padding" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop de2i_150_qsys:u0\|de2i_150_qsys_image_padding:image_padding\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_image_padding:image_padding\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_image_padding.v" "Clipper_Drop" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_image_padding.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters de2i_150_qsys:u0\|de2i_150_qsys_image_padding:image_padding\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_image_padding:image_padding\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108717965 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_image_padding:image_padding|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (9)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108717965 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_image_padding:image_padding|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add de2i_150_qsys:u0\|de2i_150_qsys_image_padding:image_padding\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_image_padding:image_padding\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_image_padding.v" "Clipper_Add" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_image_padding.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108717980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters de2i_150_qsys:u0\|de2i_150_qsys_image_padding:image_padding\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_image_padding:image_padding\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108718009 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108718012 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_image_padding:image_padding|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (9)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108718012 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_image_padding:image_padding|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher " "Elaborating entity \"dispatcher\" for hierarchy \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "modular_sgdma_dispatcher" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108718026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "the_descriptor_buffers" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108718055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_signal_breakout de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout " "Elaborating entity \"write_signal_breakout\" for hierarchy \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout\"" {  } { { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "the_write_signal_breakout" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108718106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_signal_breakout de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout " "Elaborating entity \"read_signal_breakout\" for hierarchy \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout\"" {  } { { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "the_read_signal_breakout" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108718123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_with_byteenables de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO " "Elaborating entity \"fifo_with_byteenables\" for hierarchy \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\"" {  } { { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "the_read_command_FIFO" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108718159 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_with_byteenables.v(168) " "Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559108718170 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "the_dp_ram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108718198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108718213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Instantiated megafunction \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108718213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108718213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108718213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108718213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108718213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108718213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108718213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108718213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108718213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108718213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108718213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108718213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108718213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108718213 ""}  } { { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108718213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_30d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_30d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_30d1 " "Found entity 1: altsyncram_30d1" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108718343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108718343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_30d1 de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated " "Elaborating entity \"altsyncram_30d1\" for hierarchy \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108718355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_block de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|csr_block:the_csr_block " "Elaborating entity \"csr_block\" for hierarchy \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|csr_block:the_csr_block\"" {  } { { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "the_csr_block" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108718490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_block de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|response_block:the_response_block " "Elaborating entity \"response_block\" for hierarchy \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|response_block:the_response_block\"" {  } { { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "the_response_block" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108718520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_pcie_ip de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip " "Elaborating entity \"de2i_150_qsys_pcie_ip\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "pcie_ip" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108718540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b_qsys de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip " "Elaborating entity \"altpcie_hip_pipen1b_qsys\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "pcie_internal_hip" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108718592 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pm_event_sopc altpcie_hip_pipen1b_qsys.v(801) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(801): object pm_event_sopc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 801 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718664 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pme_to_cr_sopc altpcie_hip_pipen1b_qsys.v(803) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(803): object pme_to_cr_sopc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 803 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718665 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlctrllink2 altpcie_hip_pipen1b_qsys.v(817) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(817): object sopc_dlctrllink2 used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 817 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718665 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dldataupfc altpcie_hip_pipen1b_qsys.v(818) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(818): object sopc_dldataupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 818 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718665 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlhdrupfc altpcie_hip_pipen1b_qsys.v(819) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(819): object sopc_dlhdrupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 819 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718665 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlinhdllp altpcie_hip_pipen1b_qsys.v(820) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(820): object sopc_dlinhdllp used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 820 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718665 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphycfg altpcie_hip_pipen1b_qsys.v(821) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(821): object sopc_dlreqphycfg used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 821 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718665 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphypm altpcie_hip_pipen1b_qsys.v(822) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(822): object sopc_dlreqphypm used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 822 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718665 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrequpfc altpcie_hip_pipen1b_qsys.v(823) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(823): object sopc_dlrequpfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 823 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718665 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqwake altpcie_hip_pipen1b_qsys.v(824) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(824): object sopc_dlreqwake used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 824 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718665 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrxecrcchk altpcie_hip_pipen1b_qsys.v(825) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(825): object sopc_dlrxecrcchk used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 825 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718665 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlsndupfc altpcie_hip_pipen1b_qsys.v(826) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(826): object sopc_dlsndupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 826 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718665 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxcfgextsy altpcie_hip_pipen1b_qsys.v(827) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(827): object sopc_dltxcfgextsy used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 827 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718665 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxreqpm altpcie_hip_pipen1b_qsys.v(828) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(828): object sopc_dltxreqpm used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 828 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718665 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxtyppm altpcie_hip_pipen1b_qsys.v(829) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(829): object sopc_dltxtyppm used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 829 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718665 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltypupfc altpcie_hip_pipen1b_qsys.v(830) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(830): object sopc_dltypupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 830 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718666 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidmap altpcie_hip_pipen1b_qsys.v(831) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(831): object sopc_dlvcidmap used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 831 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718666 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidupfc altpcie_hip_pipen1b_qsys.v(832) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(832): object sopc_dlvcidupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 832 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718666 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swdn_in_sopc altpcie_hip_pipen1b_qsys.v(838) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(838): object swdn_in_sopc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 838 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718666 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swup_in_sopc altpcie_hip_pipen1b_qsys.v(840) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(840): object swup_in_sopc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 840 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108718666 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt4gxb_reset_controller de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0 " "Elaborating entity \"alt4gxb_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "g_reset_controller.alt4gxb_reset_controller0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108718679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_pcie_reconfig_bridge0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108718702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(236) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(236): truncated value with size 32 to match size of target (7)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108718715 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(242) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(242): truncated value with size 32 to match size of target (7)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108718715 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(368) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(368): truncated value with size 32 to match size of target (5)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108718715 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(369) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(369): truncated value with size 32 to match size of target (5)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108718715 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pcie_reconfig_bridge.v(381) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(381): truncated value with size 32 to match size of target (8)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108718715 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_app de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge " "Elaborating entity \"altpciexpav_stif_app\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "avalon_stream_hip_qsys.avalon_bridge" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108718735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpciexpav_stif_app.v(270) " "Verilog HDL assignment warning at altpciexpav_stif_app.v(270): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108718772 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_app.v(421) " "Verilog HDL Case Statement information at altpciexpav_stif_app.v(421): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 421 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559108718772 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx " "Elaborating entity \"altpciexpav_stif_rx\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "rx" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108718787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_cntrl de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl " "Elaborating entity \"altpciexpav_stif_rx_cntrl\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "rx_pcie_cntrl" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108718834 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_eop_reg altpciexpav_stif_rx_cntrl.v(289) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(289): object \"rx_eop_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108718901 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_rx_cntrl.v(618) " "Verilog HDL Case Statement information at altpciexpav_stif_rx_cntrl.v(618): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 618 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559108718901 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altpciexpav_stif_rx_cntrl.v(1030) " "Verilog HDL assignment warning at altpciexpav_stif_rx_cntrl.v(1030): truncated value with size 32 to match size of target (6)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 1030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108718902 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "rx_input_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108719158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108719183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108719183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108719183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 12 " "Parameter \"lpm_numwords\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108719183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108719183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108719183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 82 " "Parameter \"lpm_width\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108719183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108719183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108719183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108719183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108719183 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108719183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9j31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9j31 " "Found entity 1: scfifo_9j31" {  } { { "db/scfifo_9j31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_9j31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108719276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108719276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9j31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated " "Elaborating entity \"scfifo_9j31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108719289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gp31 " "Found entity 1: a_dpfifo_gp31" {  } { { "db/a_dpfifo_gp31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_gp31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108719353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108719353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gp31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo " "Elaborating entity \"a_dpfifo_gp31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\"" {  } { { "db/scfifo_9j31.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_9j31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108719368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_heh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_heh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_heh1 " "Found entity 1: altsyncram_heh1" {  } { { "db/altsyncram_heh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_heh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108719483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108719483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_heh1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram " "Elaborating entity \"altsyncram_heh1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\"" {  } { { "db/a_dpfifo_gp31.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_gp31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108719504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b09 " "Found entity 1: cmpr_b09" {  } { { "db/cmpr_b09.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cmpr_b09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108719586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108719586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_gp31.tdf" "almost_full_comparer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_gp31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108719608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison " "Elaborating entity \"cmpr_b09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison\"" {  } { { "db/a_dpfifo_gp31.tdf" "two_comparison" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_gp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108719641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_orb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_orb " "Found entity 1: cntr_orb" {  } { { "db/cntr_orb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_orb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108719718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108719718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_orb de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb " "Elaborating entity \"cntr_orb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gp31.tdf" "rd_ptr_msb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_gp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108719739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5s7 " "Found entity 1: cntr_5s7" {  } { { "db/cntr_5s7.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_5s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108719837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108719837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5s7 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter " "Elaborating entity \"cntr_5s7\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter\"" {  } { { "db/a_dpfifo_gp31.tdf" "usedw_counter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_gp31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108719858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_prb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_prb " "Found entity 1: cntr_prb" {  } { { "db/cntr_prb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_prb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108719938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108719938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_prb de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr " "Elaborating entity \"cntr_prb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr\"" {  } { { "db/a_dpfifo_gp31.tdf" "wr_ptr" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_gp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108719959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_p2a_addrtrans de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans " "Elaborating entity \"altpciexpav_stif_p2a_addrtrans\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "p2a_addr_trans" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108720006 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(71) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(71): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559108720032 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(93) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(93): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559108720032 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "pndgtxrd_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108720301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108720312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 57 " "Parameter \"lpm_width\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720313 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108720313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fj31 " "Found entity 1: scfifo_fj31" {  } { { "db/scfifo_fj31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_fj31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108720409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108720409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fj31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated " "Elaborating entity \"scfifo_fj31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108720424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mp31 " "Found entity 1: a_dpfifo_mp31" {  } { { "db/a_dpfifo_mp31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_mp31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108720465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108720465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mp31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo " "Elaborating entity \"a_dpfifo_mp31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\"" {  } { { "db/scfifo_fj31.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_fj31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108720484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_leh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_leh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_leh1 " "Found entity 1: altsyncram_leh1" {  } { { "db/altsyncram_leh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_leh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108720607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108720607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_leh1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram " "Elaborating entity \"altsyncram_leh1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\"" {  } { { "db/a_dpfifo_mp31.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_mp31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108720633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_mp31.tdf" "almost_full_comparer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_mp31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108720674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_resp de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp " "Elaborating entity \"altpciexpav_stif_rx_resp\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "rxavl_resp" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108720891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108720962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108720995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 66 " "Parameter \"width_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 66 " "Parameter \"width_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108720996 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108720996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tl1 " "Found entity 1: altsyncram_5tl1" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_5tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108721219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108721219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tl1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated " "Elaborating entity \"altsyncram_5tl1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108721239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx " "Elaborating entity \"altpciexpav_stif_tx\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "tx" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108721306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txavl_cntrl de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl " "Elaborating entity \"altpciexpav_stif_txavl_cntrl\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txavl" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108721381 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txavl_cntrl.v(460) " "Verilog HDL Case Statement information at altpciexpav_stif_txavl_cntrl.v(460): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 460 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559108721440 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "pendingrd_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108721717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108721728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108721728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108721728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108721728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108721728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108721728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108721728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108721728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108721728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108721728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108721728 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108721728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s031 " "Found entity 1: scfifo_s031" {  } { { "db/scfifo_s031.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_s031.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108721820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108721820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s031 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated " "Elaborating entity \"scfifo_s031\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108721831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3731 " "Found entity 1: a_dpfifo_3731" {  } { { "db/a_dpfifo_3731.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_3731.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108721864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108721864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3731 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo " "Elaborating entity \"a_dpfifo_3731\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\"" {  } { { "db/scfifo_s031.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_s031.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108721878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vdh1 " "Found entity 1: altsyncram_vdh1" {  } { { "db/altsyncram_vdh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_vdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108721979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108721979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vdh1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_vdh1:FIFOram " "Elaborating entity \"altsyncram_vdh1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_vdh1:FIFOram\"" {  } { { "db/a_dpfifo_3731.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_3731.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108722000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_addrtrans de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans " "Elaborating entity \"altpciexpav_stif_a2p_addrtrans\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "a2p_addr_trans" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108722186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_fixtrans de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans " "Elaborating entity \"altpciexpav_stif_a2p_fixtrans\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "fixtrans" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108722243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(158) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(158): truncated value with size 32 to match size of target (4)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108722247 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(174) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(174): truncated value with size 32 to match size of target (4)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108722247 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txresp_cntrl de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp " "Elaborating entity \"altpciexpav_stif_txresp_cntrl\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txresp" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108722259 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txresp_cntrl.v(458) " "Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(458): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 458 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559108722303 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txcmd_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108722564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108722580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108722580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108722580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108722580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108722580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108722580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108722580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108722580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108722580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108722580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108722580 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108722580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8241 " "Found entity 1: scfifo_8241" {  } { { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108722698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108722698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8241 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated " "Elaborating entity \"scfifo_8241\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108722713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f841 " "Found entity 1: a_dpfifo_f841" {  } { { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108722764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108722764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f841 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo " "Elaborating entity \"a_dpfifo_f841\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\"" {  } { { "db/scfifo_8241.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108722785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1fh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1fh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1fh1 " "Found entity 1: altsyncram_1fh1" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108722929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108722929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1fh1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram " "Elaborating entity \"altsyncram_1fh1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\"" {  } { { "db/a_dpfifo_f841.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108722950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "wrdat_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108723394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108723464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108723464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108723464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108723464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108723464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108723464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108723464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108723464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108723464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108723464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108723464 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108723464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3131 " "Found entity 1: scfifo_3131" {  } { { "db/scfifo_3131.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_3131.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108723574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108723574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3131 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated " "Elaborating entity \"scfifo_3131\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108723587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a731 " "Found entity 1: a_dpfifo_a731" {  } { { "db/a_dpfifo_a731.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_a731.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108723642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108723642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a731 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo " "Elaborating entity \"a_dpfifo_a731\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\"" {  } { { "db/scfifo_3131.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_3131.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108723659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_reh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_reh1 " "Found entity 1: altsyncram_reh1" {  } { { "db/altsyncram_reh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_reh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108723793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108723793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_reh1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_reh1:FIFOram " "Elaborating entity \"altsyncram_reh1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_reh1:FIFOram\"" {  } { { "db/a_dpfifo_a731.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_a731.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108723820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d09 " "Found entity 1: cmpr_d09" {  } { { "db/cmpr_d09.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cmpr_d09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108723962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108723962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer " "Elaborating entity \"cmpr_d09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer\"" {  } { { "db/a_dpfifo_a731.tdf" "almost_full_comparer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_a731.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108723985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison " "Elaborating entity \"cmpr_d09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison\"" {  } { { "db/a_dpfifo_a731.tdf" "two_comparison" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_a731.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108724079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qrb " "Found entity 1: cntr_qrb" {  } { { "db/cntr_qrb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_qrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108724180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108724180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qrb de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb " "Elaborating entity \"cntr_qrb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_a731.tdf" "rd_ptr_msb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_a731.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108724201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_7s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108725818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108725818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter " "Elaborating entity \"cntr_7s7\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter\"" {  } { { "db/a_dpfifo_a731.tdf" "usedw_counter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_a731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108725841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_rrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108725943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108725943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr " "Elaborating entity \"cntr_rrb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr\"" {  } { { "db/a_dpfifo_a731.tdf" "wr_ptr" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_a731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108725967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108727276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108729009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729009 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108729009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d241 " "Found entity 1: scfifo_d241" {  } { { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108729106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108729106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d241 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated " "Elaborating entity \"scfifo_d241\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108729120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k841 " "Found entity 1: a_dpfifo_k841" {  } { { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108729499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108729499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k841 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo " "Elaborating entity \"a_dpfifo_k841\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\"" {  } { { "db/scfifo_d241.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108729514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bfh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bfh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bfh1 " "Found entity 1: altsyncram_bfh1" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108729634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108729634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bfh1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram " "Elaborating entity \"altsyncram_bfh1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\"" {  } { { "db/a_dpfifo_k841.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108729657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108729893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108729949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108729949 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108729949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ish1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ish1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ish1 " "Found entity 1: altsyncram_ish1" {  } { { "db/altsyncram_ish1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_ish1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108730065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108730065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ish1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated " "Elaborating entity \"altsyncram_ish1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108730080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx_cntrl de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl " "Elaborating entity \"altpciexpav_stif_tx_cntrl\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108730147 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_hi altpciexpav_stif_tx_cntrl.v(268) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(268): object \"addr_hi\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108730228 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nph_cred_sub altpciexpav_stif_tx_cntrl.v(285) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(285): object \"nph_cred_sub\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108730228 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txrp_eop altpciexpav_stif_tx_cntrl.v(295) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(295): object \"txrp_eop\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108730228 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_rp_wr altpciexpav_stif_tx_cntrl.v(298) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(298): object \"is_rp_wr\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108730228 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_sop altpciexpav_stif_tx_cntrl.v(301) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(301): object \"rp_tlp_sop\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108730229 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_eop altpciexpav_stif_tx_cntrl.v(302) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(302): object \"rp_tlp_eop\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108730229 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(442) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(442): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 442 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559108730229 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(853) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(853): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 853 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559108730229 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(1043) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1043): truncated value with size 32 to match size of target (10)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108730229 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "tx_output_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108730480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108732224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108732225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108732225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108732225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108732225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108732225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 66 " "Parameter \"lpm_width\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108732225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108732225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108732225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108732225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108732225 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108732225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gj31 " "Found entity 1: scfifo_gj31" {  } { { "db/scfifo_gj31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_gj31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108732318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108732318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gj31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated " "Elaborating entity \"scfifo_gj31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108732331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_np31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_np31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_np31 " "Found entity 1: a_dpfifo_np31" {  } { { "db/a_dpfifo_np31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_np31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108732371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108732371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_np31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo " "Elaborating entity \"a_dpfifo_np31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\"" {  } { { "db/scfifo_gj31.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_gj31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108732387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_meh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_meh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_meh1 " "Found entity 1: altsyncram_meh1" {  } { { "db/altsyncram_meh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_meh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108732897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108732897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_meh1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_meh1:FIFOram " "Elaborating entity \"altsyncram_meh1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_meh1:FIFOram\"" {  } { { "db/a_dpfifo_np31.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_np31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108732919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_control_register de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg " "Elaborating entity \"altpciexpav_stif_control_register\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "cntrl_reg" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108733118 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tx_fifo_full altpciexpav_stif_control_register.v(167) " "Verilog HDL or VHDL warning at altpciexpav_stif_control_register.v(167): object \"rp_tx_fifo_full\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108733202 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_avalon de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon " "Elaborating entity \"altpciexpav_stif_cr_avalon\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_avalon" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108733216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_mailbox de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb " "Elaborating entity \"altpciexpav_stif_cr_mailbox\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_a2p_mb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108733251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "altsyncram_component" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108733305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108733321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108733321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108733321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108733321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108733321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108733321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108733321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108733321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108733321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108733321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108733321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108733321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108733321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b CLEAR0 " "Parameter \"byteena_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108733321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108733321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108733321 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108733321 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1sc1.tdf" 788 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108733426 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1sc1.tdf" 791 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108733426 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1sc1.tdf" 794 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108733426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sc1 " "Found entity 1: altsyncram_1sc1" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1sc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108733428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108733428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sc1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated " "Elaborating entity \"altsyncram_1sc1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108733440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_interrupt de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt " "Elaborating entity \"altpciexpav_stif_cr_interrupt\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108733609 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_irq_reg altpciexpav_stif_cr_interrupt.v(169) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(169): object \"avl_irq_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108735829 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PciComp_Stat_Reg_q2 altpciexpav_stif_cr_interrupt.v(196) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(196): object \"PciComp_Stat_Reg_q2\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108735829 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req altpciexpav_stif_cr_interrupt.v(220) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(220): object legacy_irq_req used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 220 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108735829 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req_reg altpciexpav_stif_cr_interrupt.v(221) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(221): object legacy_irq_req_reg used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 221 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108735829 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received altpciexpav_stif_cr_interrupt.v(223) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(223): object rp_rxcpl_received used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 223 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108735829 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received_reg altpciexpav_stif_cr_interrupt.v(224) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(224): object rp_rxcpl_received_reg used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 224 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1559108735829 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_clksync de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync " "Elaborating entity \"altpciexpav_clksync\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "datadiscard_sync" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108735844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cfg_status de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat " "Elaborating entity \"altpciexpav_stif_cfg_status\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_cfg_stat" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108735968 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 altpciexpav_stif_cfg_status.v(181) " "Verilog HDL assignment warning at altpciexpav_stif_cfg_status.v(181): truncated value with size 40 to match size of target (32)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108736002 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108736017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108736067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_tl_cfg_pipe_inst" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108736097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_pcie_ip_altgx_internal de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal " "Elaborating entity \"de2i_150_qsys_pcie_ip_altgx_internal\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "altgx_internal" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108736116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component " "Elaborating entity \"de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108736131 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect\[0\] de2i_150_qsys_pcie_ip_altgx_internal.v(105) " "Output port \"rx_patterndetect\[0\]\" at de2i_150_qsys_pcie_ip_altgx_internal.v(105) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108736200 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus\[0\] de2i_150_qsys_pcie_ip_altgx_internal.v(106) " "Output port \"rx_syncstatus\[0\]\" at de2i_150_qsys_pcie_ip_altgx_internal.v(106) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108736201 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "pll0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108736864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108736882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0 " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108736882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108736882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108736882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108736882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108736882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108736882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108736882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108736882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_divide_by 2 " "Parameter \"dpa_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108736882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_multiply_by 25 " "Parameter \"dpa_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108736882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108736882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108736882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108736882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108736882 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108736882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altpll_nn81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108736985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108736985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Elaborating entity \"altpll_nn81\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108736999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pcie_hard_ip_reset_controller de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal " "Elaborating entity \"altera_pcie_hard_ip_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "reset_controller_internal" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108737053 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(262): object \"pipe_mode_int\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108737086 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_sim altera_pcie_hard_ip_reset_controller.v(90) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(90): object \"test_sim\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108737086 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_pcie_hard_ip_reset_controller.v(153) " "Verilog HDL assignment warning at altera_pcie_hard_ip_reset_controller.v(153): truncated value with size 32 to match size of target (11)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108737086 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk250_out 0 altera_pcie_hard_ip_reset_controller.v(67) " "Net \"clk250_out\" at altera_pcie_hard_ip_reset_controller.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559108737086 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk500_out 0 altera_pcie_hard_ip_reset_controller.v(68) " "Net \"clk500_out\" at altera_pcie_hard_ip_reset_controller.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559108737086 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk125_export altera_pcie_hard_ip_reset_controller.v(72) " "Output port \"clk125_export\" at altera_pcie_hard_ip_reset_controller.v(72) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108737086 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "altgx_reset" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108737100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pipe_interface de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal " "Elaborating entity \"altpcie_pipe_interface\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "pipe_interface_internal" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108737153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pipe_interface.v(284) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(284): truncated value with size 32 to match size of target (8)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108740052 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(285) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(285): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108740052 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(286) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(286): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108740052 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(287) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(287): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108740052 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(288) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(288): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108740052 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(289) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(289): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108740052 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altpcie_pipe_interface.v(290) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(290): truncated value with size 32 to match size of target (2)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108740053 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(459) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(459): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108740053 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata1_ext altpcie_pipe_interface.v(78) " "Output port \"txdata1_ext\" at altpcie_pipe_interface.v(78) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740053 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata2_ext altpcie_pipe_interface.v(79) " "Output port \"txdata2_ext\" at altpcie_pipe_interface.v(79) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740053 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata3_ext altpcie_pipe_interface.v(80) " "Output port \"txdata3_ext\" at altpcie_pipe_interface.v(80) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740053 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata4_ext altpcie_pipe_interface.v(81) " "Output port \"txdata4_ext\" at altpcie_pipe_interface.v(81) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740053 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata5_ext altpcie_pipe_interface.v(82) " "Output port \"txdata5_ext\" at altpcie_pipe_interface.v(82) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740053 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata6_ext altpcie_pipe_interface.v(83) " "Output port \"txdata6_ext\" at altpcie_pipe_interface.v(83) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740053 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata7_ext altpcie_pipe_interface.v(84) " "Output port \"txdata7_ext\" at altpcie_pipe_interface.v(84) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740053 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity1_ext altpcie_pipe_interface.v(131) " "Output port \"rxpolarity1_ext\" at altpcie_pipe_interface.v(131) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740053 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity2_ext altpcie_pipe_interface.v(132) " "Output port \"rxpolarity2_ext\" at altpcie_pipe_interface.v(132) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740053 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity3_ext altpcie_pipe_interface.v(133) " "Output port \"rxpolarity3_ext\" at altpcie_pipe_interface.v(133) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740053 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity4_ext altpcie_pipe_interface.v(134) " "Output port \"rxpolarity4_ext\" at altpcie_pipe_interface.v(134) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740053 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity5_ext altpcie_pipe_interface.v(135) " "Output port \"rxpolarity5_ext\" at altpcie_pipe_interface.v(135) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740053 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity6_ext altpcie_pipe_interface.v(136) " "Output port \"rxpolarity6_ext\" at altpcie_pipe_interface.v(136) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740053 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity7_ext altpcie_pipe_interface.v(137) " "Output port \"rxpolarity7_ext\" at altpcie_pipe_interface.v(137) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740053 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl1_ext altpcie_pipe_interface.v(151) " "Output port \"txcompl1_ext\" at altpcie_pipe_interface.v(151) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740054 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl2_ext altpcie_pipe_interface.v(152) " "Output port \"txcompl2_ext\" at altpcie_pipe_interface.v(152) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740054 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl3_ext altpcie_pipe_interface.v(153) " "Output port \"txcompl3_ext\" at altpcie_pipe_interface.v(153) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740054 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl4_ext altpcie_pipe_interface.v(154) " "Output port \"txcompl4_ext\" at altpcie_pipe_interface.v(154) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740054 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl5_ext altpcie_pipe_interface.v(155) " "Output port \"txcompl5_ext\" at altpcie_pipe_interface.v(155) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740054 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl6_ext altpcie_pipe_interface.v(156) " "Output port \"txcompl6_ext\" at altpcie_pipe_interface.v(156) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740054 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl7_ext altpcie_pipe_interface.v(157) " "Output port \"txcompl7_ext\" at altpcie_pipe_interface.v(157) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740054 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak1_ext altpcie_pipe_interface.v(171) " "Output port \"txdatak1_ext\" at altpcie_pipe_interface.v(171) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740054 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak2_ext altpcie_pipe_interface.v(172) " "Output port \"txdatak2_ext\" at altpcie_pipe_interface.v(172) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740054 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak3_ext altpcie_pipe_interface.v(173) " "Output port \"txdatak3_ext\" at altpcie_pipe_interface.v(173) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740054 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak4_ext altpcie_pipe_interface.v(174) " "Output port \"txdatak4_ext\" at altpcie_pipe_interface.v(174) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740054 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak5_ext altpcie_pipe_interface.v(175) " "Output port \"txdatak5_ext\" at altpcie_pipe_interface.v(175) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740054 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak6_ext altpcie_pipe_interface.v(176) " "Output port \"txdatak6_ext\" at altpcie_pipe_interface.v(176) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740054 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak7_ext altpcie_pipe_interface.v(177) " "Output port \"txdatak7_ext\" at altpcie_pipe_interface.v(177) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740054 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle1_ext altpcie_pipe_interface.v(203) " "Output port \"txelecidle1_ext\" at altpcie_pipe_interface.v(203) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740054 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle2_ext altpcie_pipe_interface.v(204) " "Output port \"txelecidle2_ext\" at altpcie_pipe_interface.v(204) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740054 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle3_ext altpcie_pipe_interface.v(205) " "Output port \"txelecidle3_ext\" at altpcie_pipe_interface.v(205) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740055 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle4_ext altpcie_pipe_interface.v(206) " "Output port \"txelecidle4_ext\" at altpcie_pipe_interface.v(206) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740055 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle5_ext altpcie_pipe_interface.v(207) " "Output port \"txelecidle5_ext\" at altpcie_pipe_interface.v(207) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740055 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle6_ext altpcie_pipe_interface.v(208) " "Output port \"txelecidle6_ext\" at altpcie_pipe_interface.v(208) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740055 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle7_ext altpcie_pipe_interface.v(209) " "Output port \"txelecidle7_ext\" at altpcie_pipe_interface.v(209) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559108740055 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "rst_controller" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108740070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108740312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sdram de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram " "Elaborating entity \"de2i_150_qsys_sdram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "sdram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108740364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sdram_input_efifo_module de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module " "Elaborating entity \"de2i_150_qsys_sdram_input_efifo_module\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sdram:sdram\|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "the_de2i_150_qsys_sdram_input_efifo_module" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108740405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_video_dma1_read de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read " "Elaborating entity \"de2i_150_qsys_video_dma1_read\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "video_dma1_read" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108740437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 de2i_150_qsys_video_dma1_read.v(165) " "Verilog HDL assignment warning at de2i_150_qsys_video_dma1_read.v(165): truncated value with size 32 to match size of target (19)" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108740449 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma1_read:video_dma1_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v" "DMA_Control_Slave" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108740462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108740480 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma1_read:video_dma1_read|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108740481 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma1_read:video_dma1_read|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v" "From_Memory_to_Stream" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108740495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108741468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108741606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108741606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108741606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108741606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108741606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108741606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108741606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108741606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108741606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108741606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108741606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108741606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108741606 ""}  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108741606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_b8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_b8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_b8a1 " "Found entity 1: scfifo_b8a1" {  } { { "db/scfifo_b8a1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_b8a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108741740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108741740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_b8a1 de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated " "Elaborating entity \"scfifo_b8a1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108741752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0041 " "Found entity 1: a_dpfifo_0041" {  } { { "db/a_dpfifo_0041.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_0041.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108741842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108741842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0041 de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo " "Elaborating entity \"a_dpfifo_0041\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\"" {  } { { "db/scfifo_b8a1.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_b8a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108741868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p0c1 " "Found entity 1: altsyncram_p0c1" {  } { { "db/altsyncram_p0c1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_p0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108742424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108742424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p0c1 de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|altsyncram_p0c1:FIFOram " "Elaborating entity \"altsyncram_p0c1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|altsyncram_p0c1:FIFOram\"" {  } { { "db/a_dpfifo_0041.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_0041.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108742458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e09 " "Found entity 1: cmpr_e09" {  } { { "db/cmpr_e09.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cmpr_e09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108742766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108742766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e09 de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cmpr_e09:almost_full_comparer " "Elaborating entity \"cmpr_e09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cmpr_e09:almost_full_comparer\"" {  } { { "db/a_dpfifo_0041.tdf" "almost_full_comparer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_0041.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108742788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e09 de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cmpr_e09:three_comparison " "Elaborating entity \"cmpr_e09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cmpr_e09:three_comparison\"" {  } { { "db/a_dpfifo_0041.tdf" "three_comparison" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_0041.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108742995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pdb " "Found entity 1: cntr_pdb" {  } { { "db/cntr_pdb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_pdb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108743096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108743096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pdb de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cntr_pdb:rd_ptr_msb " "Elaborating entity \"cntr_pdb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cntr_pdb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_0041.tdf" "rd_ptr_msb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_0041.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108743119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6e7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6e7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6e7 " "Found entity 1: cntr_6e7" {  } { { "db/cntr_6e7.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_6e7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108743265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108743265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6e7 de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cntr_6e7:usedw_counter " "Elaborating entity \"cntr_6e7\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cntr_6e7:usedw_counter\"" {  } { { "db/a_dpfifo_0041.tdf" "usedw_counter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_0041.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108743297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qdb " "Found entity 1: cntr_qdb" {  } { { "db/cntr_qdb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_qdb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108743590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108743590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qdb de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cntr_qdb:wr_ptr " "Elaborating entity \"cntr_qdb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma1_read:video_dma1_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|cntr_qdb:wr_ptr\"" {  } { { "db/a_dpfifo_0041.tdf" "wr_ptr" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_0041.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108743613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_video_dma2_read de2i_150_qsys:u0\|de2i_150_qsys_video_dma2_read:video_dma2_read " "Elaborating entity \"de2i_150_qsys_video_dma2_read\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma2_read:video_dma2_read\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "video_dma2_read" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108743718 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 de2i_150_qsys_video_dma2_read.v(165) " "Verilog HDL assignment warning at de2i_150_qsys_video_dma2_read.v(165): truncated value with size 32 to match size of target (19)" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108743778 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma2_read:video_dma2_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave de2i_150_qsys:u0\|de2i_150_qsys_video_dma2_read:video_dma2_read\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma2_read:video_dma2_read\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v" "DMA_Control_Slave" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108743794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108743804 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma2_read:video_dma2_read|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108743804 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma2_read:video_dma2_read|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_video_dma_write de2i_150_qsys:u0\|de2i_150_qsys_video_dma_write:video_dma_write " "Elaborating entity \"de2i_150_qsys_video_dma_write\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma_write:video_dma_write\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "video_dma_write" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108744499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 de2i_150_qsys_video_dma_write.v(161) " "Verilog HDL assignment warning at de2i_150_qsys_video_dma_write.v(161): truncated value with size 32 to match size of target (19)" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108744520 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma_write:video_dma_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave de2i_150_qsys:u0\|de2i_150_qsys_video_dma_write:video_dma_write\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma_write:video_dma_write\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v" "DMA_Control_Slave" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108744537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108744557 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma_write:video_dma_write|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108744557 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma_write:video_dma_write|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory de2i_150_qsys:u0\|de2i_150_qsys_video_dma_write:video_dma_write\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma_write:video_dma_write\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v" "From_Stream_to_Memory" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108744571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "mm_interconnect_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108744587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_read_master_data_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_read_master_data_read_master_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "dma_read_master_data_read_master_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108744749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_write_master_data_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_write_master_data_write_master_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "dma_write_master_data_write_master_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108744805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma1_read_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma1_read_avalon_dma_master_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "video_dma1_read_avalon_dma_master_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108744844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_write_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_write_avalon_dma_master_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "video_dma_write_avalon_dma_master_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108744868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108744914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108744964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_ip_txs_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_ip_txs_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "pcie_ip_txs_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108744997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_read_master_data_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_read_master_data_read_master_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "dma_read_master_data_read_master_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_write_master_data_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_write_master_data_write_master_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "dma_write_master_data_write_master_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma1_read_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma1_read_avalon_dma_master_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "video_dma1_read_avalon_dma_master_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_write_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_write_avalon_dma_master_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "video_dma_write_avalon_dma_master_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma2_read_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma2_read_avalon_dma_master_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "video_dma2_read_avalon_dma_master_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "pcie_ip_txs_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "pcie_ip_txs_agent_rsp_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "pcie_ip_txs_agent_rdata_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router:router " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router:router\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "router" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router:router\|de2i_150_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router:router\|de2i_150_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_002 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_002\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "router_002" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_002_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_002:router_002\|de2i_150_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_002:router_002\|de2i_150_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_003 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_003\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_003:router_003\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "router_003" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_003_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_003:router_003\|de2i_150_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_003:router_003\|de2i_150_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_006 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_006\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_006:router_006\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "router_006" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_006_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_006:router_006\|de2i_150_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_006_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_006:router_006\|de2i_150_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_007 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_007\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_007:router_007\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "router_007" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_007_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_007:router_007\|de2i_150_qsys_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_007_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_007:router_007\|de2i_150_qsys_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:dma_read_master_data_read_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:dma_read_master_data_read_master_limiter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "dma_read_master_data_read_master_limiter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108745980 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108745990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108746008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108746022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108746048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108746062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_demux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108746187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_demux_001 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108746917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_demux_002 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_demux_002\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108746947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_demux_003 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_demux_003\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108746963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_mux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_mux_001 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_rsp_demux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_rsp_demux_001 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_rsp_demux_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_rsp_mux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_rsp_mux_002 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_rsp_mux_002\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_rsp_mux_003 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_rsp_mux_003\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dma_read_master_data_read_master_to_pcie_ip_txs_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dma_read_master_data_read_master_to_pcie_ip_txs_cmd_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "dma_read_master_data_read_master_to_pcie_ip_txs_cmd_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747367 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108747431 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dma_read_master_data_read_master_to_pcie_ip_txs_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747474 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108747507 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_txs_to_dma_read_master_data_read_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_txs_to_dma_read_master_data_read_master_rsp_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "pcie_ip_txs_to_dma_read_master_data_read_master_rsp_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "crosser" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_avalon_st_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 3114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108747844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108748198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 3143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108748224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108748238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "mm_interconnect_1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108748272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:pcie_ip_bar1_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:pcie_ip_bar1_0_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "pcie_ip_bar1_0_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108748366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:video_dma_write_avalon_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:video_dma_write_avalon_dma_control_slave_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "video_dma_write_avalon_dma_control_slave_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108748413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "alt_vip_vfr_0_avalon_slave_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108748455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pcie_ip_bar1_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pcie_ip_bar1_0_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "pcie_ip_bar1_0_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108748471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:video_dma_write_avalon_dma_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:video_dma_write_avalon_dma_control_slave_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "video_dma_write_avalon_dma_control_slave_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108748504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rsp_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "video_dma_write_avalon_dma_control_slave_agent_rsp_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108748539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "video_dma_write_avalon_dma_control_slave_agent_rdata_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108748556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_router de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router:router " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_router\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router:router\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "router" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108748709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_router_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router:router\|de2i_150_qsys_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_router_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router:router\|de2i_150_qsys_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108748735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_router_001 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_router_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router_001:router_001\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "router_001" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108748757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_router_001_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router_001:router_001\|de2i_150_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_router_001_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router_001:router_001\|de2i_150_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108748771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:pcie_ip_bar1_0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:pcie_ip_bar1_0_limiter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "pcie_ip_bar1_0_limiter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108748868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "video_dma_write_avalon_dma_control_slave_burst_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108748912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108748928 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108748962 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dma_write_avalon_dma_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_cmd_demux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_cmd_demux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108749696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_cmd_mux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_cmd_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108749734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_rsp_demux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_rsp_demux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108749786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_rsp_mux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_rsp_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 2044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108749846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108749871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108749894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "video_dma_write_avalon_dma_control_slave_rsp_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108749907 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108749931 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108749931 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108749931 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_cmd_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "video_dma_write_avalon_dma_control_slave_cmd_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 2374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108750020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "crosser" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 2606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108750070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108750086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "mm_interconnect_2" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108750552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:modular_sgdma_dispatcher_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:modular_sgdma_dispatcher_csr_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_csr_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108750651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:modular_sgdma_dispatcher_descriptor_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:modular_sgdma_dispatcher_descriptor_slave_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_descriptor_slave_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108750684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pcie_ip_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pcie_ip_cra_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "pcie_ip_cra_translator" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108750735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pcie_ip_bar2_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pcie_ip_bar2_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "pcie_ip_bar2_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108750766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:modular_sgdma_dispatcher_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:modular_sgdma_dispatcher_csr_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_csr_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108750797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:modular_sgdma_dispatcher_descriptor_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:modular_sgdma_dispatcher_descriptor_slave_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_descriptor_slave_agent" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108750843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:modular_sgdma_dispatcher_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:modular_sgdma_dispatcher_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108750891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:modular_sgdma_dispatcher_descriptor_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:modular_sgdma_dispatcher_descriptor_slave_agent_rsp_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_descriptor_slave_agent_rsp_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108750920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:modular_sgdma_dispatcher_descriptor_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:modular_sgdma_dispatcher_descriptor_slave_agent_rdata_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_descriptor_slave_agent_rdata_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108750957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_router de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router:router " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_router\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router:router\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "router" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108751008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_router_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router:router\|de2i_150_qsys_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_router_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router:router\|de2i_150_qsys_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108751050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_router_001 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_router_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router_001:router_001\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "router_001" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108751064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_router_001_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router_001:router_001\|de2i_150_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_router_001_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router_001:router_001\|de2i_150_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108751079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_router_002 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_router_002\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router_002:router_002\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "router_002" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108751092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_router_002_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router_002:router_002\|de2i_150_qsys_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_router_002_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_router_002:router_002\|de2i_150_qsys_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108751105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "pcie_ip_bar2_limiter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108751142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_csr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_csr_burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_csr_burst_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108751170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108751189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108751204 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_descriptor_slave_burst_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108751380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108751417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108751444 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108751454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_cmd_demux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_cmd_demux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "cmd_demux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108751803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_cmd_mux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_cmd_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "cmd_mux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108751830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_rsp_demux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_rsp_demux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "rsp_demux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108751893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_rsp_mux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_rsp_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "rsp_mux" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108751926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108751954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108751981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:modular_sgdma_dispatcher_csr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:modular_sgdma_dispatcher_csr_rsp_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_csr_rsp_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108751995 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108752001 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:modular_sgdma_dispatcher_csr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108752001 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:modular_sgdma_dispatcher_csr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108752001 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:modular_sgdma_dispatcher_csr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:modular_sgdma_dispatcher_descriptor_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:modular_sgdma_dispatcher_descriptor_slave_rsp_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_descriptor_slave_rsp_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108752023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:modular_sgdma_dispatcher_csr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:modular_sgdma_dispatcher_csr_cmd_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_csr_cmd_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108752071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:modular_sgdma_dispatcher_descriptor_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:modular_sgdma_dispatcher_descriptor_slave_cmd_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "modular_sgdma_dispatcher_descriptor_slave_cmd_width_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108752107 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559108752132 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:modular_sgdma_dispatcher_descriptor_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" "avalon_st_adapter_001" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108752184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001:avalon_st_adapter_001\|de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2\|de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001:avalon_st_adapter_001\|de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108752205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_irq_mapper de2i_150_qsys:u0\|de2i_150_qsys_irq_mapper:irq_mapper " "Elaborating entity \"de2i_150_qsys_irq_mapper\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_irq_mapper:irq_mapper\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "irq_mapper" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108752254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_avalon_st_adapter de2i_150_qsys:u0\|de2i_150_qsys_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"de2i_150_qsys_avalon_st_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_avalon_st_adapter:avalon_st_adapter\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "avalon_st_adapter" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108752267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_avalon_st_adapter_data_format_adapter_0 de2i_150_qsys:u0\|de2i_150_qsys_avalon_st_adapter:avalon_st_adapter\|de2i_150_qsys_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"de2i_150_qsys_avalon_st_adapter_data_format_adapter_0\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_avalon_st_adapter:avalon_st_adapter\|de2i_150_qsys_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter.v" "data_format_adapter_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108752291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_avalon_st_adapter_001 de2i_150_qsys:u0\|de2i_150_qsys_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"de2i_150_qsys_avalon_st_adapter_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "avalon_st_adapter_001" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108752304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0 de2i_150_qsys:u0\|de2i_150_qsys_avalon_st_adapter_001:avalon_st_adapter_001\|de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_avalon_st_adapter_001:avalon_st_adapter_001\|de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001.v" "data_format_adapter_0" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108752317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de2i_150_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "rst_controller" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108752333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108752348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de2i_150_qsys:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "rst_controller_002" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108752415 ""}
{ "Warning" "WSGN_SEARCH_FILE" "heart_beat.v 1 1 " "Using design file heart_beat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 heart_beat " "Found entity 1: heart_beat" {  } { { "heart_beat.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/heart_beat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108752480 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559108752480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart_beat heart_beat:heart_beat_clk50 " "Elaborating entity \"heart_beat\" for hierarchy \"heart_beat:heart_beat_clk50\"" {  } { { "de2i_150_qsys_pcie.v" "heart_beat_clk50" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108752513 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 heart_beat.v(18) " "Verilog HDL assignment warning at heart_beat.v(18): truncated value with size 32 to match size of target (26)" {  } { { "heart_beat.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/heart_beat.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559108752515 "|de2i_150_qsys_pcie|heart_beat:heart_beat_clk50"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a tx_cpl_buff 9 7 " "Port \"address_a\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1559108759185 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b tx_cpl_buff 9 7 " "Port \"address_b\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1559108759185 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw rd_bypass_fifo 7 6 " "Port \"usedw\" on the entity instantiation of \"rd_bypass_fifo\" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1559108759189 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[8\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559108759223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[7\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559108759223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bpfifo_usedw\[6\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559108759223 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1559108759223 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b cpl_ram 74 66 " "Port \"q_b\" on the entity instantiation of \"cpl_ram\" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1559108759227 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[73\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559108759302 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[72\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559108759302 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[71\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559108759302 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[70\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559108759302 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[69\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559108759302 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[68\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559108759302 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[67\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559108759302 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[66\]" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559108759302 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1559108759302 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_video_dma2_read:video_dma2_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|altsyncram_p0c1:FIFOram\|q_b\[8\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma2_read:video_dma2_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|altsyncram_p0c1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_p0c1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_p0c1.tdf" 277 2 0 } } { "db/a_dpfifo_0041.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_0041.tdf" 45 2 0 } } { "db/scfifo_b8a1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_b8a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v" 245 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 961 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma2_read:video_dma2_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_b8a1:auto_generated|a_dpfifo_0041:dpfifo|altsyncram_p0c1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_video_dma2_read:video_dma2_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|altsyncram_p0c1:FIFOram\|q_b\[9\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_video_dma2_read:video_dma2_read\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_b8a1:auto_generated\|a_dpfifo_0041:dpfifo\|altsyncram_p0c1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_p0c1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_p0c1.tdf" 307 2 0 } } { "db/a_dpfifo_0041.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_0041.tdf" 45 2 0 } } { "db/scfifo_b8a1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_b8a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v" 245 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 961 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_video_dma2_read:video_dma2_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_b8a1:auto_generated|a_dpfifo_0041:dpfifo|altsyncram_p0c1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[32\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1063 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[33\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1095 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[34\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1127 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[35\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1159 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[36\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1191 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[37\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1223 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[38\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1255 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[39\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1287 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[40\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1319 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[41\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1351 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[42\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1383 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[43\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1415 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[44\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1447 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[45\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1479 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[46\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1511 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[47\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1543 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[48\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1575 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[49\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1607 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[50\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1639 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[51\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1671 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[52\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1703 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[53\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1735 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[54\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1767 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[55\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1799 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[56\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1831 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[57\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1863 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[58\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1895 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[59\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1927 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[60\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1959 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[61\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 1991 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[62\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 2023 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[63\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 2055 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[68\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 2215 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[98\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_bfh1.tdf" 3175 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[32\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1063 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[33\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1095 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[34\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1127 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[35\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1159 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[36\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1191 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[37\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1223 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[38\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1255 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[39\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1287 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[40\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1319 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[41\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1351 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[42\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1383 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[43\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1415 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[44\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1447 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[45\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1479 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[46\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1511 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[47\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1543 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[48\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1575 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[49\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1607 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[50\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1639 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[51\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1671 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[52\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1703 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[53\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1735 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[54\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1767 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[55\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1799 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[56\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1831 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[57\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1863 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[58\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1895 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[59\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1927 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[60\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1959 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[61\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 1991 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[62\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 2023 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[63\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 2055 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[98\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1fh1.tdf" 3175 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_5tl1.tdf" 2021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[8\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_leh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_leh1.tdf" 295 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_mp31.tdf" 45 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_fj31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[9\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_leh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_leh1.tdf" 327 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_mp31.tdf" 45 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_fj31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[72\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_heh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_heh1.tdf" 2343 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_gp31.tdf" 45 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_9j31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[81\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_heh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_heh1.tdf" 2631 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_gp31.tdf" 45 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_9j31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 894 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[0\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[1\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[2\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[3\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[4\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[5\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[6\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[7\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[8\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[9\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[10\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[11\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[12\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[13\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[14\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[15\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 533 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[16\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[17\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[18\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[19\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[20\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[21\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[22\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[23\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[24\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[25\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[26\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 896 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[27\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 929 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[28\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 962 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[29\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[30\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[31\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[96\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[97\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[98\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[99\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[100\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[101\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[102\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[103\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[104\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[105\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[106\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[109\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[111\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[112\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[113\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[114\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3800 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[115\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3833 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[116\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3866 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[117\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[118\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[119\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3965 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[120\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[121\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 4031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[122\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[123\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 4097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[124\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 4130 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[125\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 4163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[126\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 4196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[127\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 4229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[32\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[33\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[34\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[35\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[36\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[37\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[38\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1292 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[39\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[40\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[41\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[42\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1424 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[43\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[44\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1490 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[45\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[46\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1556 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[47\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1589 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[48\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[49\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[50\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[51\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[52\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[53\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[54\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1820 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[55\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[56\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1886 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[57\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[58\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1952 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[59\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 1985 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[60\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 2018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[61\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 2051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[62\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 2084 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[63\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[104\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[105\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[107\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3569 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[108\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[109\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[110\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[111\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[120\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[121\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 4031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[122\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[123\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 4097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[124\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 4130 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[125\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 4163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[126\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 4196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[127\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 4229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[32\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_3oh1.tdf" 1063 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 583 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[33\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_3oh1.tdf" 1095 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 583 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[34\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_3oh1.tdf" 1127 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 583 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[35\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_3oh1.tdf" 1159 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 583 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[36\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_3oh1.tdf" 1191 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 583 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[37\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_3oh1.tdf" 1223 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 583 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[38\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_3oh1.tdf" 1255 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 583 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[39\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_3oh1.tdf" 1287 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 583 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[40\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_3oh1.tdf" 1319 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 583 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[41\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_3oh1.tdf" 1351 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 583 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[42\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_3oh1.tdf" 1383 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 583 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[43\] " "Synthesized away node \"de2i_150_qsys:u0\|write_master:dma_write_master\|scfifo:the_st_to_master_fifo\|scfifo_1b11:auto_generated\|a_dpfifo_k211:dpfifo\|altsyncram_3oh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_3oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_3oh1.tdf" 1415 2 0 } } { "db/a_dpfifo_k211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_k211.tdf" 46 2 0 } } { "db/scfifo_1b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_1b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 588 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 583 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[32\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1063 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[33\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1095 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[34\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1127 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[35\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1159 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[36\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1191 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[37\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1223 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[38\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1255 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[39\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1287 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[40\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1319 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[41\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1351 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[42\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1383 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[43\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1415 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[44\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1447 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[45\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1479 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[46\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1511 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[47\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1543 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[48\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1575 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[49\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1607 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[50\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1639 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[51\] " "Synthesized away node \"de2i_150_qsys:u0\|read_master:dma_read_master\|scfifo:the_master_to_st_fifo\|scfifo_0b11:auto_generated\|a_dpfifo_j211:dpfifo\|altsyncram_1oh1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_1oh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_1oh1.tdf" 1671 2 0 } } { "db/a_dpfifo_j211.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_dpfifo_j211.tdf" 46 2 0 } } { "db/scfifo_0b11.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/scfifo_0b11.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 572 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 534 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|altsyncram_1oh1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[20\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_sll1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_sll1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 333 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[21\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_sll1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_sll1.tdf" 713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 333 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[24\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_22m1.tdf" 809 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 333 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[25\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_22m1.tdf" 841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 333 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[26\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_22m1.tdf" 873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 333 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[27\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_22m1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 333 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[28\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_22m1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 333 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[29\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_22m1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 333 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[30\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_22m1.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 333 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[31\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_22m1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_22m1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_22m1.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 333 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767147 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1559108767147 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1559108767147 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[96\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767245 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[97\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767245 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[98\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767245 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[99\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767245 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[100\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767245 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[101\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767245 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[102\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767245 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[103\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767245 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[112\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767245 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[113\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767245 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[114\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3800 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767245 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[115\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3833 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767245 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[116\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3866 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767245 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[117\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767245 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[118\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767245 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[119\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3965 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108767245 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a119"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1559108767245 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1559108767245 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "990 " "Ignored 990 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "990 " "Ignored 990 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1559108770632 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1559108770632 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559108792752 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1559108792854 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1559108792854 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm " "Flipped 1 bits in user-encoded state machine \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108813284 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[51\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_sll1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_sll1.tdf" 1673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 333 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108819976 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[50\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_sll1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_sll1.tdf" 1641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 333 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108819976 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[49\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_sll1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_sll1.tdf" 1609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 333 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108819976 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[48\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_sll1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_sll1.tdf" 1577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 333 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108819976 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[47\] " "Synthesized away node \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_sll1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_sll1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_sll1.tdf" 1545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 333 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108819976 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a47"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1559108819976 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1559108819976 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer1_read\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer1_read\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer_write\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer_write\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer2_read\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer2_read\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|dffe515_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|dffe515_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|dffe515_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|dffe515_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|dffe515_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|dffe515_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|dffe723_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|dffe723_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 5 " "Parameter WIDTH set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|dffe723_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|dffe723_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 5 " "Parameter WIDTH set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|dffe723_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|dffe723_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 5 " "Parameter WIDTH set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay1\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay1\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 65 " "Parameter WIDTH set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|drop_bits_node_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|drop_bits_node_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|drop_bits_node_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|drop_bits_node_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay23\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay23\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|altshift:external_latency_ffs\|points_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|altshift:external_latency_ffs\|points_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|altshift:external_latency_ffs\|points_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|altshift:external_latency_ffs\|points_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559108821949 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108821949 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1559108821949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer1_read\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer1_read\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108822046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer1_read\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer1_read\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822046 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108822046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2dh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2dh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2dh1 " "Found entity 1: altsyncram_2dh1" {  } { { "db/altsyncram_2dh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_2dh1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108822196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108822196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_d0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_d0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_d0b " "Found entity 1: decode_d0b" {  } { { "db/decode_d0b.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/decode_d0b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108822321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108822321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6sb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6sb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6sb " "Found entity 1: mux_6sb" {  } { { "db/mux_6sb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/mux_6sb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108822466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108822466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer_write\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer_write\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108822524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer_write\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer_write\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822524 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108822524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edh1 " "Found entity 1: altsyncram_edh1" {  } { { "db/altsyncram_edh1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_edh1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108822682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108822682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_csb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_csb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_csb " "Found entity 1: mux_csb" {  } { { "db/mux_csb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/mux_csb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108822848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108822848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer2_read\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer2_read\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108822946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer2_read\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:buffer2_read\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108822946 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108822946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gah1 " "Found entity 1: altsyncram_gah1" {  } { { "db/altsyncram_gah1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_gah1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108823093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108823093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tqb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tqb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tqb " "Found entity 1: mux_tqb" {  } { { "db/mux_tqb.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/mux_tqb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108823262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108823262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108823334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108823334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108823334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108823334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108823334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108823334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108823334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108823334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108823334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108823334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108823334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108823334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108823334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108823334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108823334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108823334 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108823334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_84h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_84h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_84h1 " "Found entity 1: altsyncram_84h1" {  } { { "db/altsyncram_84h1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_84h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108823499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108823499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|altshift_taps:dffe515_rtl_0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|altshift_taps:dffe515_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108823713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|altshift_taps:dffe515_rtl_0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|altshift_taps:dffe515_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108823713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108823713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108823713 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108823713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0mr.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0mr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0mr " "Found entity 1: shift_taps_0mr" {  } { { "db/shift_taps_0mr.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_0mr.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108823912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108823912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_03b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_03b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_03b1 " "Found entity 1: altsyncram_03b1" {  } { { "db/altsyncram_03b1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_03b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108824069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108824069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6tf " "Found entity 1: cntr_6tf" {  } { { "db/cntr_6tf.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_6tf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108824219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108824219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tch " "Found entity 1: cntr_tch" {  } { { "db/cntr_tch.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_tch.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108824358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108824358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|altshift_taps:dffe723_rtl_0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|altshift_taps:dffe723_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108825062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|altshift_taps:dffe723_rtl_0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_alt:auto_generated\|altshift_taps:dffe723_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108825062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9 " "Parameter \"TAP_DISTANCE\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108825062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108825062 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108825062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_pkr.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_pkr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_pkr " "Found entity 1: shift_taps_pkr" {  } { { "db/shift_taps_pkr.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_pkr.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108825154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108825154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_13b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_13b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_13b1 " "Found entity 1: altsyncram_13b1" {  } { { "db/altsyncram_13b1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_13b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108825277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108825277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5tf " "Found entity 1: cntr_5tf" {  } { { "db/cntr_5tf.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_5tf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108825418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108825418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jkc " "Found entity 1: cmpr_jkc" {  } { { "db/cmpr_jkc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cmpr_jkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108825650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108825650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rch " "Found entity 1: cntr_rch" {  } { { "db/cntr_rch.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_rch.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108825804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108825804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108826530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108826531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108826531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108826531 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108826531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_n9n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_n9n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_n9n " "Found entity 1: shift_taps_n9n" {  } { { "db/shift_taps_n9n.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_n9n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108826639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108826639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q5b1 " "Found entity 1: altsyncram_q5b1" {  } { { "db/altsyncram_q5b1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_q5b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108826799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108826799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0tf " "Found entity 1: cntr_0tf" {  } { { "db/cntr_0tf.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_0tf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108826940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108826940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ikc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ikc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ikc " "Found entity 1: cmpr_ikc" {  } { { "db/cmpr_ikc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cmpr_ikc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108827085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108827085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mch " "Found entity 1: cntr_mch" {  } { { "db/cntr_mch.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_mch.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108827241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108827241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay1\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay1\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108827477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay1\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay1\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108827478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108827478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108827478 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108827478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_88n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_88n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_88n " "Found entity 1: shift_taps_88n" {  } { { "db/shift_taps_88n.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_88n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108827575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108827575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2b1 " "Found entity 1: altsyncram_s2b1" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_s2b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108827724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108827724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108828042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108828042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108828042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 65 " "Parameter \"WIDTH\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108828042 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108828042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_q9n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_q9n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_q9n " "Found entity 1: shift_taps_q9n" {  } { { "db/shift_taps_q9n.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_q9n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108828157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108828157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u5b1 " "Found entity 1: altsyncram_u5b1" {  } { { "db/altsyncram_u5b1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_u5b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108828346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108828346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_usf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_usf " "Found entity 1: cntr_usf" {  } { { "db/cntr_usf.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_usf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108828485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108828485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lch " "Found entity 1: cntr_lch" {  } { { "db/cntr_lch.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_lch.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108828649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108828649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|altshift_taps:drop_bits_node_rtl_0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|altshift_taps:drop_bits_node_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108828912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|altshift_taps:drop_bits_node_rtl_0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|altshift_taps:drop_bits_node_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108828912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108828912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108828912 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108828912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7rr.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7rr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7rr " "Found entity 1: shift_taps_7rr" {  } { { "db/shift_taps_7rr.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_7rr.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108829015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108829015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r5b1 " "Found entity 1: altsyncram_r5b1" {  } { { "db/altsyncram_r5b1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_r5b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108829157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108829157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay23\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay23\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108829659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay23\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay23\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108829660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108829660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108829660 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108829660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_m9n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_m9n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_m9n " "Found entity 1: shift_taps_m9n" {  } { { "db/shift_taps_m9n.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_m9n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108829751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108829751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tc61 " "Found entity 1: altsyncram_tc61" {  } { { "db/altsyncram_tc61.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_tc61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108829880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108829880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_s7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s7e " "Found entity 1: add_sub_s7e" {  } { { "db/add_sub_s7e.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/add_sub_s7e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108829998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108829998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jch " "Found entity 1: cntr_jch" {  } { { "db/cntr_jch.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/cntr_jch.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108830200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108830200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|altshift:external_latency_ffs\|altshift_taps:points_rtl_0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|altshift:external_latency_ffs\|altshift_taps:points_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108830425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|altshift:external_latency_ffs\|altshift_taps:points_rtl_0 " "Instantiated megafunction \"de2i_150_qsys:u0\|gaussian_ip:image_fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|altshift:external_latency_ffs\|altshift_taps:points_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108830426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108830426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559108830426 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559108830426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_mlq.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_mlq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_mlq " "Found entity 1: shift_taps_mlq" {  } { { "db/shift_taps_mlq.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_mlq.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108830522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108830522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vc61 " "Found entity 1: altsyncram_vc61" {  } { { "db/altsyncram_vc61.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_vc61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559108830670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108830670 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "29 " "29 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559108835058 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 240 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_MDIO " "bidirectional pin \"ENET_MDIO\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 247 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FAN_CTRL " "bidirectional pin \"FAN_CTRL\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 261 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[0\] " "bidirectional pin \"FS_DQ\[0\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[1\] " "bidirectional pin \"FS_DQ\[1\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[2\] " "bidirectional pin \"FS_DQ\[2\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[3\] " "bidirectional pin \"FS_DQ\[3\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[4\] " "bidirectional pin \"FS_DQ\[4\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[5\] " "bidirectional pin \"FS_DQ\[5\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[6\] " "bidirectional pin \"FS_DQ\[6\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[7\] " "bidirectional pin \"FS_DQ\[7\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[8\] " "bidirectional pin \"FS_DQ\[8\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[9\] " "bidirectional pin \"FS_DQ\[9\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[10\] " "bidirectional pin \"FS_DQ\[10\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[11\] " "bidirectional pin \"FS_DQ\[11\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[12\] " "bidirectional pin \"FS_DQ\[12\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[13\] " "bidirectional pin \"FS_DQ\[13\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[14\] " "bidirectional pin \"FS_DQ\[14\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[15\] " "bidirectional pin \"FS_DQ\[15\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[16\] " "bidirectional pin \"FS_DQ\[16\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[17\] " "bidirectional pin \"FS_DQ\[17\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[18\] " "bidirectional pin \"FS_DQ\[18\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[19\] " "bidirectional pin \"FS_DQ\[19\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[20\] " "bidirectional pin \"FS_DQ\[20\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[21\] " "bidirectional pin \"FS_DQ\[21\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[22\] " "bidirectional pin \"FS_DQ\[22\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[23\] " "bidirectional pin \"FS_DQ\[23\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[24\] " "bidirectional pin \"FS_DQ\[24\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[25\] " "bidirectional pin \"FS_DQ\[25\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[26\] " "bidirectional pin \"FS_DQ\[26\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[27\] " "bidirectional pin \"FS_DQ\[27\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[28\] " "bidirectional pin \"FS_DQ\[28\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[29\] " "bidirectional pin \"FS_DQ\[29\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[30\] " "bidirectional pin \"FS_DQ\[30\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[31\] " "bidirectional pin \"FS_DQ\[31\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "G_SENSOR_SDAT " "bidirectional pin \"G_SENSOR_SDAT\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 279 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_N1 " "bidirectional pin \"HSMC_CLKOUT_N1\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_N2 " "bidirectional pin \"HSMC_CLKOUT_N2\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_P1 " "bidirectional pin \"HSMC_CLKOUT_P1\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 300 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_P2 " "bidirectional pin \"HSMC_CLKOUT_P2\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 301 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "bidirectional pin \"HSMC_D\[0\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 302 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "bidirectional pin \"HSMC_D\[1\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 302 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "bidirectional pin \"HSMC_D\[2\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 302 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "bidirectional pin \"HSMC_D\[3\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 302 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_I2C_SDAT " "bidirectional pin \"HSMC_I2C_SDAT\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[0\] " "bidirectional pin \"HSMC_RX_D_N\[0\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[1\] " "bidirectional pin \"HSMC_RX_D_N\[1\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[2\] " "bidirectional pin \"HSMC_RX_D_N\[2\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[3\] " "bidirectional pin \"HSMC_RX_D_N\[3\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[4\] " "bidirectional pin \"HSMC_RX_D_N\[4\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[5\] " "bidirectional pin \"HSMC_RX_D_N\[5\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[6\] " "bidirectional pin \"HSMC_RX_D_N\[6\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[7\] " "bidirectional pin \"HSMC_RX_D_N\[7\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[8\] " "bidirectional pin \"HSMC_RX_D_N\[8\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[9\] " "bidirectional pin \"HSMC_RX_D_N\[9\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[10\] " "bidirectional pin \"HSMC_RX_D_N\[10\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[11\] " "bidirectional pin \"HSMC_RX_D_N\[11\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[12\] " "bidirectional pin \"HSMC_RX_D_N\[12\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[13\] " "bidirectional pin \"HSMC_RX_D_N\[13\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[14\] " "bidirectional pin \"HSMC_RX_D_N\[14\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[15\] " "bidirectional pin \"HSMC_RX_D_N\[15\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[16\] " "bidirectional pin \"HSMC_RX_D_N\[16\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[0\] " "bidirectional pin \"HSMC_RX_D_P\[0\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[1\] " "bidirectional pin \"HSMC_RX_D_P\[1\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[2\] " "bidirectional pin \"HSMC_RX_D_P\[2\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[3\] " "bidirectional pin \"HSMC_RX_D_P\[3\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[4\] " "bidirectional pin \"HSMC_RX_D_P\[4\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[5\] " "bidirectional pin \"HSMC_RX_D_P\[5\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[6\] " "bidirectional pin \"HSMC_RX_D_P\[6\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[7\] " "bidirectional pin \"HSMC_RX_D_P\[7\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[8\] " "bidirectional pin \"HSMC_RX_D_P\[8\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[9\] " "bidirectional pin \"HSMC_RX_D_P\[9\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[10\] " "bidirectional pin \"HSMC_RX_D_P\[10\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[11\] " "bidirectional pin \"HSMC_RX_D_P\[11\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[12\] " "bidirectional pin \"HSMC_RX_D_P\[12\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[13\] " "bidirectional pin \"HSMC_RX_D_P\[13\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[14\] " "bidirectional pin \"HSMC_RX_D_P\[14\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[15\] " "bidirectional pin \"HSMC_RX_D_P\[15\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[16\] " "bidirectional pin \"HSMC_RX_D_P\[16\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[0\] " "bidirectional pin \"HSMC_TX_D_N\[0\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[1\] " "bidirectional pin \"HSMC_TX_D_N\[1\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[2\] " "bidirectional pin \"HSMC_TX_D_N\[2\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[3\] " "bidirectional pin \"HSMC_TX_D_N\[3\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[4\] " "bidirectional pin \"HSMC_TX_D_N\[4\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[5\] " "bidirectional pin \"HSMC_TX_D_N\[5\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[6\] " "bidirectional pin \"HSMC_TX_D_N\[6\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[7\] " "bidirectional pin \"HSMC_TX_D_N\[7\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[8\] " "bidirectional pin \"HSMC_TX_D_N\[8\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[9\] " "bidirectional pin \"HSMC_TX_D_N\[9\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[10\] " "bidirectional pin \"HSMC_TX_D_N\[10\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[11\] " "bidirectional pin \"HSMC_TX_D_N\[11\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[12\] " "bidirectional pin \"HSMC_TX_D_N\[12\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[13\] " "bidirectional pin \"HSMC_TX_D_N\[13\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[14\] " "bidirectional pin \"HSMC_TX_D_N\[14\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[15\] " "bidirectional pin \"HSMC_TX_D_N\[15\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[16\] " "bidirectional pin \"HSMC_TX_D_N\[16\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[0\] " "bidirectional pin \"HSMC_TX_D_P\[0\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[1\] " "bidirectional pin \"HSMC_TX_D_P\[1\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[2\] " "bidirectional pin \"HSMC_TX_D_P\[2\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[3\] " "bidirectional pin \"HSMC_TX_D_P\[3\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[4\] " "bidirectional pin \"HSMC_TX_D_P\[4\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[5\] " "bidirectional pin \"HSMC_TX_D_P\[5\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[6\] " "bidirectional pin \"HSMC_TX_D_P\[6\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[7\] " "bidirectional pin \"HSMC_TX_D_P\[7\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[8\] " "bidirectional pin \"HSMC_TX_D_P\[8\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[9\] " "bidirectional pin \"HSMC_TX_D_P\[9\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[10\] " "bidirectional pin \"HSMC_TX_D_P\[10\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[11\] " "bidirectional pin \"HSMC_TX_D_P\[11\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[12\] " "bidirectional pin \"HSMC_TX_D_P\[12\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[13\] " "bidirectional pin \"HSMC_TX_D_P\[13\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[14\] " "bidirectional pin \"HSMC_TX_D_P\[14\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[15\] " "bidirectional pin \"HSMC_TX_D_P\[15\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[16\] " "bidirectional pin \"HSMC_TX_D_P\[16\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 312 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559108836134 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1559108836134 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 442 -1 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 374 -1 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 356 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 87 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 207 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2991 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 50 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 215 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 968 -1 0 } } { "db/dcfifo_vok1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dcfifo_vok1.tdf" 69 2 0 } } { "db/dcfifo_vok1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/dcfifo_vok1.tdf" 73 2 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 366 -1 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v" 306 -1 0 } } { "db/a_graycounter_4b7.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_graycounter_4b7.tdf" 32 2 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 88 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 376 -1 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 55 -1 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 29 -1 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 96 -1 0 } } { "db/a_graycounter_0pc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_graycounter_0pc.tdf" 32 2 0 } } { "db/a_graycounter_4b7.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_graycounter_4b7.tdf" 50 2 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 89 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2989 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" 246 -1 0 } } { "db/a_graycounter_0pc.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/a_graycounter_0pc.tdf" 50 2 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 82 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 84 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 85 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 752 -1 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 149 -1 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 139 -1 0 } } { "de2i_150_qsys/synthesis/submodules/write_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v" 203 -1 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 266 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 71 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 384 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3776 -1 0 } } { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 120 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 263 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 654 -1 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 231 -1 0 } } { "lpm_ff.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 747 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 511 -1 0 } } { "de2i_150_qsys/synthesis/submodules/read_master.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v" 228 -1 0 } } { "db/shift_taps_2kv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_2kv.tdf" 39 2 0 } } { "db/shift_taps_blv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_blv.tdf" 39 2 0 } } { "db/shift_taps_ujv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_ujv.tdf" 39 2 0 } } { "db/shift_taps_mgv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_mgv.tdf" 39 2 0 } } { "db/shift_taps_flv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_flv.tdf" 39 2 0 } } { "db/shift_taps_0mr.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_0mr.tdf" 39 2 0 } } { "db/shift_taps_pkr.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_pkr.tdf" 39 2 0 } } { "db/shift_taps_div.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_div.tdf" 39 2 0 } } { "db/shift_taps_jjv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_jjv.tdf" 39 2 0 } } { "db/shift_taps_tjv.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_tjv.tdf" 39 2 0 } } { "db/shift_taps_n9n.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_n9n.tdf" 39 2 0 } } { "db/shift_taps_q9n.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_q9n.tdf" 39 2 0 } } { "db/shift_taps_m9n.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_m9n.tdf" 42 2 0 } } { "db/shift_taps_mlq.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_mlq.tdf" 42 2 0 } } { "db/shift_taps_88n.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_88n.tdf" 39 2 0 } } { "db/shift_taps_7rr.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/shift_taps_7rr.tdf" 39 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1559108836575 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1559108836577 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[108\] " "Synthesized away node \"de2i_150_qsys:u0\|dispatcher:modular_sgdma_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_30d1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_30d1.tdf" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/db/altsyncram_30d1.tdf" 3602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "de2i_150_qsys/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v" 306 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v" 666 0 0 } } { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108839665 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a108"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1559108839665 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1559108839665 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_GTX_CLK GND " "Pin \"ENET_GTX_CLK\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|ENET_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_MDC GND " "Pin \"ENET_MDC\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|ENET_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[0\] GND " "Pin \"ENET_TX_DATA\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|ENET_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[1\] GND " "Pin \"ENET_TX_DATA\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|ENET_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[2\] GND " "Pin \"ENET_TX_DATA\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|ENET_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[3\] GND " "Pin \"ENET_TX_DATA\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|ENET_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_EN GND " "Pin \"ENET_TX_EN\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|ENET_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_ER GND " "Pin \"ENET_TX_ER\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|ENET_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RESET_N GND " "Pin \"FL_RESET_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FL_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[0\] GND " "Pin \"FS_ADDR\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[1\] GND " "Pin \"FS_ADDR\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[2\] GND " "Pin \"FS_ADDR\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[3\] GND " "Pin \"FS_ADDR\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[4\] GND " "Pin \"FS_ADDR\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[5\] GND " "Pin \"FS_ADDR\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[6\] GND " "Pin \"FS_ADDR\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[7\] GND " "Pin \"FS_ADDR\[7\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[8\] GND " "Pin \"FS_ADDR\[8\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[9\] GND " "Pin \"FS_ADDR\[9\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[10\] GND " "Pin \"FS_ADDR\[10\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[11\] GND " "Pin \"FS_ADDR\[11\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[12\] GND " "Pin \"FS_ADDR\[12\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[13\] GND " "Pin \"FS_ADDR\[13\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[14\] GND " "Pin \"FS_ADDR\[14\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[15\] GND " "Pin \"FS_ADDR\[15\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[16\] GND " "Pin \"FS_ADDR\[16\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[17\] GND " "Pin \"FS_ADDR\[17\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[18\] GND " "Pin \"FS_ADDR\[18\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[19\] GND " "Pin \"FS_ADDR\[19\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[20\] GND " "Pin \"FS_ADDR\[20\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[21\] GND " "Pin \"FS_ADDR\[21\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[22\] GND " "Pin \"FS_ADDR\[22\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[23\] GND " "Pin \"FS_ADDR\[23\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[24\] GND " "Pin \"FS_ADDR\[24\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[25\] GND " "Pin \"FS_ADDR\[25\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[26\] GND " "Pin \"FS_ADDR\[26\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|FS_ADDR[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_SCLK GND " "Pin \"G_SENSOR_SCLK\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|G_SENSOR_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HSMC_CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_I2C_SCLK GND " "Pin \"HSMC_I2C_SCLK\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|HSMC_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 323 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCIE_WAKE_N VCC " "Pin \"PCIE_WAKE_N\" is stuck at VCC" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|PCIE_WAKE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 342 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADSC_N GND " "Pin \"SSRAM_ADSC_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 352 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|SSRAM_ADSC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADSP_N GND " "Pin \"SSRAM_ADSP_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|SSRAM_ADSP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADV_N GND " "Pin \"SSRAM_ADV_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|SSRAM_ADV_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[0\] GND " "Pin \"SSRAM_BE\[0\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|SSRAM_BE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[1\] GND " "Pin \"SSRAM_BE\[1\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|SSRAM_BE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[2\] GND " "Pin \"SSRAM_BE\[2\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|SSRAM_BE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[3\] GND " "Pin \"SSRAM_BE\[3\]\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|SSRAM_BE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_CLK GND " "Pin \"SSRAM_CLK\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|SSRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_GW_N GND " "Pin \"SSRAM_GW_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|SSRAM_GW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_OE_N GND " "Pin \"SSRAM_OE_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|SSRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_WE_N GND " "Pin \"SSRAM_WE_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|SSRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM0_CE_N GND " "Pin \"SSRAM0_CE_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|SSRAM0_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM1_CE_N GND " "Pin \"SSRAM1_CE_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 361 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|SSRAM1_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559108856890 "|de2i_150_qsys_pcie|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559108856890 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2286 " "2286 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559108886922 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|Add2~20 " "Logic cell \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|Add2~20\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "Add2~20" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 389 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108887273 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1559108887273 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108888558 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559108891631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559108891631 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559108891631 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vok1 " "Entity dcfifo_vok1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559108891631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe17\|dffe18a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559108891631 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559108891631 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Analysis & Synthesis" 0 -1 1559108891631 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de2i_150_qsys_pcie.out.sdc " "Synopsys Design Constraints File file not found: 'de2i_150_qsys_pcie.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1559108892069 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys_pcie.sdc " "Reading SDC File: 'de2i_150_qsys_pcie.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1559108892070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 17 *central_clk_div0* clock " "Ignored filter at de2i_150_qsys_pcie.sdc(17): *central_clk_div0* could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108892071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 17 *_hssi_pcie_hip* clock " "Ignored filter at de2i_150_qsys_pcie.sdc(17): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108892071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 17 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(17): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108892071 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108892071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 17 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(17): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108892072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 18 refclk*clkout clock " "Ignored filter at de2i_150_qsys_pcie.sdc(18): refclk*clkout could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108892072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 18 *div0*coreclkout clock " "Ignored filter at de2i_150_qsys_pcie.sdc(18): *div0*coreclkout could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108892072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 18 Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(18): Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\] " "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108892072 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108892072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups de2i_150_qsys_pcie.sdc 18 Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements " "Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(18): Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108892073 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -phase -101.25 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -phase -101.25 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{u0\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 25 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 25 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559108892143 ""}  } {  } 0 332110 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108892143 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1559108892145 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1559108892146 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1559108892279 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1559108892402 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108892912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108892913 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108892913 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108892936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108892936 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108892936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108892956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108892957 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108892957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108892957 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108892957 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108892957 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1559108893006 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1559108893043 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Analysis & Synthesis" 0 0 1559108893131 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893206 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893206 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893240 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893280 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893325 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893325 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893360 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893360 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893395 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893436 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893436 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893477 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893517 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893517 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893556 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893593 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893630 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893669 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893709 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893709 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893755 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893755 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893793 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893793 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893793 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893825 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893825 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893873 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893873 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893914 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893952 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893952 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893988 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108893989 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108893989 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108894022 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894022 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108894053 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894053 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108894089 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108894134 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894134 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108894172 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894172 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108894208 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108894237 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108894267 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894267 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108894339 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108894376 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894376 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108894445 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894445 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108894474 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108894506 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894506 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108894542 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108894576 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108894614 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894614 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108894650 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894650 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559108894678 ""}  } { { "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108894678 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559108894937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559108894937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559108894937 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Analysis & Synthesis" 0 -1 1559108894937 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108895588 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1559108895605 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 18 clocks " "Found 18 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_1 " "  20.000   clock_50_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_2 " "  20.000   clock_50_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_3 " "  20.000   clock_50_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie_ref_clk " "  10.000 pcie_ref_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\] " "   6.666 u0\|altpll_qsys\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u0\|altpll_qsys\|sd1\|pll7\|clk\[1\] " "   6.666 u0\|altpll_qsys\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\] " "  40.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[3\] " "  10.000 u0\|altpll_qsys\|sd1\|pll7\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk " "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      vga_clk " "  40.000      vga_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559108895605 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108895605 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108897712 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 237 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 237 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1559108921735 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108921775 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1371 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1371 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1559108930700 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:42 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:42" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108930790 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.map.smsg " "Generated suppressed messages file C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108935120 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 2 0 0 " "Adding 9 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559108948184 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559108948184 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "24 " "Optimize away 24 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[18\] " "Node: \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[18\]\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108950259 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[17\] " "Node: \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[17\]\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108950259 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[16\] " "Node: \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[16\]\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108950259 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[15\] " "Node: \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[15\]\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108950259 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[14\] " "Node: \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[14\]\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108950259 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[13\] " "Node: \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[13\]\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108950259 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[12\] " "Node: \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[12\]\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108950259 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[11\] " "Node: \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[11\]\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108950259 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[10\] " "Node: \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[10\]\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108950259 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[9\] " "Node: \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[9\]\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108950259 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[8\] " "Node: \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[8\]\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108950259 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[7\] " "Node: \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[7\]\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108950259 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[6\] " "Node: \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[6\]\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108950259 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[5\] " "Node: \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[5\]\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108950259 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[4\] " "Node: \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[4\]\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108950259 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[3\] " "Node: \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[3\]\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108950259 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[2\] " "Node: \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[2\]\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108950259 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[1\] " "Node: \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[1\]\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108950259 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[0\] " "Node: \"de2i_150_qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[0\]\"" {  } { { "de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108950259 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1559108950259 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "1 " "Design contains 1 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FS_ADDR\[0\] " "Pin \"FS_ADDR\[0\]\" is virtual output pin" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 272 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1559108950607 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1559108950607 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "57 " "Design contains 57 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 218 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 221 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT_N " "No output dependent on input pin \"ENET_INT_N\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 244 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|ENET_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_LINK100 " "No output dependent on input pin \"ENET_LINK100\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 245 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|ENET_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_CLK " "No output dependent on input pin \"ENET_RX_CLK\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 249 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|ENET_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_COL " "No output dependent on input pin \"ENET_RX_COL\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|ENET_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_CRS " "No output dependent on input pin \"ENET_RX_CRS\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|ENET_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[0\] " "No output dependent on input pin \"ENET_RX_DATA\[0\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|ENET_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[1\] " "No output dependent on input pin \"ENET_RX_DATA\[1\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|ENET_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[2\] " "No output dependent on input pin \"ENET_RX_DATA\[2\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|ENET_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[3\] " "No output dependent on input pin \"ENET_RX_DATA\[3\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|ENET_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DV " "No output dependent on input pin \"ENET_RX_DV\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 253 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|ENET_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_ER " "No output dependent on input pin \"ENET_RX_ER\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|ENET_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_TX_CLK " "No output dependent on input pin \"ENET_TX_CLK\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|ENET_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 266 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT1 " "No output dependent on input pin \"G_SENSOR_INT1\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 277 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|G_SENSOR_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN0 " "No output dependent on input pin \"HSMC_CLKIN0\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|HSMC_CLKIN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_N1 " "No output dependent on input pin \"HSMC_CLKIN_N1\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|HSMC_CLKIN_N1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_N2 " "No output dependent on input pin \"HSMC_CLKIN_N2\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|HSMC_CLKIN_N2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P1 " "No output dependent on input pin \"HSMC_CLKIN_P1\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 295 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|HSMC_CLKIN_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P2 " "No output dependent on input pin \"HSMC_CLKIN_P2\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|HSMC_CLKIN_P2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 315 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 318 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 318 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 318 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 318 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 345 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 348 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 367 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 369 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 371 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "de2i_150_qsys_pcie.v" "" { Text "C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys_pcie.v" 376 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559108952551 "|de2i_150_qsys_pcie|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559108952551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26208 " "Implemented 26208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "63 " "Implemented 63 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559108952554 ""} { "Info" "ICUT_CUT_TM_OPINS" "206 " "Implemented 206 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559108952554 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "195 " "Implemented 195 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1559108952554 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24284 " "Implemented 24284 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559108952554 ""} { "Info" "ICUT_CUT_TM_RAMS" "1451 " "Implemented 1451 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1559108952554 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1559108952554 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559108952554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1017 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1017 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1462 " "Peak virtual memory: 1462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559108953534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 12:49:13 2019 " "Processing ended: Wed May 29 12:49:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559108953534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:25 " "Elapsed time: 00:05:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559108953534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:16 " "Total CPU time (on all processors): 00:05:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559108953534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559108953534 ""}
