<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>PMCCFILTR_EL0</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">PMCCFILTR_EL0, Performance Monitors Cycle Counter Filter Register</h1><p>The PMCCFILTR_EL0 characteristics are:</p><h2>Purpose</h2><p>Determines the modes in which the Cycle Counter, PMU.PMCCNTR_EL0, increments.</p><h2>Configuration</h2><p>External register PMCCFILTR_EL0 bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0[31:0]</a> <ins>when FEAT_PMUv3_EXT32 is implemented.</ins><del>.</del></p><p>External register PMCCFILTR_EL0 bits [63:<ins>0</ins><del>32</del>] are architecturally mapped to AArch64 System register <a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0[63:<ins>0</ins><del>32</del>]</a> when FEAT_PMUv3_EXT64 is implemented.</p><p>External register PMCCFILTR_EL0 bits [31:0] are architecturally mapped to AArch32 System register <a href="AArch32-pmccfiltr.html">PMCCFILTR[31:0]</a>.</p><p>This register is present only when FEAT_PMUv3_EXT is implemented. Otherwise, direct accesses to PMCCFILTR_EL0 are <span class="arm-defined-word">RES0</span>.</p><p>PMCCFILTR_EL0 is in the Core power domain.</p><p>On a Warm or Cold reset, RW fields in this register reset to:</p><ul><li><p>Architecturally <span class="arm-defined-word">UNKNOWN</span> values if the reset is to an Exception level that is using AArch64.</p></li><li><p>0 if the reset is to an Exception level that is using AArch32.</p></li></ul><p>The register is not affected by an External debug reset.</p><h2>Attributes</h2><ul><li><del>64-bit register when FEAT_PMUv3_EXT64 is implemented
</del></li><li><del>32-bit register otherwise
</del></li></ul><p>PMCCFILTR_EL0 is a<ins> 64-bit register.</ins><del>:</del></p><p>This  register is part of the <a href="pmu.html">PMU</a> block.</p><h2>Field descriptions</h2><h3><del class="nocount">When FEAT_PMUv3_EXT64 is implemented:</del></h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_32">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31">P</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_30">U</a></td><td class="lr" colspan="1"><a href="#fieldset_0-29_29-1">NSK</a></td><td class="lr" colspan="1"><a href="#fieldset_0-28_28-1">NSU</a></td><td class="lr" colspan="1"><a href="#fieldset_0-27_27-1">NSH</a></td><td class="lr" colspan="1"><a href="#fieldset_0-26_26-1">M</a></td><td class="lr" colspan="1"><a href="#fieldset_0-25_25">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-24_24-1">SH</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_23-1">T</a></td><td class="lr" colspan="1"><a href="#fieldset_0-22_22-1">RLK</a></td><td class="lr" colspan="1"><a href="#fieldset_0-21_21-1">RLU</a></td><td class="lr" colspan="1"><a href="#fieldset_0-20_20-1">RLH</a></td><td class="lr" colspan="20"><a href="#fieldset_0-19_0">RES0</a></td></tr></tbody></table><h4 id="fieldset_0-63_32">Bits [63:32]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-31_31">P, bit [31]</h4><div class="field"><p><del>If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the PMCCFILTR_EL0.NSK bit.</del></p><p><del>If </del><span class="xref"><del>FEAT_RME</del></span><del> is implemented, then counting in Realm EL1 is further controlled by the PMCCFILTR_EL0.RLK bit.</del></p><p><ins>EL1</ins><del>Privileged</del> <ins>filtering.</ins><del>filtering</del> <del>bit. </del>Controls counting<ins> cycles</ins> in EL1.</p><table class="valuetable"><tr><th>P</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><ins>This</ins><del>Count</del> <ins>field</ins><del>cycles</del> <ins>has</ins><del>in</del> <ins>no effect on filtering of cycles.</ins><del>EL1.</del></p></td></tr><tr><td class="bitfield">0b1</td><td><p><ins>Cycles</ins><del>Do</del> <ins>in</ins><del>not</del> <ins>EL1</ins><del>count</del> <ins>are</ins><del>cycles</del> <ins>not</ins><del>in</del> <ins>counted.</ins><del>EL1.</del></p></td></tr></table><p><ins>If Secure and Non-secure states are implemented, then counting cycles in Non-secure EL1 is further controlled by PMCCFILTR_EL0.NSK.</ins></p><p><ins>If </ins><span class="xref"><ins>FEAT_RME</ins></span><ins> is implemented, then counting cycles in Realm EL1 is further controlled by PMCCFILTR_EL0.RLK.</ins></p><p><ins>If EL3 is implemented, then counting cycles in EL3 is further controlled by PMCCFILTR_EL0.M.</ins></p><p><ins>The reset behavior of this field is:</ins></p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul></div><h4 id="fieldset_0-30_30">U, bit [30]</h4><div class="field"><p><del>If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the PMCCFILTR_EL0.NSU bit.</del></p><p><del>If </del><span class="xref"><del>FEAT_RME</del></span><del> is implemented, then counting in Realm EL0 is further controlled by the PMCCFILTR_EL0.RLU bit.</del></p><p><ins>EL0</ins><del>User</del> <ins>filtering.</ins><del>filtering</del> <del>bit. </del>Controls counting<ins> cycles</ins> in EL0.</p><table class="valuetable"><tr><th>U</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><ins>This</ins><del>Count</del> <ins>field</ins><del>cycles</del> <ins>has</ins><del>in</del> <ins>no effect on filtering of cycles.</ins><del>EL0.</del></p></td></tr><tr><td class="bitfield">0b1</td><td><p><ins>Cycles</ins><del>Do</del> <ins>in</ins><del>not</del> <ins>EL0</ins><del>count</del> <ins>are</ins><del>cycles</del> <ins>not</ins><del>in</del> <ins>counted.</ins><del>EL0.</del></p></td></tr></table><p><ins>If Secure and Non-secure states are implemented, then counting cycles in Non-secure EL0 is further controlled by PMCCFILTR_EL0.NSU.</ins></p><p><ins>If </ins><span class="xref"><ins>FEAT_RME</ins></span><ins> is implemented, then counting cycles in Realm EL0 is further controlled by PMCCFILTR_EL0.RLU.</ins></p><p><ins>The reset behavior of this field is:</ins></p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul></div><h4 id="fieldset_0-29_29-1">NSK, bit [29]<span class="condition"><br/>When EL3 is implemented:
                        </span></h4><div class="field"><p>Non-secure EL1 <ins>filtering.</ins><del>(kernel)</del> <ins>Controls</ins><del>modes</del> <ins>counting</ins><del>filtering</del> <ins>cycles</ins><del>bit.</del> <ins>in</ins><del>Controls</del> <ins>Non-secure EL1. If PMCCFILTR_EL0.NSK is not equal to PMCCFILTR_EL0.P, then cycles in Non-secure EL1 are not counted. Otherwise, PMCCFILTR_EL0.NSK has no effect on filtering of cycles</ins><del>counting</del> in Non-secure EL1.</p><p><del>If the value of this bit is equal to the value of the PMCCFILTR_EL0.P bit, cycles in Non-secure EL1 are counted.</del></p><p><del>Otherwise, cycles in Non-secure EL1 are not counted.</del></p><table class="valuetable"><tr><th><ins>NSK</ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b0</ins></td><td><p><ins>When PMCCFILTR_EL0.P == 0, this field has no effect on filtering of cycles.</ins></p><p><ins>When PMCCFILTR_EL0.P == 1, cycles in Non-secure EL1 are not counted.</ins></p></td></tr><tr><td class="bitfield"><ins>0b1</ins></td><td><p><ins>When PMCCFILTR_EL0.P == 0, cycles in Non-secure EL1 are not counted.</ins></p><p><ins>When PMCCFILTR_EL0.P == 1, this field has no effect on filtering of cycles.</ins></p></td></tr></table><p><ins>The reset behavior of this field is:</ins></p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul></div><h4 id="fieldset_0-29_29-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-28_28-1">NSU, bit [28]<span class="condition"><br/>When EL3 is implemented:
                        </span></h4><div class="field"><p>Non-secure EL0 <ins>filtering.</ins><del>(Unprivileged)</del> <del>filtering bit. </del>Controls counting<ins> cycles in Non-secure EL0. If PMCCFILTR_EL0.NSU is not equal to PMCCFILTR_EL0.U, then cycles in Non-secure EL0 are not counted. Otherwise, PMCCFILTR_EL0.NSU has no effect on filtering of cycles</ins> in Non-secure EL0.</p><p><del>If the value of this bit is equal to the value of the PMCCFILTR_EL0.U bit, cycles in Non-secure EL0 are counted.</del></p><p><del>Otherwise, cycles in Non-secure EL0 are not counted.</del></p><table class="valuetable"><tr><th><ins>NSU</ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b0</ins></td><td><p><ins>When PMCCFILTR_EL0.U == 0, this field has no effect on filtering of cycles.</ins></p><p><ins>When PMCCFILTR_EL0.U == 1, cycles in Non-secure EL0 are not counted.</ins></p></td></tr><tr><td class="bitfield"><ins>0b1</ins></td><td><p><ins>When PMCCFILTR_EL0.U == 0, cycles in Non-secure EL0 are not counted.</ins></p><p><ins>When PMCCFILTR_EL0.U == 1, this field has no effect on filtering of cycles.</ins></p></td></tr></table><p><ins>The reset behavior of this field is:</ins></p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul></div><h4 id="fieldset_0-28_28-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-27_27-1">NSH, bit [27]<span class="condition"><br/>When EL2 is implemented:
                        </span></h4><div class="field"><p><del>If </del><span class="xref"><del>FEAT_SEL2</del></span><del> and EL3 are implemented, counting in Secure EL2 is further controlled by the PMCCFILTR_EL0.SH bit.</del></p><p><del>If </del><span class="xref"><del>FEAT_RME</del></span><del> is implemented, then counting in Realm EL2 is further controlled by the PMCCFILTR_EL0.RLH bit.</del></p><p>EL2 <ins>filtering.</ins><del>(Hypervisor)</del> <del>filtering bit. </del>Controls counting<ins> cycles</ins> in EL2.</p><table class="valuetable"><tr><th>NSH</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><ins>Cycles</ins><del>Do</del> <ins>in</ins><del>not</del> <ins>EL2</ins><del>count</del> <ins>are</ins><del>cycles</del> <ins>not</ins><del>in</del> <ins>counted.</ins><del>EL2.</del></p></td></tr><tr><td class="bitfield">0b1</td><td><p><ins>This</ins><del>Count</del> <ins>field</ins><del>cycles</del> <ins>has</ins><del>in</del> <ins>no effect on filtering of cycles.</ins><del>EL2.</del></p></td></tr></table><p><ins>If EL3 is implemented and </ins><span class="xref"><ins>FEAT_SEL2</ins></span><ins> is implemented, then counting cycles in Secure EL2 is further controlled by PMCCFILTR_EL0.SH.</ins></p><p><ins>If </ins><span class="xref"><ins>FEAT_RME</ins></span><ins> is implemented, then counting cycles in Realm EL2 is further controlled by PMCCFILTR_EL0.RLH.</ins></p><p><ins>The reset behavior of this field is:</ins></p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul></div><h4 id="fieldset_0-27_27-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-26_26-1">M, bit [26]<span class="condition"><br/>When EL3 is implemented:
                        </span></h4><div class="field"><p><ins>EL3</ins><del>Secure</del> <ins>filtering. Controls counting cycles in EL3. If PMCCFILTR_EL0.M is not equal to PMCCFILTR_EL0.P, then cycles in </ins>EL3 <ins>are not counted. Otherwise, PMCCFILTR_EL0.M has no effect on </ins>filtering <ins>of cycles in EL3.</ins><del>bit.</del></p><p><del>If the value of this bit is equal to the value of the PMCCFILTR_EL0.P bit, cycles in Secure EL3 are counted.</del></p><p><del>Otherwise, cycles in Secure EL3 are not counted.</del></p><p><del>Most applications can ignore this field and set its value to 0.</del></p><div class="note"><span class="note-header"><del class="nocount">Note</del></span><p><del>This field is not visible in the AArch32 </del><a href="AArch32-pmccfiltr.html"><del>PMCCFILTR</del></a><del> System register.</del></p></div><table class="valuetable"><tr><th><ins>M</ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b0</ins></td><td><p><ins>When PMCCFILTR_EL0.P == 0, this field has no effect on filtering of cycles.</ins></p><p><ins>When PMCCFILTR_EL0.P == 1, cycles in EL3 are not counted.</ins></p></td></tr><tr><td class="bitfield"><ins>0b1</ins></td><td><p><ins>When PMCCFILTR_EL0.P == 0, cycles in EL3 are not counted.</ins></p><p><ins>When PMCCFILTR_EL0.P == 1, this field has no effect on filtering of cycles.</ins></p></td></tr></table><p><ins>The reset behavior of this field is:</ins></p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul></div><h4 id="fieldset_0-26_26-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-25_25">Bit [25]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-24_24-1">SH, bit [24]<span class="condition"><br/>When <ins>EL3</ins><del>FEAT_SEL2</del> is implemented and <ins>FEAT_SEL2</ins><del>EL3</del> is implemented:
                        </span></h4><div class="field"><p>Secure EL2 filtering.<ins> Controls counting cycles in Secure EL2. If PMCCFILTR_EL0.SH is equal to PMCCFILTR_EL0.NSH, then cycles in Secure EL2 are not counted. Otherwise, PMCCFILTR_EL0.SH has no effect on filtering of cycles in Secure EL2.</ins></p><p><del>If the value of this bit is not equal to the value of the PMCCFILTR_EL0.NSH bit, cycles in Secure EL2 are counted.</del></p><p><del>Otherwise, cycles in Secure EL2 are not counted.</del></p><div class="note"><span class="note-header"><del class="nocount">Note</del></span><p><del>This field is not visible in the AArch32 </del><a href="AArch32-pmccfiltr.html"><del>PMCCFILTR</del></a><del> System register.</del></p></div><table class="valuetable"><tr><th><ins>SH</ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b0</ins></td><td><p><ins>When PMCCFILTR_EL0.NSH == 0, cycles in Secure EL2 are not counted.</ins></p><p><ins>When PMCCFILTR_EL0.NSH == 1, this field has no effect on filtering of cycles.</ins></p></td></tr><tr><td class="bitfield"><ins>0b1</ins></td><td><p><ins>When PMCCFILTR_EL0.NSH == 0, this field has no effect on filtering of cycles.</ins></p><p><ins>When PMCCFILTR_EL0.NSH == 1, cycles in Secure EL2 are not counted.</ins></p></td></tr></table><p><ins>The reset behavior of this field is:</ins></p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul><p><ins>Accessing this field has the following behavior:</ins></p><ul><li><ins>When !IsSecureEL2Enabled(), access to this field
                            is </ins><span class="access_level"><ins>RES0</ins></span><ins>.</ins></li><li><ins>
                Otherwise,
                
            access to this field
            is </ins><span class="access_level"><ins>RW</ins></span><ins>.</ins></li></ul></div><h4 id="fieldset_0-24_24-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-23_23-1">T, bit [23]<span class="condition"><br/>When FEAT_TME is implemented:
                        </span></h4><div class="field"><p>Transactional state filtering bit. Controls counting of Attributable events in Non-transactional state.</p><table class="valuetable"><tr><th>T</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>This bit has no effect on the filtering of events.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Do not count Attributable events in Non-transactional state.</p></td></tr></table><p>For each Unattributable event, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the filtering applies.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-23_23-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-22_22-1">RLK, bit [22]<span class="condition"><br/>When FEAT_RME is implemented:
                        </span></h4><div class="field"><p>Realm EL1  (kernel) filtering bit. Controls counting in Realm EL1.</p><p>If the value of this bit is equal to the value of the PMCCFILTR_EL0.P bit, cycles in Realm EL1 are counted.</p><p>Otherwise, cycles in Realm EL1 are not counted.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-22_22-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-21_21-1">RLU, bit [21]<span class="condition"><br/>When FEAT_RME is implemented:
                        </span></h4><div class="field"><p>Realm EL0  (unprivileged) filtering bit. Controls counting in Realm EL0.</p><p>If the value of this bit is equal to the value of the PMCCFILTR_EL0.U bit, cycles in Realm EL0 are counted.</p><p>Otherwise, cycles in Realm EL0 are not counted.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-21_21-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-20_20-1">RLH, bit [20]<span class="condition"><br/>When FEAT_RME is implemented:
                        </span></h4><div class="field"><p>Realm EL2  filtering bit. Controls counting in Realm EL2.</p><p>If the value of this bit is not equal to the value of the PMCCFILTR_EL0.NSH bit, cycles in Realm EL2 are counted.</p><p>Otherwise, cycles in Realm EL2 are not counted.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-20_20-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-19_0">Bits [19:0]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h3><del>Otherwise:</del></h3><table class="regdiagram"><thead><tr><td><del class="nocount">31</del></td><td><del class="nocount">30</del></td><td><del class="nocount">29</del></td><td><del class="nocount">28</del></td><td><del class="nocount">27</del></td><td><del class="nocount">26</del></td><td><del class="nocount">25</del></td><td><del class="nocount">24</del></td><td><del class="nocount">23</del></td><td><del class="nocount">22</del></td><td><del class="nocount">21</del></td><td><del class="nocount">20</del></td><td><del class="nocount">19</del></td><td><del class="nocount">18</del></td><td><del class="nocount">17</del></td><td><del class="nocount">16</del></td><td><del class="nocount">15</del></td><td><del class="nocount">14</del></td><td><del class="nocount">13</del></td><td><del class="nocount">12</del></td><td><del class="nocount">11</del></td><td><del class="nocount">10</del></td><td><del class="nocount">9</del></td><td><del class="nocount">8</del></td><td><del class="nocount">7</del></td><td><del class="nocount">6</del></td><td><del class="nocount">5</del></td><td><del class="nocount">4</del></td><td><del class="nocount">3</del></td><td><del class="nocount">2</del></td><td><del class="nocount">1</del></td><td><del class="nocount">0</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_1-31_31"><del class="nocount">P</del></a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_30"><del class="nocount">U</del></a></td><td class="lr" colspan="1"><a href="#fieldset_1-29_29-1"><del class="nocount">NSK</del></a></td><td class="lr" colspan="1"><a href="#fieldset_1-28_28-1"><del class="nocount">NSU</del></a></td><td class="lr" colspan="1"><a href="#fieldset_1-27_27-1"><del class="nocount">NSH</del></a></td><td class="lr" colspan="1"><a href="#fieldset_1-26_26-1"><del class="nocount">M</del></a></td><td class="lr" colspan="1"><a href="#fieldset_1-25_25"><del class="nocount">RES0</del></a></td><td class="lr" colspan="1"><a href="#fieldset_1-24_24-1"><del class="nocount">SH</del></a></td><td class="lr" colspan="1"><a href="#fieldset_1-23_23-1"><del class="nocount">T</del></a></td><td class="lr" colspan="1"><a href="#fieldset_1-22_22-1"><del class="nocount">RLK</del></a></td><td class="lr" colspan="1"><a href="#fieldset_1-21_21-1"><del class="nocount">RLU</del></a></td><td class="lr" colspan="1"><a href="#fieldset_1-20_20-1"><del class="nocount">RLH</del></a></td><td class="lr" colspan="20"><a href="#fieldset_1-19_0"><del class="nocount">RES0</del></a></td></tr></tbody></table><h4 id="fieldset_1-31_31"><del>P, bit [31]</del></h4><div class="field"><p><del>Privileged filtering bit. Controls counting in EL1.</del></p><p><del>If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the PMCCFILTR_EL0.NSK bit.</del></p><p><del>If </del><span class="xref"><del>FEAT_RME</del></span><del> is implemented, then counting in Realm EL1 is further controlled by the PMCCFILTR_EL0.RLK bit.</del></p><table class="valuetable"><tr><th><del>P</del></th><th><del>Meaning</del></th></tr><tr><td class="bitfield"><del>0b0</del></td><td><p><del>Count cycles in EL1.</del></p></td></tr><tr><td class="bitfield"><del>0b1</del></td><td><p><del>Do not count cycles in EL1.</del></p></td></tr></table></div><h4 id="fieldset_1-30_30"><del>U, bit [30]</del></h4><div class="field"><p><del>User filtering bit. Controls counting in EL0.</del></p><p><del>If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the PMCCFILTR_EL0.NSU bit.</del></p><p><del>If </del><span class="xref"><del>FEAT_RME</del></span><del> is implemented, then counting in Realm EL0 is further controlled by the PMCCFILTR_EL0.RLU bit.</del></p><table class="valuetable"><tr><th><del>U</del></th><th><del>Meaning</del></th></tr><tr><td class="bitfield"><del>0b0</del></td><td><p><del>Count cycles in EL0.</del></p></td></tr><tr><td class="bitfield"><del>0b1</del></td><td><p><del>Do not count cycles in EL0.</del></p></td></tr></table></div><h4 id="fieldset_1-29_29-1"><del>NSK, bit [29]</del><span class="condition"><br/><del>When EL3 is implemented:
                        </del></span></h4><div class="field"><p><del>Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1.</del></p><p><del>If the value of this bit is equal to the value of the PMCCFILTR_EL0.P bit, cycles in Non-secure EL1 are counted.</del></p><p><del>Otherwise, cycles in Non-secure EL1 are not counted.</del></p></div><h4 id="fieldset_1-29_29-2"><span class="condition"><br/><del>Otherwise:
                        </del></span></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_1-28_28-1"><del>NSU, bit [28]</del><span class="condition"><br/><del>When EL3 is implemented:
                        </del></span></h4><div class="field"><p><del>Non-secure EL0 (Unprivileged) filtering bit. Controls counting in Non-secure EL0.</del></p><p><del>If the value of this bit is equal to the value of the PMCCFILTR_EL0.U bit, cycles in Non-secure EL0 are counted.</del></p><p><del>Otherwise, cycles in Non-secure EL0 are not counted.</del></p></div><h4 id="fieldset_1-28_28-2"><span class="condition"><br/><del>Otherwise:
                        </del></span></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_1-27_27-1"><del>NSH, bit [27]</del><span class="condition"><br/><del>When EL2 is implemented:
                        </del></span></h4><div class="field"><p><del>EL2 (Hypervisor) filtering bit. Controls counting in EL2.</del></p><p><del>If </del><span class="xref"><del>FEAT_SEL2</del></span><del> and EL3 are implemented, counting in Secure EL2 is further controlled by the PMCCFILTR_EL0.SH bit.</del></p><p><del>If </del><span class="xref"><del>FEAT_RME</del></span><del> is implemented, then counting in Realm EL2 is further controlled by the PMCCFILTR_EL0.RLH bit.</del></p><table class="valuetable"><tr><th><del>NSH</del></th><th><del>Meaning</del></th></tr><tr><td class="bitfield"><del>0b0</del></td><td><p><del>Do not count cycles in EL2.</del></p></td></tr><tr><td class="bitfield"><del>0b1</del></td><td><p><del>Count cycles in EL2.</del></p></td></tr></table></div><h4 id="fieldset_1-27_27-2"><span class="condition"><br/><del>Otherwise:
                        </del></span></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_1-26_26-1"><del>M, bit [26]</del><span class="condition"><br/><del>When EL3 is implemented:
                        </del></span></h4><div class="field"><p><del>Secure EL3 filtering bit.</del></p><p><del>If the value of this bit is equal to the value of the PMCCFILTR_EL0.P bit, cycles in Secure EL3 are counted.</del></p><p><del>Otherwise, cycles in Secure EL3 are not counted.</del></p><p><del>Most applications can ignore this field and set its value to 0.</del></p><div class="note"><span class="note-header"><del class="nocount">Note</del></span><p><del>This field is not visible in the AArch32 </del><a href="AArch32-pmccfiltr.html"><del>PMCCFILTR</del></a><del> System register.</del></p></div></div><h4 id="fieldset_1-26_26-2"><span class="condition"><br/><del>Otherwise:
                        </del></span></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_1-25_25"><del>Bit [25]</del></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_1-24_24-1"><del>SH, bit [24]</del><span class="condition"><br/><del>When FEAT_SEL2 is implemented and EL3 is implemented:
                        </del></span></h4><div class="field"><p><del>Secure EL2 filtering.</del></p><p><del>If the value of this bit is not equal to the value of the PMCCFILTR_EL0.NSH bit, cycles in Secure EL2 are counted.</del></p><p><del>Otherwise, cycles in Secure EL2 are not counted.</del></p><div class="note"><span class="note-header"><del class="nocount">Note</del></span><p><del>This field is not visible in the AArch32 </del><a href="AArch32-pmccfiltr.html"><del>PMCCFILTR</del></a><del> System register.</del></p></div></div><h4 id="fieldset_1-24_24-2"><span class="condition"><br/><del>Otherwise:
                        </del></span></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_1-23_23-1"><del>T, bit [23]</del><span class="condition"><br/><del>When FEAT_TME is implemented:
                        </del></span></h4><div class="field"><p><del>Transactional state filtering bit. Controls counting of Attributable events in Non-transactional state.</del></p><table class="valuetable"><tr><th><del>T</del></th><th><del>Meaning</del></th></tr><tr><td class="bitfield"><del>0b0</del></td><td><p><del>This bit has no effect on the filtering of events.</del></p></td></tr><tr><td class="bitfield"><del>0b1</del></td><td><p><del>Do not count Attributable events in Non-transactional state.</del></p></td></tr></table><p><del>For each Unattributable event, it is </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del> whether the filtering applies.</del></p><p><del>The reset behavior of this field is:</del></p><ul><li><del>On a Warm reset, 
      this field resets
       to an architecturally </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del> value.</del></li></ul></div><h4 id="fieldset_1-23_23-2"><span class="condition"><br/><del>Otherwise:
                        </del></span></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_1-22_22-1"><del>RLK, bit [22]</del><span class="condition"><br/><del>When FEAT_RME is implemented:
                        </del></span></h4><div class="field"><p><del>Realm EL1  (kernel) filtering bit. Controls counting in Realm EL1.</del></p><p><del>If the value of this bit is equal to the value of the PMCCFILTR_EL0.P bit, cycles in Realm EL1 are counted.</del></p><p><del>Otherwise, cycles in Realm EL1 are not counted.</del></p><p><del>The reset behavior of this field is:</del></p><ul><li><del>On a Warm reset, 
      this field resets
       to an architecturally </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del> value.</del></li></ul></div><h4 id="fieldset_1-22_22-2"><span class="condition"><br/><del>Otherwise:
                        </del></span></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_1-21_21-1"><del>RLU, bit [21]</del><span class="condition"><br/><del>When FEAT_RME is implemented:
                        </del></span></h4><div class="field"><p><del>Realm EL0  (unprivileged) filtering bit. Controls counting in Realm EL0.</del></p><p><del>If the value of this bit is equal to the value of the PMCCFILTR_EL0.U bit, cycles in Realm EL0 are counted.</del></p><p><del>Otherwise, cycles in Realm EL0 are not counted.</del></p><p><del>The reset behavior of this field is:</del></p><ul><li><del>On a Warm reset, 
      this field resets
       to an architecturally </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del> value.</del></li></ul></div><h4 id="fieldset_1-21_21-2"><span class="condition"><br/><del>Otherwise:
                        </del></span></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_1-20_20-1"><del>RLH, bit [20]</del><span class="condition"><br/><del>When FEAT_RME is implemented:
                        </del></span></h4><div class="field"><p><del>Realm EL2  filtering bit. Controls counting in Realm EL2.</del></p><p><del>If the value of this bit is not equal to the value of the PMCCFILTR_EL0.NSH bit, cycles in Realm EL2 are counted.</del></p><p><del>Otherwise, cycles in Realm EL2 are not counted.</del></p><p><del>The reset behavior of this field is:</del></p><ul><li><del>On a Warm reset, 
      this field resets
       to an architecturally </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del> value.</del></li></ul></div><h4 id="fieldset_1-20_20-2"><span class="condition"><br/><del>Otherwise:
                        </del></span></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><h4 id="fieldset_1-19_0"><del>Bits [19:0]</del></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p></div><div class="access_mechanisms"><h2><del class="nocount">Accessing PMCCFILTR_EL0</del></h2><div class="note"><span class="note-header"><del class="nocount">Note</del></span><p><del>SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.</del></p></div><p><del>Accesses to this register use the following encodings in the external debug interface:</del></p><h4 class="assembler"><span class="condition"><del>
When FEAT_PMUv3_EXT32 is implemented
        </del></span><br/><del>BlockAccess at address 0x47C</del></h4><p><del>PMCCFILTR_EL0 can be accessed through the PMU block as follows:</del></p><table class="info"><tr><th><del>Frame</del></th><th><del>Offset</del></th></tr><tr><td><del>PMU</del></td><td><span class="hexnumber"><del>0x47C</del></span></td></tr></table><ul><li><del>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalPMUAccess() and SoftwareLockStatus(), accesses to this register are </del><span class="access_level"><del>RO</del></span><del>.
          </del></li><li><del>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalPMUAccess() and !SoftwareLockStatus(), accesses to this register are </del><span class="access_level"><del>RW</del></span><del>.
          </del></li><li><del>Otherwise, accesses to this register generate an error response.
          </del></li></ul><table class="access_instructions"><tr/><tr/></table><h4 class="assembler"><span class="condition"><del>
When FEAT_PMUv3_EXT64 is implemented
        </del></span><br/><del>BlockAccess at address 0x4F8</del></h4><p><del>PMCCFILTR_EL0 can be accessed through the PMU block as follows:</del></p><table class="info"><tr><th><del>Frame</del></th><th><del>Offset</del></th></tr><tr><td><del>PMU</del></td><td><span class="hexnumber"><del>0x4F8</del></span></td></tr></table><ul><li><del>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalPMUAccess() and SoftwareLockStatus(), accesses to this register are </del><span class="access_level"><del>RO</del></span><del>.
          </del></li><li><del>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalPMUAccess() and !SoftwareLockStatus(), accesses to this register are </del><span class="access_level"><del>RW</del></span><del>.
          </del></li><li><del>Otherwise, accesses to this register generate an error response.
          </del></li></ul><table class="access_instructions"><tr/><tr/></table></div><div class="access_mechanisms"><h2><ins class="nocount">Accessing PMCCFILTR_EL0</ins></h2><p><ins>If </ins><span class="xref"><ins>FEAT_PMUv3_EXT32</ins></span><ins> is implemented, and at least one of </ins><span class="xref"><ins>FEAT_PMUv3_TH</ins></span><ins> or </ins><span class="xref"><ins>FEAT_PMUv3p8</ins></span><ins> is implemented, then bits [63:32] of this register are accessible at offset </ins><span class="hexnumber"><ins>0xA7C</ins></span><ins>. Otherwise accesses at this offset are </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.</ins></p><div class="note"><span class="note-header"><ins class="nocount">Note</ins></span><p><ins>SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.</ins></p></div><p><ins>Accesses to this register use the following encodings in the external debug interface:</ins></p><h4 class="assembler"><span class="condition"><ins>
When FEAT_PMUv3_EXT32 is implemented
        </ins></span><br/><ins>[31:0] Accessible at address 0x47C</ins></h4><ul><li><ins>When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
          </ins></li><li><ins>When SoftwareLockStatus(), accesses to this register are </ins><span class="access_level"><ins>RO</ins></span><ins>.
          </ins></li><li><ins>Otherwise, accesses to this register are </ins><span class="access_level"><ins>RW</ins></span><ins>.
          </ins></li></ul><table class="access_instructions"><tr/><tr/></table><h4 class="assembler"><span class="condition"><ins>
When FEAT_PMUv3_EXT64 is implemented
        </ins></span><br/><ins>Accessible at address 0x4F8</ins></h4><ul><li><ins>When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
          </ins></li><li><ins>Otherwise, accesses to this register are </ins><span class="access_level"><ins>RW</ins></span><ins>.
          </ins></li></ul><table class="access_instructions"><tr/><tr/></table><h4 class="assembler"><span class="condition"><ins>
When FEAT_PMUv3_EXT32 is implemented and (FEAT_PMUv3_TH is implemented or FEAT_PMUv3p8 is implemented)
        </ins></span><br/><ins>[63:32] Accessible at address 0xA7C</ins></h4><ul><li><ins>When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
          </ins></li><li><ins>When SoftwareLockStatus(), accesses to this register are </ins><span class="access_level"><ins>RO</ins></span><ins>.
          </ins></li><li><ins>Otherwise, accesses to this register are </ins><span class="access_level"><ins>RW</ins></span><ins>.
          </ins></li></ul><table class="access_instructions"><tr/><tr/></table></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>16</ins><del>30</del>/<ins>12</ins><del>09</del>/2022 <ins>22</ins><del>15</del>:<ins>55</ins><del>57</del>; <ins>a71c0798221932a050ebb65b2030edfa84b9500f</ins><del>21c5a6dd0fdaf10a712e2f2d6fffbdbd66d4d96f</del></p><p class="copyconf">Copyright Â© 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>