// SPDX-License-Identifier: BSD-2-Clause

use anyhow::anyhow;
pub use decode_info::{GeneralHexagonInstruction, Iclass};
use decode_info::{PktLoopParseBits, SlotInfo};
use execution_helper::DefaultHexagonExecutionHelper;
use log::{error, info, trace};
pub use saved_context_opts::SavedContextOpts;
use smallvec::{smallvec, SmallVec};
use std::{borrow::Cow, collections::BTreeMap};
use styx_cpu_type::{
    arch::{
        backends::{ArchRegister, ArchVariant, BasicArchRegister},
        hexagon::{register_fields::Ssr, HexagonRegister},
        ArchitectureDef, RegisterValue,
    },
    Arch, ArchEndian, TargetExitReason,
};
use styx_errors::{
    anyhow::{self, Context},
    styx_cpu::StyxCpuBackendError,
    UnknownError,
};
use styx_pcode::pcode::{Opcode, Pcode, SpaceName, VarnodeData};
use styx_pcode_translator::ContextOption;
use styx_processor::{
    cpu::{CpuBackend, CpuBackendExt, ExecutionReport, ReadRegisterError, WriteRegisterError},
    event_controller::{EventController, ExceptionNumber},
    hooks::{AddHookError, DeleteHookError, HookToken, Hookable, StyxHook},
    memory::Mmu,
};
use thiserror::Error;

use crate::{
    arch_spec::hexagon::pkt_semantics::DEST_REG_OFFSET,
    backend_helper::BackendHelper,
    get_pcode::{FetchPcodeError, GetPcodeError},
    pcode_gen::{GeneratePcodeError, RegisterTranslator},
    PcodeBackendConfiguration,
};
use crate::{
    arch_spec::hexagon_build_arch_spec,
    backend_helper,
    call_other::CallOtherManager,
    get_pcode::{get_pcode_at_address, handle_pcode_exception},
    hooks::{HasHookManager, HookManager},
    memory::{
        sized_value::SizedValue,
        space_manager::{HasSpaceManager, SpaceManager},
    },
    pcode_gen::HasPcodeGenerator,
    register_manager::{HasRegisterManager, RegisterCallbackCpu},
    GhidraPcodeGenerator, HasConfig, RegisterManager, MAX_PACKET_SIZE,
};
use crate::{execute_pcode, HexagonInterruptType};
use crate::{PCodeStateChange, DEFAULT_REG_ALLOCATION};
use derive_more::Debug;

mod decode_attribs;
mod decode_info;
mod execution_helper;
mod saved_context_opts;

#[derive(Error, Debug)]
pub enum HexagonFetchDecodeError {
    #[error(transparent)]
    GetPcodeError(#[from] GetPcodeError),
    #[error(transparent)]
    Other(#[from] UnknownError),
}

/// For use during fetching/decoding a full packet. Holds state of
/// where the Pcode backend is currently within a packet
/// while fetching/decoding a full packet.
#[derive(PartialEq, Debug)]
pub enum PktState {
    /// The start of a packet
    PktStarted([GeneralHexagonInstruction; 4]),
    /// A packet with one instruction. Implicitly means end of packet reached.
    PktStandalone([GeneralHexagonInstruction; 4]),
    /// In the middle of the packet
    InsidePacket([GeneralHexagonInstruction; 4]),
    /// A packet that has a duplex, but other instructions as well. For example,
    /// `{ r0 = r1; r1 = r0; if (p0) r6 = add(r2, r3); }`.
    FirstDuplex([GeneralHexagonInstruction; 4]),
    /// If the packet solely has one duplex and we're at the first instruction in the duplex.
    /// For example: `{ r0 = r1; r1 = r0; }`
    PktStartedFirstDuplex([GeneralHexagonInstruction; 4]),
    /// A duplex instruction would not want to give this information
    PktEnded(Option<GeneralHexagonInstruction>),
}

#[derive(Debug)]
pub enum PacketLocation {
    PktStart,
    PktEnd,
    NextInstr,
    Now,
}

#[derive(Clone, PartialEq, Eq, Debug)]
pub enum OutputRegisterType {
    Predicate(u64, usize),
    General(u64),
    None,
}

pub enum HexagonSingleInstructionAction {
    DelayedInterrupt(i32),
    PcChange(u64),
    Rerun,
    None,
}

#[derive(Clone, Debug)]
enum HexagonFetchDecodeInfo {
    // PC/key for if the result was already cached
    Cached(u32),
    // If the packet was just decoded
    Decoded(HexagonFetchDecodeData),
}

#[derive(Clone, Debug, Default)]
struct HexagonFetchDecodeData {
    total_bytes_consumed: u64,
    ordering: SmallVec<[usize; MAX_PACKET_SIZE]>,
    load_store_slot_info: SmallVec<[Option<usize>; 4]>,
    // from 0 to 3, at what index in the packet did the duplex start?
    duplex_start: u32,
}

#[derive(Default)]
struct HexagonExecuteSingleInfo {
    // This represents the total number of instructions within a packet
    // Not used currently.
    _total_instrs_within_packet_executed: u64,
    ordering: SmallVec<[usize; MAX_PACKET_SIZE]>,
}

#[derive(Debug, Default)]
struct CachedFetchDecodeResult {
    pcodes: Vec<Vec<Pcode>>,
    info: HexagonFetchDecodeData,
}

#[derive(Debug)]
pub struct HexagonPcodeBackend {
    // These shared states are not local to a function to avoid
    // expensive re-allocations. we could maybe move to a smallvec
    // to get rid of this, but if we ever re-allocate these vectors to be larger
    // we can "use" this larger allocation later if needed.
    saved_context_opts: SavedContextOpts,

    execution_helper: Option<DefaultHexagonExecutionHelper>,

    // This state is for any hooks that need to set up edge case stuff for the very first packet that executes.
    first_packet: bool,

    // State required for execution
    pcode_config: PcodeBackendConfiguration,
    endian: ArchEndian,
    space_manager: SpaceManager,
    #[debug(skip)]
    arch_def: Box<dyn ArchitectureDef>,
    hook_manager: HookManager,
    register_manager: RegisterManager<Self>,
    pcode_generator: GhidraPcodeGenerator<Self>,
    stop_requested: bool,
    last_was_branch: bool,
    call_other_manager: Option<CallOtherManager<Self>>,

    // State for context saved/restored
    saved_reg_context: BTreeMap<ArchRegister, RegisterValue>,
    saved_execution_helper: Option<DefaultHexagonExecutionHelper>,

    // Used for predicate register manipulation (especially in predicate ANDing and detecting when to reorder instructions in packets),
    // this is the offset from the register space start to the first predicate register
    hexagon_predicate_start: u64,
    hexagon_predicate_end: u64,

    // Used for performance, P-code translation is quite slow
    // Maps PC to pcodes and other info for running hexagon code
    cache: Option<BTreeMap<u32, CachedFetchDecodeResult>>,
}

impl Hookable for HexagonPcodeBackend {
    fn add_hook(&mut self, hook: StyxHook) -> Result<HookToken, AddHookError> {
        self.hook_manager.add_hook(&self.pcode_config, hook)
    }

    fn delete_hook(&mut self, token: HookToken) -> Result<(), DeleteHookError> {
        self.hook_manager.delete_hook(token)
    }
}

impl HasSpaceManager for HexagonPcodeBackend {
    fn space_manager(&mut self) -> &mut SpaceManager {
        &mut self.space_manager
    }

    fn read(
        &self,
        varnode: &VarnodeData,
    ) -> Result<SizedValue, crate::memory::space_manager::VarnodeError> {
        self.space_manager.read(varnode)
    }

    fn write(
        &mut self,
        varnode: &VarnodeData,
        data: SizedValue,
    ) -> Result<(), crate::memory::space_manager::VarnodeError> {
        self.space_manager.write(varnode, data)
    }
}

impl HasPcodeGenerator for HexagonPcodeBackend {
    type InnerCpuBackend = HexagonPcodeBackend;

    fn pcode_generator_mut(&mut self) -> &mut GhidraPcodeGenerator<Self::InnerCpuBackend> {
        &mut self.pcode_generator
    }

    fn pcode_generator(&self) -> &GhidraPcodeGenerator<Self::InnerCpuBackend> {
        &self.pcode_generator
    }
}

impl HasHookManager for HexagonPcodeBackend {
    fn hook_manager(&mut self) -> &mut HookManager {
        &mut self.hook_manager
    }
}

impl HasRegisterManager for HexagonPcodeBackend {
    type InnerCpuBackend = HexagonPcodeBackend;

    fn register_manager(&mut self) -> &mut RegisterManager<Self::InnerCpuBackend> {
        &mut self.register_manager
    }
}

impl HasConfig for HexagonPcodeBackend {
    fn config(&self) -> &PcodeBackendConfiguration {
        &self.pcode_config
    }
}

impl RegisterCallbackCpu<HexagonPcodeBackend> for HexagonPcodeBackend {
    fn borrow_space_gen(
        &mut self,
    ) -> (
        &mut SpaceManager,
        &mut crate::GhidraPcodeGenerator<HexagonPcodeBackend>,
    ) {
        (&mut self.space_manager, &mut self.pcode_generator)
    }

    fn pc_register(&self) -> styx_cpu_type::arch::CpuRegister {
        self.arch_def.registers().pc()
    }
}

impl BackendHelper<HexagonExecuteSingleInfo, Vec<Pcode>> for HexagonPcodeBackend {
    fn pre_execute_hooks(
        &mut self,
        mmu: &mut Mmu,
        ev: &mut EventController,
    ) -> Result<(), UnknownError> {
        let pc = self.pc()?;
        backend_helper::pre_execute_hooks(self, pc, mmu, ev)
    }

    fn stop_requested(&self) -> bool {
        self.stop_requested
    }

    fn set_stop_requested(&mut self, stop_requested: bool) {
        self.stop_requested = stop_requested;
    }

    /// Execute a single packet. Returns number of instructions executed and the ordering of the packet (used for execution report)
    fn execute_single(
        &mut self,
        pcodes: &mut Vec<Vec<Pcode>>,
        mmu: &mut Mmu,
        ev: &mut EventController,
    ) -> Result<Result<HexagonExecuteSingleInfo, TargetExitReason>, UnknownError> {
        let mut branched_pc: Option<u64> = None;
        let mut delayed_irqn: Option<i32> = None;
        let mut total_instrs_executed = 0;
        let mut execution_regs_written: SmallVec<[VarnodeData; DEFAULT_REG_ALLOCATION]> =
            smallvec![];

        let fetch_decode_info = match self.fetch_decode_packet(pcodes, mmu, ev) {
            Ok(data) => match data {
                Ok(data) => data,
                Err(exit_reason) => return Ok(Err(exit_reason)),
            },
            // Try exactly once more, which is the same functionality as in
            // fetch_pcode
            Err(HexagonFetchDecodeError::GetPcodeError(result_err)) => {
                trace!("trying to get pcode again after a GetPcodeError");
                // Try one more time before giving up
                // Note: the PC could get set here, and we should NOT be
                // banking if this happens

                // This may overwrite the PC, but that's fine.

                match handle_pcode_exception(self, mmu, ev, result_err) {
                    Ok((target_exit_reason, did_fix)) => {
                        trace!("did_fix: {did_fix:?}");

                        if did_fix.fixed() {
                            match self.fetch_decode_packet(pcodes, mmu, ev)? {
                                Ok(bytes_consumed) => bytes_consumed,
                                Err(exit_reason) => {
                                    return Ok(Err(exit_reason));
                                }
                            }
                        } else {
                            return Ok(Err(target_exit_reason));
                        }
                    }
                    // We need to handle the tlb exception. This time, this is a Tlb miss where the
                    // code address could not be translated.
                    Err(FetchPcodeError::TlbException(irqn)) => {
                        info!("tlb exception at CODE, pc {:?}", self.pc());
                        self.handle_tlb_miss(mmu, ev, irqn, None)?;

                        // Same return as Rerun later for tlb miss on data access
                        return Ok(Ok(HexagonExecuteSingleInfo {
                            _total_instrs_within_packet_executed: 0,
                            ordering: SmallVec::new(),
                        }));
                    }
                    Err(e) => {
                        return Err(e.into());
                    }
                }
            }
            Err(HexagonFetchDecodeError::Other(e)) => return Err(e),
        };

        // Use the correct pcodes buffer, depending on whether the result
        // is cached or not.
        let mut cache = self.cache.take().unwrap();

        let (fetch_decode_data, pcodes) = match fetch_decode_info {
            HexagonFetchDecodeInfo::Cached(pc) => {
                let cached_decode = cache.get_mut(&pc).unwrap();
                (
                    Cow::Borrowed(&cached_decode.info),
                    &mut cached_decode.pcodes,
                )
            }
            HexagonFetchDecodeInfo::Decoded(output_fetch_decode_data) => {
                (Cow::Owned(output_fetch_decode_data), pcodes)
            }
        };

        let ordering = fetch_decode_data.ordering.clone();

        let mut i = 0;
        while i < ordering.len() {
            let pcode_instrs = &pcodes[ordering[i]];
            trace!("executing single instruction pcodes: {pcode_instrs:?}");
            // this should actually do the fetching for each individual packet.
            match self.execute_single_instr(
                pcode_instrs,
                mmu,
                ev,
                &mut execution_regs_written,
                fetch_decode_data.total_bytes_consumed,
                Some(i),
                &fetch_decode_data.load_store_slot_info,
                fetch_decode_data.duplex_start,
            )? {
                Ok(HexagonSingleInstructionAction::DelayedInterrupt(irqn)) => {
                    delayed_irqn = Some(irqn);
                }
                // In the case of a rerun, there was an exception. The exception will have the correct address
                // (the start of this packet) to return to, so we need to bail out of this function successfully.
                //
                // WARN NOTE ERROR: there is an issue here, where instructions here may have an issue
                // { a; b } where if b faults, then a will get re-run. If the values/memory used in a changes,
                // then a gets re-run with a different result. Not clear what the correct action is here.
                Ok(HexagonSingleInstructionAction::Rerun) => {
                    // Replace the cache

                    self.cache = Some(cache);
                    return Ok(Ok(HexagonExecuteSingleInfo {
                        _total_instrs_within_packet_executed: total_instrs_executed,
                        ordering,
                    }));
                }

                // Setting it only once when it's none allows for the first branch to be taken,
                // as required by double jumps
                Ok(HexagonSingleInstructionAction::PcChange(pc)) if branched_pc.is_none() => {
                    branched_pc = Some(pc)
                }
                Err(e) => {
                    self.cache = Some(cache);
                    return Ok(Err(e));
                }
                _ => {}
            }
            total_instrs_executed += 1;
            i += 1;
        }

        // We should only flush regs based on executed pcodes.
        trace!("end of packet, flushing registers...");
        let regs_flush_pcodes = Self::flush_regs_pcode(&execution_regs_written);
        let load_store_info_flush: SmallVec<[Option<usize>; 4]> = smallvec![None, None, None, None];

        // NOTE: to my knowledge, this won't ever cause an interrupt??
        match self.execute_single_instr(
            &regs_flush_pcodes,
            mmu,
            ev,
            &mut execution_regs_written,
            fetch_decode_data.total_bytes_consumed,
            None,
            &load_store_info_flush,
            // There are no duplexes.
            0,
        )? {
            // Only handle if there was actually an IRQ request
            Ok(HexagonSingleInstructionAction::DelayedInterrupt(irqn)) => {
                delayed_irqn = Some(irqn);
            }
            Err(reason) => {
                self.cache = Some(cache);
                return Ok(Err(reason));
            }
            _ => {}
        }

        let mut execution_helper_outer = self.execution_helper.take().unwrap();
        {
            let next_pc = match branched_pc {
                Some(pc) => pc,
                None => execution_helper_outer.isa_pc() + fetch_decode_data.total_bytes_consumed,
            };

            trace!("telling execution helper to bank move forward pc to {next_pc:x}");
            execution_helper_outer.set_isa_pc(next_pc, self);

            trace!("calling post packet execute hooks...");
            execution_helper_outer.post_packet_execute(self);
        }

        self.cache = Some(cache);
        self.execution_helper = Some(execution_helper_outer);

        // FIXME: multicore?
        if let Some(irqn) = delayed_irqn {
            trace!("delayed irqn hook");
            HookManager::trigger_interrupt_hook(self, mmu, ev, irqn)?;
        }

        Ok(Ok(HexagonExecuteSingleInfo {
            _total_instrs_within_packet_executed: total_instrs_executed,
            ordering,
        }))
    }

    fn set_last_was_branch(&mut self, last_was_branch: bool) {
        self.last_was_branch = last_was_branch;
    }

    fn last_was_branch(&mut self) -> bool {
        self.last_was_branch
    }

    fn find_first_basic_block(
        &mut self,
        _mmu: &mut Mmu,
        _ev: &mut EventController,
        _initial_pc: u64,
    ) -> u64 {
        unimplemented!()
    }
}

impl CpuBackend for HexagonPcodeBackend {
    fn read_register_raw(&mut self, reg: ArchRegister) -> Result<RegisterValue, ReadRegisterError> {
        let data = if reg == self.pc_register().variant() {
            SizedValue::from_u128(self.pc()? as u128, 4)
        } else {
            RegisterManager::read_register(self, reg)
                .map_err(|err| StyxCpuBackendError::GenericError(err.into()))
                .context("could not read_register_raw")?
        };
        Ok(data.try_into().with_context(|| "no")?)
    }

    fn write_register_raw(
        &mut self,
        reg: ArchRegister,
        value: RegisterValue,
    ) -> Result<(), WriteRegisterError> {
        let sized_value: SizedValue = value.try_into().unwrap();

        let pc_reg_variant = self.pc_register().variant();
        let pc_reg_pair_variant = HexagonRegister::C9C8.register().variant();

        if reg == pc_reg_variant {
            self.set_pc(sized_value.to_u64().with_context(|| "too big")?)?;
        } else if reg == pc_reg_pair_variant {
            // C9 is PC (hi 4 bytes), C8 is USR (lo 4 bytes)
            // See table 2-2 for reference.
            let val = sized_value
                .to_u64()
                .with_context(|| &"regpair should be (at least) 64 bits")?;

            let hi = (val >> 32) & 0xffffffff;
            let lo = (val & 0xffffffff) as u32;

            self.set_pc(hi)?;
            RegisterManager::write_register(self, HexagonRegister::Usr.into(), lo.into())
                .with_context(|| "could not write_register_raw (pc)")?;
        } else {
            RegisterManager::write_register(self, reg, sized_value)
                .with_context(|| "could not write_register_raw")?;
        }

        Ok(())
    }

    fn architecture(&self) -> &dyn ArchitectureDef {
        self.arch_def.as_ref()
    }

    fn endian(&self) -> ArchEndian {
        self.endian
    }

    fn stop(&mut self) {
        self.stop_requested = true;
    }
    fn execute(
        &mut self,
        mmu: &mut Mmu,
        event_controller: &mut EventController,
        count: u64,
    ) -> Result<ExecutionReport, UnknownError> {
        self.execute_helper(mmu, event_controller, count)
            .map(|mut i| {
                // Add the packet order to the execution report
                // so that we can check it in test cases
                i.report.last_packet_order = match i.execute_single_info {
                    Some(execute_single_info) => Some(execute_single_info.ordering),
                    None => None,
                };
                i.report
            })
    }

    fn context_save(&mut self) -> Result<(), UnknownError> {
        self.saved_reg_context.clear();

        for register in self.architecture().registers().registers() {
            // we need to do this because not every processor supports all of the valid registers defined by the architecture
            if let Ok(val) = self.read_register_raw(register.variant()) {
                self.saved_reg_context.insert(register.variant(), val);
            }
        }

        self.saved_execution_helper = self.execution_helper.clone();

        Ok(())
    }

    fn context_restore(&mut self) -> Result<(), UnknownError> {
        if self.saved_reg_context.is_empty() {
            return Err(anyhow!("attempting to restore from nothing"));
        }

        let reg_context = std::mem::take(&mut self.saved_reg_context);

        for register in reg_context.keys() {
            self.write_register_raw(*register, *reg_context.get(register).unwrap())?;
        }

        let _ = std::mem::replace(&mut self.saved_reg_context, reg_context);

        self.execution_helper = self.saved_execution_helper.clone();

        Ok(())
    }

    fn pc(&mut self) -> Result<u64, UnknownError> {
        Ok(self.execution_helper.as_ref().unwrap().isa_pc())
    }

    fn set_pc(&mut self, value: u64) -> Result<(), UnknownError> {
        let mut helper = self.execution_helper.take().unwrap();
        helper.set_isa_pc(value, self);
        self.execution_helper = Some(helper);

        Ok(())
    }
}

impl HexagonPcodeBackend {
    fn handle_tlb_miss(
        &mut self,
        mmu: &mut Mmu,
        ev: &mut EventController,
        irqn: ExceptionNumber,
        slot: Option<usize>,
    ) -> Result<(), UnknownError> {
        let badva = self
            .read_register::<u32>(HexagonRegister::BadVa)
            .with_context(|| "couldn't read badva in exception")?;
        let mut ssr = Ssr::new_with_raw_value(
            self.read_register::<u32>(HexagonRegister::Ssr)
                .with_context(|| "couldn't read ssr in exception")?,
        );

        info!("slot is {slot:?}, badva is {badva:x}");

        if irqn == HexagonInterruptType::TlbMissX as i32 || slot == Some(0) {
            info!(
                "writing slot0 badva0/badva1, badva0 offset is {:x?}",
                self.pcode_generator
                    .get_register(&HexagonRegister::BadVa0.into())
                    .unwrap()
                    .offset
            );
            self.write_register(HexagonRegister::BadVa0, badva)?;
            self.write_register(HexagonRegister::BadVa1, 0xbadabadau32)?;

            ssr.set_v0(true);
            ssr.set_v1(false);
            ssr.set_bvs(false);
        } else if slot == Some(1) {
            info!("writing slot1 badva0/badva1");
            self.write_register(HexagonRegister::BadVa1, badva)?;
            self.write_register(HexagonRegister::BadVa0, 0xbadabadau32)?;

            ssr.set_v0(false);
            ssr.set_v1(true);
            ssr.set_bvs(true);
        }
        self.write_register(HexagonRegister::Ssr, ssr.raw_value())?;

        // exception occurred
        // we should interrupt hook and rerun instruction
        HookManager::trigger_interrupt_hook(self, mmu, ev, irqn)?;

        Ok(())
    }

    pub fn new_engine(
        _arch: Arch, // Kept to keep interface the same as unicorn
        arch_variant: impl Into<ArchVariant>,
        endian: ArchEndian,
    ) -> HexagonPcodeBackend {
        Self::new_engine_config(arch_variant, endian, &PcodeBackendConfiguration::default())
    }

    pub fn new_engine_config(
        arch_variant: impl Into<ArchVariant>,
        endian: ArchEndian,
        config: &PcodeBackendConfiguration,
    ) -> HexagonPcodeBackend {
        let arch_variant = arch_variant.into();

        let spec = hexagon_build_arch_spec(&arch_variant, endian);
        let pcode_generator = spec.generator;

        let endian = pcode_generator.endian();
        let space_manager = backend_helper::build_space_manager(&pcode_generator);

        let arch_def: Box<dyn ArchitectureDef> = arch_variant.into();

        let hook_manager = HookManager::new();

        let call_other = spec.call_other;
        let register_manager = spec.register;

        let execution_helper = DefaultHexagonExecutionHelper::default();

        // Used for predicate ANDing
        let hexagon_predicate_start = pcode_generator
            .get_register(&ArchRegister::Basic(BasicArchRegister::Hexagon(
                HexagonRegister::P0,
            )))
            .expect("can't get p0 register as varnode")
            .offset;
        let hexagon_predicate_end = pcode_generator
            .get_register(&ArchRegister::Basic(BasicArchRegister::Hexagon(
                HexagonRegister::P3,
            )))
            .expect("can't get p0 register as varnode")
            .offset;

        Self {
            saved_context_opts: SavedContextOpts::default(),
            saved_execution_helper: None,
            execution_helper: Some(execution_helper),
            first_packet: true,
            space_manager,
            endian,
            arch_def,
            hook_manager,
            register_manager,
            pcode_generator,
            pcode_config: config.clone(),
            stop_requested: false,
            last_was_branch: false,
            call_other_manager: Some(call_other),
            saved_reg_context: BTreeMap::new(),
            hexagon_predicate_start,
            hexagon_predicate_end,
            cache: Some(BTreeMap::new()),
        }
    }
    /// Indicate when we should update the context reg
    /// and what the new value should be. See `SavedContextOpts::update_context`
    /// for more details.
    pub fn update_context(&mut self, when: PacketLocation, what: ContextOption) {
        self.saved_context_opts.update_context(when, what);
    }

    /// Execute a single instruction
    pub fn execute_single_instr(
        &mut self,
        pcodes: &[Pcode],
        mmu: &mut Mmu,
        ev: &mut EventController,
        execution_regs_written: &mut SmallVec<[VarnodeData; DEFAULT_REG_ALLOCATION]>,
        _bytes_consumed: u64,
        order: Option<usize>,
        // Used for handling page faulting
        load_store_slot_info: &SmallVec<[Option<usize>; 4]>,
        duplex_start: u32,
    ) -> Result<Result<HexagonSingleInstructionAction, TargetExitReason>, UnknownError> {
        // execute
        let mut i = 0;
        let total_pcodes = pcodes.len();

        let mut delayed_irqn: Option<i32> = None;

        while i < total_pcodes {
            let current_pcode = &pcodes[i];
            trace!(
                "Executing Pcode ({}/{total_pcodes}) {current_pcode:?}",
                i + 1
            );
            let pc = self.pc()?;

            let mut call_other = self.call_other_manager.take().unwrap();

            let execute_result = execute_pcode::execute_pcode(
                current_pcode,
                self,
                mmu,
                ev,
                &mut call_other,
                pc,
                execution_regs_written,
            );

            self.call_other_manager = Some(call_other);

            match execute_result {
                PCodeStateChange::Fallthrough => i += 1,
                PCodeStateChange::DelayedInterrupt(irqn) => {
                    // interrupt will *probably* branch execution
                    self.last_was_branch = true;
                    let ret_value = delayed_irqn.replace(irqn);
                    assert!(ret_value.is_none(), "irqn already in delay interrupt slot");
                    i += 1;
                }
                PCodeStateChange::PCodeRelative(offset) => {
                    // for now assume math is good
                    let next_index = (i as i64 + offset) as usize;
                    trace!("Pcode state change relative jump {i}+{offset}={next_index}");
                    i = next_index;
                }
                PCodeStateChange::InstructionAbsolute(new_pc) => {
                    trace!("Pcode state change absolute jump new PC=0x{new_pc:X}");
                    self.last_was_branch = true;
                    return Ok(Ok(HexagonSingleInstructionAction::PcChange(new_pc)));
                    // Don't increment PC, jump to next instruction
                }
                PCodeStateChange::Exception(irqn) => {
                    info!("load_store_slot_info is {load_store_slot_info:?} order is {order:?}");
                    let slot = load_store_slot_info[order.expect("could not get load/store order")]
                        .expect("load/store instruction does not have a slot!");
                    error!("exception: slot is {slot}");

                    self.handle_tlb_miss(mmu, ev, irqn, Some(slot))?;

                    return Ok(Ok(HexagonSingleInstructionAction::Rerun));
                    // Don't increment PC
                }
                PCodeStateChange::Exit(reason) => return Ok(Err(reason)),
            }
        }

        // Delayed IRQ should run at the end of a packet, not at the end of
        // an instruction
        match delayed_irqn {
            Some(irqn) => Ok(Ok(HexagonSingleInstructionAction::DelayedInterrupt(irqn))),
            None => Ok(Ok(HexagonSingleInstructionAction::None)),
        }
    }

    /// Used for generating P-codes to copy the banked destination registers
    /// back over to the main registers at the end of a packet.
    pub fn flush_regs_pcode(
        execution_regs_written: &SmallVec<[VarnodeData; DEFAULT_REG_ALLOCATION]>,
    ) -> Vec<Pcode> {
        let mut pcodes = vec![];
        for reg in execution_regs_written {
            pcodes.push(Pcode {
                opcode: Opcode::Copy,
                inputs: smallvec![reg.clone()],
                output: {
                    let mut regc = reg.clone();
                    regc.offset -= DEST_REG_OFFSET;
                    Some(regc)
                },
            })
        }
        pcodes
    }

    /// In a loop, start at the current PC, which will always be at the start of a packet, and fetch all the instructions
    /// up till the end of the current packet. Called at the beginning of every packet.
    ///
    /// # Arguments
    ///
    /// * `full_pcodes`: the function appends the list of pcodes for each instruction
    ///   to the mutable Vec that was passed in with this argument
    /// * `mmu`: the MMU. Needed for lookahead/lookbehind, which is used in generating
    ///   the right context options to pass to Sleigh for decoding.
    /// * `ev`: event controller, used when getting pcodes for an instruction from Ghidra's decompiler backend.
    fn fetch_decode_packet(
        &mut self,
        full_pcodes: &mut Vec<Vec<Pcode>>,
        mmu: &mut Mmu,
        ev: &mut EventController,
    ) -> Result<Result<HexagonFetchDecodeInfo, TargetExitReason>, HexagonFetchDecodeError> {
        full_pcodes.clear();

        // Used for page faults
        let mut duplex_start = 0;
        let mut pc = self.pc().unwrap() as u32;
        let initial_pc = pc;

        // Flush the cache if we cross a page boundary (assuming 4K pages), for now.
        if let Some((k, _)) = self.cache.as_ref().unwrap().first_key_value() {
            // The page boundary has changed
            if k & !0xfff != initial_pc & !0xfff {
                trace!(
                    "invalidating pcode cache, cache at page {k:x} and pc at page {initial_pc:x}"
                );
                self.cache.as_mut().unwrap().clear()
            }
        }

        // Fast path: check the pcode cache.
        // NOTE: bit inefficient for now, need to stop copying and maybe move to reference counting.
        // That might be a bit of a lift, so we'll do copying, which will at least be a bit faster.
        if self.cache.as_ref().unwrap().contains_key(&pc) {
            trace!("hexagon pcode cache: fast path got {pc:x}");
            return Ok(Ok(HexagonFetchDecodeInfo::Cached(pc)));
        }

        let mut ordering: SmallVec<[usize; 4]> = SmallVec::new();
        let mut decode_state = PktState::PktEnded(None);
        let mut total_bytes_consumed = 0;
        let mut total_insns_without_immext = 0;
        let mut dotnew_regs_written = vec![];
        let mut all_regs_written = vec![];

        // Collect the instruction PCs. The PCs will be accessed when calculating slots
        // for loads/stores.
        let mut instruction_pcs: SmallVec<[u32; 4]> = smallvec![];

        // See table 2-1 for mapping Lr => R31. Used for tracking register outputs.
        let last_general_register = self
            .pcode_generator
            .get_register(&ArchRegister::Basic(BasicArchRegister::Hexagon(
                HexagonRegister::Lr,
            )))
            .expect("can't get p0 register as varnode")
            .offset;

        loop {
            // This basically ensures that we break out of this loop at the end of decoding (after the end of the packet
            // is parsed).
            match decode_state {
                PktState::PktEnded(_) | PktState::PktStandalone(_) if total_bytes_consumed > 0 => {
                    break;
                }
                _ => {}
            }

            let mut execution_helper = self.execution_helper.take().unwrap();
            let ctx_opts = {
                let decode_state_err =
                    execution_helper.pre_insn_fetch(self, mmu, &decode_state, pc);

                // If error, restore execution helper before returning
                if let Err(e) = decode_state_err {
                    self.execution_helper = Some(execution_helper);
                    return Err(e.into());
                }

                decode_state = decode_state_err.unwrap();

                trace!("decode state has changed to {decode_state:?}");

                if self.first_packet {
                    trace!("first packet in entire instruction sequence, handling");
                    execution_helper.first_pkt(self, pc);
                    self.first_packet = false;
                }

                // At this point, the context opts have the "now" field cleared,
                // and everything else (eg. context options that were indicated previously
                // to be set now) can be put into the context option list that will
                // ultimately be sent to sleigh.
                self.saved_context_opts.setup_context_opts(&decode_state);

                // Stuff after this still add to the list of context options that should be set "now,"
                // but any other context option locations that are indicated will only reflect for
                // future instructions.

                let res = match decode_state {
                    PktState::PktStarted(insns) => execution_helper.pkt_started(self, insns, pc),
                    PktState::InsidePacket(insns) => execution_helper.pkt_inside(self, insns),
                    PktState::PktEnded(insns) => execution_helper.pkt_ended(
                        self,
                        insns,
                        &dotnew_regs_written,
                        total_insns_without_immext,
                    ),
                    PktState::FirstDuplex(insns) => {
                        duplex_start = total_insns_without_immext;

                        execution_helper.pkt_first_duplex(self, insns)
                    }
                    PktState::PktStartedFirstDuplex(insns) => {
                        duplex_start = total_insns_without_immext;

                        execution_helper
                            .pkt_first_duplex(self, insns)
                            .map_err(|e| {
                                HexagonFetchDecodeError::Other(UnknownError::from_boxed(Box::new(
                                    e,
                                )))
                            })?;
                        execution_helper.pkt_started(self, insns, pc).map_err(|e| {
                            HexagonFetchDecodeError::Other(UnknownError::from_boxed(Box::new(e)))
                        })?;

                        Ok(())
                    }
                    PktState::PktStandalone(insns) => {
                        execution_helper
                            .pkt_started(self, insns, pc)
                            .map_err(|e| UnknownError::from_boxed(Box::new(e)))?;
                        // Insns set to none as there will never be a (load-store) dotnew (which is
                        // what the context option is for) in a standalone one-instruction packet.
                        //
                        // See Section 10.10 for reference.
                        execution_helper
                            .pkt_ended(self, None, &dotnew_regs_written, total_insns_without_immext)
                            .map_err(|e| UnknownError::from_boxed(Box::new(e)))?;
                        Ok(())
                    }
                };
                res.map_err(|e| UnknownError::from_boxed(Box::new(e)))?;

                // This moves from the "now" context option time to the buffer of other already staged
                // context options from `setup_context_opts`.
                self.saved_context_opts.get_context_opts()
            };
            self.execution_helper = Some(execution_helper);

            // TODO: Optimize?
            let mut pcodes = vec![];

            let bytes_consumed =
                get_pcode_at_address(self, pc as u64, &mut pcodes, &ctx_opts?, mmu, ev)?;

            trace!("instruction consumed {bytes_consumed} bytes and produced pcodes {pcodes:?}");

            // Start common postfetch. This is used for new-value offset computation,
            // since the offsets do not include constant extenders. See section
            // 10.10 for some details.
            let is_immext = {
                match decode_state {
                    // Constant extenders can be anywhere in a packet (except the end).
                    // The other states (eg. packet started first duplex) should not
                    // be classified here since a duplex packet could be "misclassified"
                    // as a constant extender if it were here.
                    PktState::PktStarted(insn_data) | PktState::InsidePacket(insn_data) => {
                        insn_data[0].nonduplex_iclass() == Iclass::Immext
                    }
                    // The end packets don't matter because a constant extender
                    // always comes before an instruction, so a constant extender can't
                    // end a packet. See section 10.9.
                    PktState::PktStandalone(_)
                    | PktState::PktStartedFirstDuplex(_)
                    | PktState::FirstDuplex(_)
                    | PktState::PktEnded(_) => false,
                }
            };

            let mut regs_in_insn = vec![];
            let mut first_general_reg = OutputRegisterType::None;

            for (i, pcode) in pcodes.iter().enumerate() {
                let outvar = &pcode.output;
                if let Some(outvar_unwrap) = outvar {
                    if outvar_unwrap.space == SpaceName::Register {
                        trace!("pcode wrote register at {}", outvar_unwrap.offset);
                        regs_in_insn.push(outvar_unwrap.clone());

                        // Dotnew instructions require registers to be the postfix after R.
                        //
                        // It's not clear what documents this explicitly, other than experimenting
                        // with an assembler. Section 5.3 may provide some insight as well.

                        let dotnew_regnum = outvar_unwrap.offset - DEST_REG_OFFSET;

                        // Permit R* registers or P* registers when tracking output.
                        if dotnew_regnum <= last_general_register {
                            first_general_reg = OutputRegisterType::General(dotnew_regnum / 4);
                        } else if let Some(predicate_number) =
                            DefaultHexagonExecutionHelper::match_predicate(dotnew_regnum, self)
                        {
                            // The i stores the position at which the predicate is at in the pcode
                            // sequence.
                            first_general_reg =
                                OutputRegisterType::Predicate(predicate_number as u64, i + 1);
                        }
                    }
                }
            }

            all_regs_written.push(first_general_reg.clone());

            // Effectively, we do not want to count constant extenders
            // in the new-value registers written throughout the packet.
            //
            // See section 10.10.
            if !is_immext {
                trace!("the current instruction is an immediate extension, so we aren't adding it to the list of pcodes to execute");
                total_insns_without_immext += 1;
                dotnew_regs_written.push(first_general_reg);

                // A packet with 5 operations (eg. op1, nop, immext, duplex1, duplex2) will skip the
                // last instruction with the empty duplex pcode operations added here.
                full_pcodes.push(pcodes);
                // If a duplex, the "first" and "second" duplex should be the same.
                instruction_pcs.push(pc)
            }

            // End common postfetch

            let mut execution_helper = self.execution_helper.take().unwrap();
            {
                execution_helper.post_insn_fetch(bytes_consumed, self);

                trace!("advancing fetch pc to {pc}");
                pc += bytes_consumed as u32;
            }
            self.execution_helper = Some(execution_helper);

            self.saved_context_opts.advance_instr();

            total_bytes_consumed += bytes_consumed;
        }

        let mut execution_helper = self.execution_helper.take().unwrap();
        {
            execution_helper.post_packet_fetch(self);

            execution_helper.sequence(self, full_pcodes, &mut ordering);

            // Now that sequencing is done, it is time to deal with predicate ANDing.
            // Predicate ANDing basically means that if the same predicate register
            // is written more than once in the same packet, all the output values are logically
            // ANDed together. See section 6.1.3 - Auto-AND predicates.
            //
            // If the current output reg is a predicate register,
            // and this register is also present in the all_regs_written, then
            // we are in a predicate AND situation.
            let mut predicates_found = [false, false, false, false];
            for i in &ordering {
                let first_general_reg = &all_regs_written[*i];
                trace!("general reg in this instruction written was {first_general_reg:?}",);
                if let OutputRegisterType::Predicate(dotnew_regnum, ins_loc) = &first_general_reg {
                    trace!(
                        "all_regs_written {all_regs_written:?} first_general_reg {first_general_reg:?} predicates_found {predicates_found:?}"
                    );
                    // This dotnew value was already set.
                    if predicates_found[*dotnew_regnum as usize] {
                        trace!("Predicate anding situation detected at {i}!");
                        // A predicate to be ANDed copied into a custom unique varnode space that won't overlap/conflict
                        // with any other space. This space is called "styx_hexagon" in the slaspec and
                        // the location is given by the constant HEXAGON_PREDICATE_AND_COPY_LOC.
                        //
                        // We must push this immediately after the instruction that outputs to the predicat,
                        // mainly because there are *fun* instructions like p0 = cmp.eq(...); if (p0.new) ...
                        // where the compare and jump happen in the same instruction
                        const HEXAGON_PREDICATE_AND_COPY_LOC: u64 = 0x20000000u64;

                        // Also, this kind of assumes that the predicate register is either 0x00 or 0xff, and
                        // nothing else.
                        full_pcodes[*i].insert(
                            *ins_loc,
                            Pcode {
                                opcode: Opcode::IntAnd,
                                inputs: smallvec![
                                    VarnodeData {
                                        space: SpaceName::Register,
                                        offset: DEST_REG_OFFSET
                                            + (*dotnew_regnum + self.hexagon_predicate_start),
                                        size: 1,
                                    },
                                    VarnodeData {
                                        space: SpaceName::from("styx_hexagon"),
                                        offset: HEXAGON_PREDICATE_AND_COPY_LOC,
                                        size: 1
                                    }
                                ],
                                output: Some(VarnodeData {
                                    space: SpaceName::Register,
                                    offset: DEST_REG_OFFSET
                                        + (*dotnew_regnum + self.hexagon_predicate_start),
                                    size: 1,
                                }),
                            },
                        );

                        // We are in a predicate anding situation, so now play with pcodes
                        full_pcodes[*i].insert(
                            0,
                            Pcode {
                                opcode: Opcode::Copy,
                                inputs: smallvec![VarnodeData {
                                    space: SpaceName::Register,
                                    offset: DEST_REG_OFFSET
                                        + (*dotnew_regnum + self.hexagon_predicate_start),
                                    size: 1
                                }],
                                // WARN: is there an issue here with the unique space somehow overlapping?
                                // WARN: is this too big?
                                output: Some(VarnodeData {
                                    space: SpaceName::from("styx_hexagon"),
                                    offset: HEXAGON_PREDICATE_AND_COPY_LOC,
                                    size: 1,
                                }),
                            },
                        );
                    }
                    // Predicate wasn't found, so indicate that we have found it
                    else {
                        trace!("marking predicate {} as found at {}", *dotnew_regnum, i);
                        predicates_found[*dotnew_regnum as usize] = true;
                    }
                }
            }
        }

        self.execution_helper = Some(execution_helper);

        // Try to find the load/store instructions and their slots.
        // This is important for page faulting.
        //
        // Algorithm: loop through each instruction. If it's a
        // load/store, then we get its slot info. If the slot info is
        // explicitly 0 for the first instruction, then we are done.
        //
        // If the slot info is 1, then we are not done and check the
        // next instruction.
        //
        // TODO: Just make sure this works with packet reordering.
        let mut load_store_slot_info: SmallVec<[Option<usize>; 4]> = smallvec![];
        let mut current_slot = None;
        for (i, ins) in full_pcodes.iter().enumerate() {
            let mut this_slot_info = None;
            for pcode in ins.iter() {
                if matches!(pcode.opcode, Opcode::Load | Opcode::Store) {
                    trace!("instruction {i}/{} is a load/store", full_pcodes.len());
                    // Slot determination: figure out if the instruction has any "special" slot
                    // metadata.

                    // Used to determine duplex. The second duplex instruction will
                    // be 2 away (instead of 4 away) from the previous instruction
                    let is_second_duplex = if i > 0 {
                        (instruction_pcs[i] - instruction_pcs[i - 1]) == 2
                    } else {
                        false
                    };

                    let pc_read = if is_second_duplex {
                        instruction_pcs[i] - 2
                    } else {
                        instruction_pcs[i]
                    };
                    let ins = GeneralHexagonInstruction::new_with_raw_value(
                        mmu.read_u32_le_virt_code(pc_read as u64, self)?,
                    );

                    match decode_attribs::loadstore_slot(ins.raw_value()) {
                        Some(SlotInfo::Slots0) => {
                            this_slot_info = Some(0);
                            trace!("slot0 this_slot_info");
                        }
                        Some(SlotInfo::Slots1 | SlotInfo::Slots01) => {
                            let new_slot_num = match current_slot {
                                Some(slot) => slot - 1,
                                // Load/store always starts with slot 1
                                None => 1,
                            };

                            current_slot = Some(new_slot_num);
                            trace!("slots1/slots01 current slot is {current_slot:?} new_slot_num {new_slot_num}");

                            // Flip slot if duplex insert
                            // TODO change when we sequence duplexes properly
                            match ins.parse() {
                                PktLoopParseBits::Duplex => {
                                    trace!("reversing duplex");
                                    this_slot_info = Some(1 - new_slot_num)
                                }
                                _ => this_slot_info = current_slot,
                            }
                        }
                        _ => unreachable!("a load/store instruction does not have a slot"),
                    }

                    // We are done finding the slot for this instruction,
                    // we can move on to the next.
                    break;
                }
            }
            load_store_slot_info.push(this_slot_info);
        }

        // Cache before we return
        let info = HexagonFetchDecodeData {
            total_bytes_consumed,
            ordering: ordering.clone(),
            load_store_slot_info,
            duplex_start,
        };

        // Cache before we return, and indicate that the result is cached.
        self.cache.as_mut().unwrap().insert(
            initial_pc,
            CachedFetchDecodeResult {
                pcodes: full_pcodes.clone(),
                info: info.clone(),
            },
        );

        Ok(Ok(HexagonFetchDecodeInfo::Decoded(info)))
    }
}

/// The HexagonExecutionHelper is a trait that allows the HexagonPcodeBackend
/// to more easily fetch and decode instructions. It also keeps track of the ISA
/// PC. To understand this better, the lifecycle of fetching, decoding, and executing
/// is as follows:
///
/// `fetch_decode_packet`: called at the beginning of every packet, goes through every instruction starting
/// at the PC of the current packet. It is worth understanding that the Sleigh backend fetches an instruction and
/// lifts it at the same time to P-code. So in some sense, the fetching and lifting are analogous here, and we don't have hooks
/// for after Sleigh fetches an instruction but before it lifts the instruction to P-codes.
///
/// Within `fetch_decode_packet`, we fetch individual instructions.
/// For each individual instruction, we first call `pre_insn_fetch`.
///
/// The `pre_insn_fetch` will typically look at the current instruction in the packet to figure out where we are inside a packet.
/// Based on this, some of the following hooks is called **before generating context options and passing them to Sleigh to lift.**
///
/// - `first_pkt`: this is the very first packet in execution. Needed to cover some corner cases.
/// - `pkt_first_duplex`: are we in an instruction with a duplex where the packet is comprised of _only_ one duplex?
///   For example, `{ r0 = r1; r8 = r9 }` is a duplex instruction where the duplex is the only instruction in the packet.
///   We will _also_ call `pkt_started` if this hook is triggered.
/// - `pkt_started`: are we the first instruction in a new packet?
/// - `pkt_inside`: are we in the middle of a packet? That is, explictly not the first or last instruction in a packet.
///   For this to be called, the packet must have either 3 or 4 instructions.
/// - `pkt_ended`: are we at the end of a packet?
///
/// All of these three hooks may end up using SavedContextOpts to set context options for Sleigh for either the current
/// instruction or future instructions. See `SavedContextOpts` for details on how this works.
///
/// Now, we will extract the context options for the current packet using `SavedContextOpts` and send off this information
/// to Sleigh to lift and get our P-codes.
///
/// Then, `post_insn_fetch` is called. These hooks are repeatedly called, starting from `pre_insn_fetch`, until we hit the
/// end of a packet.
///
/// At the end of the packet, we will call
/// - `post_packet_fetch`, called after the packet was fully fetched and we have P-codes for each instruction
/// - `sequence`, called after the `post_packet_fetch` and requires an implementation of an algorithm that re-orders
///   the less than or equal to 4 instructions in a Hexagon packet so the instructions in a packet can run sequentially and
///   correctly.
///
/// After `fetch_decode_packet` finishes and all P-codes from the packet (including additional P-codes generated to
/// deal with register banking - see section 3.3 in the manual for an explanation) are executed, we finally call `post_packet_execute`.
pub trait HexagonExecutionHelper: derive_more::Debug + Send {
    /// This retrieves the program counter.
    ///
    /// Currently the `HexagonPcodeBackend` uses this function when
    /// its internal `pc` reading function is called, such as with `HexagonPcodeBackend::read_register_raw`.
    fn isa_pc(&self) -> u64;

    /// Set the program counter. The `HexaxgonPcodeBackend` will call
    /// this when its `set_pc` function is called, such as with `HexagonPcodeBackend::write_register_raw`.
    ///
    /// This is important since the execution helper
    /// may want to maintain the program counter internally to
    /// help with lookahead/lookbehind problems during decoding.
    fn set_isa_pc(&mut self, value: u64, backend: &mut HexagonPcodeBackend);

    /// Called after the execution of every individual packet
    fn post_packet_execute(&mut self, _backend: &mut HexagonPcodeBackend) {}

    /// This is called before invoking Ghidra's decompiler backend to lift from an instruction to P-code,
    /// and called once for every instruction that needs to be fetched within a packet.
    fn pre_insn_fetch(
        &mut self,
        backend: &mut HexagonPcodeBackend,
        mmu: &mut Mmu,
        prev_state: &PktState,
        pc: u32,
    ) -> Result<PktState, HexagonFetchDecodeError>;

    /// This is called immediately after invoking Ghidra's decompiler backend and receiving
    /// P-codes for an individual instruction.
    fn post_insn_fetch(&mut self, _bytes_consumed: u64, _backend: &mut HexagonPcodeBackend) {}

    /// This is called after _all_ P-codes are fetched for all instruction in a packet.
    fn post_packet_fetch(&mut self, backend: &mut HexagonPcodeBackend);

    /// This is called after `pre_insn_fetch`, but **before** invoking Ghidra's decompiler.
    /// This function is called if the current instruction being fetched/lifted
    /// is the _first_ in the packet.
    fn pkt_started(
        &mut self,
        backend: &mut HexagonPcodeBackend,
        instrs: [GeneralHexagonInstruction; 4],
        pc: u32,
    ) -> Result<(), GeneratePcodeError>;
    /// This is called after `pre_insn_fetch`, but **before** invoking Ghidra's decompiler.
    /// This function is called if the current instruction being fetched/lifted
    /// is _neither_ the first or last in the packet.
    fn pkt_inside(
        &mut self,
        backend: &mut HexagonPcodeBackend,
        instrs: [GeneralHexagonInstruction; 4],
    ) -> Result<(), GeneratePcodeError>;
    /// This is called after `pre_insn_fetch`, but **before** invoking Ghidra's decompiler.
    /// This function is called if the current instruction being fetched/lifted
    /// is the _last_ in the packet.
    fn pkt_ended(
        &mut self,
        backend: &mut HexagonPcodeBackend,
        instr: Option<GeneralHexagonInstruction>,
        dotnew_regs_written: &[OutputRegisterType],
        dotnew_instructions: u32,
    ) -> Result<(), GeneratePcodeError>;
    /// This is called after `pre_insn_fetch`, but **before** invoking Ghidra's decompiler.
    /// This function is called if the current instruction being fetched/lifted
    /// is the _first_ in the packet but also the only instructions in the packet is one duplex.
    ///
    /// For example: `{ r2 = r3; r6 = r7; }`
    fn pkt_first_duplex(
        &mut self,
        backend: &mut HexagonPcodeBackend,
        instrs: [GeneralHexagonInstruction; 4],
    ) -> Result<(), GeneratePcodeError>;

    /// This is called after `pre_insn_fetch`, but **before** invoking Ghidra's decompiler.
    /// This function is called if the current instruction being fetched/lifted
    /// is the _first_ instruction during execution.
    fn first_pkt(&mut self, backend: &mut HexagonPcodeBackend, pc: u32);

    /// Sometimes, packets in Hexagon have a new-value register that sequentially is _used_ before
    /// the new value is actually written. This can only occur for new-value compare jumps (section 8.5.1), as
    /// new-value stores require the new-value to be referenced in the last packet slot (see section 5.6).
    ///
    /// For example, we may have something like
    /// ```ignore
    /// {
    ///   if (p0.new) r10 = add(r8, r9)
    ///   p0 = cmp.eq(r0, r1)
    /// }
    /// ```
    ///
    /// The `sequence` function in the helper analyzes an array of array of pcodes (given in argument `pkt`), where
    /// the each element in the outer array corresponds to the pcodes for an individual instruction. Based on this analysis,
    /// it populates. The order stores the indices of each instruction in the packet in the order of execution. For the previous
    /// example, we would expect the `ordering` array to store `[1, 0]`.
    ///
    /// **This function expects `ordering` to be empty.**
    fn sequence(
        &mut self,
        backend: &mut HexagonPcodeBackend,
        pkt: &[Vec<Pcode>],
        ordering: &mut SmallVec<[usize; 4]>,
    );
}
