/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [8:0] _03_;
  reg [3:0] _04_;
  wire [5:0] _05_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [17:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_1z ? celloutsig_0_9z : celloutsig_0_0z[2];
  assign celloutsig_0_12z = celloutsig_0_1z ? _00_ : celloutsig_0_10z;
  assign celloutsig_0_9z = ~(celloutsig_0_3z[0] & celloutsig_0_6z);
  assign celloutsig_0_10z = !(celloutsig_0_2z[0] ? celloutsig_0_8z[6] : celloutsig_0_1z);
  assign celloutsig_1_9z = ~(celloutsig_1_1z[2] | in_data[118]);
  assign celloutsig_0_6z = ~(in_data[83] | in_data[21]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[0] | in_data[57]);
  assign celloutsig_0_15z = ~(_02_ | celloutsig_0_1z);
  assign celloutsig_0_28z = ~(_01_ | celloutsig_0_0z[1]);
  assign celloutsig_1_5z = ~celloutsig_1_4z[1];
  assign celloutsig_1_10z = ~celloutsig_1_2z[1];
  assign celloutsig_0_27z = ~celloutsig_0_23z[0];
  assign celloutsig_1_0z = in_data[145:135] + in_data[166:156];
  assign celloutsig_1_17z = { celloutsig_1_8z[3], celloutsig_1_12z } + celloutsig_1_11z;
  reg [8:0] _20_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _20_ <= 9'h000;
    else _20_ <= in_data[42:34];
  assign { _00_, _03_[7:0] } = _20_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _04_ <= 4'h0;
    else _04_ <= celloutsig_0_3z[3:0];
  reg [5:0] _22_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _22_ <= 6'h00;
    else _22_ <= { celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_12z };
  assign { _05_[5], _01_, _05_[3], _02_, _05_[1:0] } = _22_;
  assign celloutsig_1_1z = in_data[144:142] / { 1'h1, in_data[126:125] };
  assign celloutsig_1_3z = { celloutsig_1_2z[1], celloutsig_1_2z } / { 1'h1, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_0z[10:5], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_17z } / { 1'h1, celloutsig_1_17z[3:2], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_8z[7:4], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z } / { 1'h1, celloutsig_0_8z[7:4], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } / { 1'h1, celloutsig_0_0z[2:0], celloutsig_0_2z[2:1], in_data[0] };
  assign celloutsig_0_18z = { _00_, _03_[7:5], _00_, _03_[7:0], _04_, celloutsig_0_11z } / { 1'h1, celloutsig_0_0z[2:0], celloutsig_0_0z, celloutsig_0_15z, _00_, _03_[7:0] };
  assign celloutsig_0_3z = in_data[24:20] % { 1'h1, celloutsig_0_2z[1], celloutsig_0_2z };
  assign celloutsig_1_2z = in_data[170:168] % { 1'h1, in_data[184:183] };
  assign celloutsig_0_2z = celloutsig_0_0z[2:0] % { 1'h1, celloutsig_0_0z[2], celloutsig_0_1z };
  assign celloutsig_0_19z = celloutsig_0_18z[0] ? in_data[23:19] : { celloutsig_0_4z[4:1], celloutsig_0_1z };
  assign celloutsig_0_23z = celloutsig_0_12z ? { celloutsig_0_13z[6:5], celloutsig_0_3z } : { celloutsig_0_19z[4:2], _04_ };
  assign celloutsig_1_7z = { celloutsig_1_0z[1:0], celloutsig_1_4z } >> { celloutsig_1_2z[2], celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_2z[1:0], celloutsig_1_2z } >> in_data[154:150];
  assign celloutsig_1_12z = { celloutsig_1_11z[2], celloutsig_1_2z } >> { celloutsig_1_1z[2], celloutsig_1_4z };
  assign celloutsig_0_8z = { in_data[95:93], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z } >> { _00_, _03_[7:4], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_4z = celloutsig_1_3z[3:1] >> in_data[101:99];
  assign celloutsig_1_18z = celloutsig_1_12z[2:0] >> { celloutsig_1_12z[1:0], celloutsig_1_10z };
  assign celloutsig_0_0z = in_data[34:31] <<< in_data[40:37];
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_4z } <<< { celloutsig_1_7z[2:0], celloutsig_1_1z };
  assign _03_[8] = _00_;
  assign { _05_[4], _05_[2] } = { _01_, _02_ };
  assign { out_data[130:128], out_data[108:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
