============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Mon Dec 16 10:15:37 2024

   Run on =     DZ-CHANGRENWEI
============================================================
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-8007 ERROR: syntax error near ')' in 01_src/01_rtl/demo_1st_top.v(21)
HDL-1007 : Verilog file '01_src/01_rtl/demo_1st_top.v' ignored due to errors
HDL-5007 WARNING: could not find top-level module/unit; aborting hierarchy tree creation
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-8007 ERROR: syntax error near ')' in 01_src/01_rtl/demo_1st_top.v(21)
HDL-1007 : Verilog file '01_src/01_rtl/demo_1st_top.v' ignored due to errors
HDL-5007 WARNING: could not find top-level module/unit; aborting hierarchy tree creation
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'refclk', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(54)
HDL-1007 : undeclared symbol 'reset', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(55)
HDL-1007 : undeclared symbol 'extlock', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(56)
HDL-1007 : undeclared symbol 'clk0_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(57)
HDL-1007 : undeclared symbol 'clk1_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(58)
HDL-1007 : undeclared symbol 'clk2_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(59)
HDL-1007 : undeclared symbol 'clk3_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(60)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(60)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(61)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(62)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(63)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(60)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(61)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(62)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(63)
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(62)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(63)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(64)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(65)
HDL-1007 : undeclared symbol 'emif_clk', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(82)
HDL-1007 : undeclared symbol 'emif_cke', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(83)
HDL-1007 : undeclared symbol 'emif_ce', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(84)
HDL-1007 : undeclared symbol 'emif_we', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(85)
HDL-1007 : undeclared symbol 'emif_cas', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(86)
HDL-1007 : undeclared symbol 'emif_ras', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(87)
HDL-1007 : undeclared symbol 'emif_we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(89)
HDL-1007 : undeclared symbol 'emif_idel', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(90)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-8007 ERROR: cannot find port 'clk' on this module in 01_src/01_rtl/demo_1st_top.v(72)
HDL-8007 ERROR: cannot find port 'rst_n' on this module in 01_src/01_rtl/demo_1st_top.v(73)
HDL-8007 ERROR: cannot find port 'clk_in' on this module in 01_src/01_rtl/demo_1st_top.v(75)
HDL-8007 ERROR: cannot find port 'cke_in' on this module in 01_src/01_rtl/demo_1st_top.v(76)
HDL-8007 ERROR: cannot find port 'ce_in' on this module in 01_src/01_rtl/demo_1st_top.v(77)
HDL-8007 ERROR: cannot find port 'we_in' on this module in 01_src/01_rtl/demo_1st_top.v(78)
HDL-8007 ERROR: cannot find port 'cas_in' on this module in 01_src/01_rtl/demo_1st_top.v(79)
HDL-8007 ERROR: cannot find port 'ras_in' on this module in 01_src/01_rtl/demo_1st_top.v(80)
HDL-8007 ERROR: cannot find port 'clk_out' on this module in 01_src/01_rtl/demo_1st_top.v(82)
HDL-8007 ERROR: cannot find port 'cke_out' on this module in 01_src/01_rtl/demo_1st_top.v(83)
HDL-8007 ERROR: cannot find port 'ce_out' on this module in 01_src/01_rtl/demo_1st_top.v(84)
HDL-8007 ERROR: cannot find port 'we_out' on this module in 01_src/01_rtl/demo_1st_top.v(85)
HDL-8007 ERROR: cannot find port 'cas_out' on this module in 01_src/01_rtl/demo_1st_top.v(86)
HDL-8007 ERROR: cannot find port 'ras_out' on this module in 01_src/01_rtl/demo_1st_top.v(87)
HDL-8007 ERROR: cannot find port 'we_logic' on this module in 01_src/01_rtl/demo_1st_top.v(89)
HDL-8007 ERROR: cannot find port 'mcu_idel' on this module in 01_src/01_rtl/demo_1st_top.v(90)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(62)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(63)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(64)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(65)
HDL-1007 : undeclared symbol 'emif_clk', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(82)
HDL-1007 : undeclared symbol 'emif_cke', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(83)
HDL-1007 : undeclared symbol 'emif_ce', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(84)
HDL-1007 : undeclared symbol 'emif_we', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(85)
HDL-1007 : undeclared symbol 'emif_cas', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(86)
HDL-1007 : undeclared symbol 'emif_ras', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(87)
HDL-1007 : undeclared symbol 'emif_we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(89)
HDL-1007 : undeclared symbol 'emif_idel', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(90)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(62)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(63)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(64)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(65)
HDL-1007 : undeclared symbol 'emif_clk', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(82)
HDL-1007 : undeclared symbol 'emif_cke', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(83)
HDL-1007 : undeclared symbol 'emif_ce', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(84)
HDL-1007 : undeclared symbol 'emif_we', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(85)
HDL-1007 : undeclared symbol 'emif_cas', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(86)
HDL-1007 : undeclared symbol 'emif_ras', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(87)
HDL-1007 : undeclared symbol 'emif_we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(89)
HDL-1007 : undeclared symbol 'emif_idel', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(90)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(62)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(63)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(64)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(65)
HDL-1007 : undeclared symbol 'emif_clk', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(82)
HDL-1007 : undeclared symbol 'emif_cke', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(83)
HDL-1007 : undeclared symbol 'emif_ce', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(84)
HDL-1007 : undeclared symbol 'emif_we', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(85)
HDL-1007 : undeclared symbol 'emif_cas', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(86)
HDL-1007 : undeclared symbol 'emif_ras', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(87)
HDL-1007 : undeclared symbol 'emif_we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(89)
HDL-1007 : undeclared symbol 'emif_idle', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(90)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(62)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(63)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(64)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(65)
HDL-1007 : undeclared symbol 'emif_clk', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(82)
HDL-1007 : undeclared symbol 'emif_cke', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(83)
HDL-1007 : undeclared symbol 'emif_ce', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(84)
HDL-1007 : undeclared symbol 'emif_we', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(85)
HDL-1007 : undeclared symbol 'emif_cas', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(86)
HDL-1007 : undeclared symbol 'emif_ras', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(87)
HDL-1007 : undeclared symbol 'emif_we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(89)
HDL-1007 : undeclared symbol 'emif_idle', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(90)
GUI-5005 WARNING: Unknown file icon ...
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(71)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(72)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'emif_idle', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(99)
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(71)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(72)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'emif_idle', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(99)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
GUI-5005 WARNING: Unknown file icon ...
RUN-1001 : reset_run phy_1.
RUN-8001 ERROR: Can't launch run syn_1 to step read_design now.
RUN-1001 : reset_run phy_1.
RUN-8001 ERROR: Can't launch run syn_1 to step read_design now.
GUI-5005 WARNING: Unknown file icon ...
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(71)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(72)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'emif_idle', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(99)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(71)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(72)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'emif_idle', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(99)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(71)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(72)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'emif_idle', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(99)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(71)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(72)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'emif_idle', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(99)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(110)
HDL-1007 : undeclared symbol 'flag_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(112)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(71)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(72)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'emif_idle', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(99)
HDL-1007 : undeclared symbol 'flag_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(112)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-8007 ERROR: cannot find port 'clk' on this module in 01_src/01_rtl/demo_1st_top.v(106)
HDL-8007 ERROR: cannot find port 'rst_n' on this module in 01_src/01_rtl/demo_1st_top.v(107)
HDL-8007 ERROR: cannot find port 'cas' on this module in 01_src/01_rtl/demo_1st_top.v(109)
HDL-8007 ERROR: cannot find port 'we_logic' on this module in 01_src/01_rtl/demo_1st_top.v(110)
HDL-8007 ERROR: cannot find port 'setio' on this module in 01_src/01_rtl/demo_1st_top.v(112)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(71)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(72)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'emif_idle', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(99)
HDL-1007 : undeclared symbol 'flag_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(112)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-8007 ERROR: cannot find port 'we_logic' on this module in 01_src/01_rtl/demo_1st_top.v(110)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(71)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(72)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'emif_idle', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(99)
HDL-1007 : undeclared symbol 'flag_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(112)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-5007 WARNING: 'flag_start' is not declared in 01_src/01_rtl/emif_setio.v(66)
HDL-5007 WARNING: 'addr_reg0' is not declared in 01_src/01_rtl/emif_setio.v(68)
HDL-5007 WARNING: 'addr_reg1' is not declared in 01_src/01_rtl/emif_setio.v(68)
HDL-5007 WARNING: 'flag_start' is not declared in 01_src/01_rtl/emif_setio.v(69)
HDL-5007 WARNING: 'flag_start' is not declared in 01_src/01_rtl/emif_setio.v(72)
HDL-5007 WARNING: 'welogic' is not declared in 01_src/01_rtl/emif_setio.v(100)
HDL-5007 WARNING: 'flag_start' is not declared in 01_src/01_rtl/emif_setio.v(66)
HDL-5007 WARNING: 'addr_reg0' is not declared in 01_src/01_rtl/emif_setio.v(68)
HDL-5007 WARNING: 'addr_reg1' is not declared in 01_src/01_rtl/emif_setio.v(68)
HDL-5007 WARNING: 'flag_start' is not declared in 01_src/01_rtl/emif_setio.v(69)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(75)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(76)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(75)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(76)
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(75)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(76)
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(122)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(125)
HDL-1007 : undeclared symbol 'emif_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(128)
HDL-1007 : undeclared symbol 'emif_dqm0', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(131)
HDL-1007 : undeclared symbol 'emif_dqm1', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(132)
HDL-1007 : undeclared symbol 'row_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(135)
HDL-1007 : undeclared symbol 'col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(136)
HDL-1007 : undeclared symbol 'data_wren', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(137)
HDL-1007 : undeclared symbol 'data_rden', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(138)
HDL-1007 : undeclared symbol 'data_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(151)
HDL-1007 : undeclared symbol 'read_done', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(152)
HDL-1007 : undeclared symbol 'mcu_reg_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(164)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(166)
HDL-8007 ERROR: syntax error near 'endmodule' in 01_src/01_rtl/demo_1st_top.v(177)
HDL-8007 ERROR: Verilog 2000 keyword 'endmodule' used in incorrect context in 01_src/01_rtl/demo_1st_top.v(177)
HDL-1007 : Verilog file '01_src/01_rtl/demo_1st_top.v' ignored due to errors
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(75)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(76)
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(122)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(125)
HDL-1007 : undeclared symbol 'emif_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(128)
HDL-1007 : undeclared symbol 'emif_dqm0', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(131)
HDL-1007 : undeclared symbol 'emif_dqm1', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(132)
HDL-1007 : undeclared symbol 'row_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(135)
HDL-1007 : undeclared symbol 'col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(136)
HDL-1007 : undeclared symbol 'data_wren', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(137)
HDL-1007 : undeclared symbol 'data_rden', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(138)
HDL-1007 : undeclared symbol 'data_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(151)
HDL-1007 : undeclared symbol 'read_done', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(152)
HDL-1007 : undeclared symbol 'mcu_reg_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(164)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(166)
HDL-8007 ERROR: syntax error near 'U99_led' in 01_src/01_rtl/demo_1st_top.v(176)
HDL-8007 ERROR: 'encoder_' is an unknown type in 01_src/01_rtl/demo_1st_top.v(171)
HDL-8007 ERROR: ignore module module due to previous errors in 01_src/01_rtl/demo_1st_top.v(18)
HDL-1007 : Verilog file '01_src/01_rtl/demo_1st_top.v' ignored due to errors
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(75)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(76)
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(122)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(125)
HDL-1007 : undeclared symbol 'emif_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(128)
HDL-1007 : undeclared symbol 'emif_dqm0', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(131)
HDL-1007 : undeclared symbol 'emif_dqm1', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(132)
HDL-1007 : undeclared symbol 'row_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(135)
HDL-1007 : undeclared symbol 'col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(136)
HDL-1007 : undeclared symbol 'data_wren', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(137)
HDL-1007 : undeclared symbol 'data_rden', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(138)
HDL-1007 : undeclared symbol 'data_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(151)
HDL-1007 : undeclared symbol 'read_done', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(152)
HDL-1007 : undeclared symbol 'mcu_reg_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(164)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(166)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-8007 ERROR: cannot find port 'clk' on this module in 01_src/01_rtl/demo_1st_top.v(188)
HDL-8007 ERROR: cannot find port 'rst_n' on this module in 01_src/01_rtl/demo_1st_top.v(189)
HDL-8007 ERROR: cannot find port 'led' on this module in 01_src/01_rtl/demo_1st_top.v(191)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(75)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(76)
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(122)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(125)
HDL-1007 : undeclared symbol 'emif_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(128)
HDL-1007 : undeclared symbol 'emif_dqm0', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(131)
HDL-1007 : undeclared symbol 'emif_dqm1', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(132)
HDL-1007 : undeclared symbol 'row_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(135)
HDL-1007 : undeclared symbol 'col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(136)
HDL-1007 : undeclared symbol 'data_wren', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(137)
HDL-1007 : undeclared symbol 'data_rden', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(138)
HDL-1007 : undeclared symbol 'data_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(151)
HDL-1007 : undeclared symbol 'read_done', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(152)
HDL-1007 : undeclared symbol 'mcu_reg_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(164)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(166)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(75)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(76)
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(122)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(125)
HDL-1007 : undeclared symbol 'emif_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(128)
HDL-1007 : undeclared symbol 'emif_dqm0', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(131)
HDL-1007 : undeclared symbol 'emif_dqm1', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(132)
HDL-1007 : undeclared symbol 'row_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(135)
HDL-1007 : undeclared symbol 'col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(136)
HDL-1007 : undeclared symbol 'data_wren', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(137)
HDL-1007 : undeclared symbol 'data_rden', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(138)
HDL-1007 : undeclared symbol 'data_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(151)
HDL-1007 : undeclared symbol 'read_done', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(152)
HDL-1007 : undeclared symbol 'mcu_reg_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(164)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(166)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(75)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(76)
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(122)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(125)
HDL-1007 : undeclared symbol 'emif_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(128)
HDL-1007 : undeclared symbol 'emif_dqm0', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(131)
HDL-1007 : undeclared symbol 'emif_dqm1', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(132)
HDL-1007 : undeclared symbol 'row_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(135)
HDL-1007 : undeclared symbol 'col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(136)
HDL-1007 : undeclared symbol 'data_wren', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(137)
HDL-1007 : undeclared symbol 'data_rden', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(138)
HDL-1007 : undeclared symbol 'data_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(151)
HDL-1007 : undeclared symbol 'read_done', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(152)
HDL-1007 : undeclared symbol 'mcu_reg_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(164)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(166)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-8007 ERROR: cannot find port 'clk' on this module in 01_src/01_rtl/demo_1st_top.v(121)
HDL-8007 ERROR: cannot find port 'rst_n' on this module in 01_src/01_rtl/demo_1st_top.v(122)
HDL-8007 ERROR: cannot find port 'signal_en' on this module in 01_src/01_rtl/demo_1st_top.v(124)
HDL-8007 ERROR: cannot find port 'wr_en' on this module in 01_src/01_rtl/demo_1st_top.v(125)
HDL-8007 ERROR: cannot find port 'rd_en' on this module in 01_src/01_rtl/demo_1st_top.v(126)
HDL-8007 ERROR: cannot find port 'emif_clk' on this module in 01_src/01_rtl/demo_1st_top.v(127)
HDL-8007 ERROR: cannot find port 'emif_addr' on this module in 01_src/01_rtl/demo_1st_top.v(128)
HDL-8007 ERROR: cannot find port 'emif_cas' on this module in 01_src/01_rtl/demo_1st_top.v(129)
HDL-8007 ERROR: cannot find port 'emif_ras' on this module in 01_src/01_rtl/demo_1st_top.v(130)
HDL-8007 ERROR: cannot find port 'emif_dqm0' on this module in 01_src/01_rtl/demo_1st_top.v(131)
HDL-8007 ERROR: cannot find port 'emif_dqm1' on this module in 01_src/01_rtl/demo_1st_top.v(132)
HDL-8007 ERROR: cannot find port 'emif_cke' on this module in 01_src/01_rtl/demo_1st_top.v(133)
HDL-8007 ERROR: cannot find port 'row_addr_out' on this module in 01_src/01_rtl/demo_1st_top.v(135)
HDL-8007 ERROR: cannot find port 'col_addr_out' on this module in 01_src/01_rtl/demo_1st_top.v(136)
HDL-8007 ERROR: cannot find port 'data_wren' on this module in 01_src/01_rtl/demo_1st_top.v(137)
HDL-8007 ERROR: cannot find port 'data_rden' on this module in 01_src/01_rtl/demo_1st_top.v(138)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(75)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(76)
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(122)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(125)
HDL-1007 : undeclared symbol 'emif_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(128)
HDL-1007 : undeclared symbol 'emif_dqm0', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(131)
HDL-1007 : undeclared symbol 'emif_dqm1', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(132)
HDL-1007 : undeclared symbol 'row_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(135)
HDL-1007 : undeclared symbol 'col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(136)
HDL-1007 : undeclared symbol 'data_wren', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(137)
HDL-1007 : undeclared symbol 'data_rden', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(138)
HDL-1007 : undeclared symbol 'data_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(151)
HDL-1007 : undeclared symbol 'read_done', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(152)
HDL-1007 : undeclared symbol 'mcu_reg_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(164)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(166)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-8007 ERROR: cannot find port 'clk' on this module in 01_src/01_rtl/demo_1st_top.v(145)
HDL-8007 ERROR: cannot find port 'rst_n' on this module in 01_src/01_rtl/demo_1st_top.v(146)
HDL-8007 ERROR: cannot find port 'read_en' on this module in 01_src/01_rtl/demo_1st_top.v(148)
HDL-8007 ERROR: cannot find port 'data_in' on this module in 01_src/01_rtl/demo_1st_top.v(149)
HDL-8007 ERROR: cannot find port 'fpga_read' on this module in 01_src/01_rtl/demo_1st_top.v(151)
HDL-8007 ERROR: cannot find port 'read_done_out' on this module in 01_src/01_rtl/demo_1st_top.v(152)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(75)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(76)
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(122)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(125)
HDL-1007 : undeclared symbol 'emif_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(128)
HDL-1007 : undeclared symbol 'emif_dqm0', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(131)
HDL-1007 : undeclared symbol 'emif_dqm1', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(132)
HDL-1007 : undeclared symbol 'row_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(135)
HDL-1007 : undeclared symbol 'col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(136)
HDL-1007 : undeclared symbol 'data_wren', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(137)
HDL-1007 : undeclared symbol 'data_rden', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(138)
HDL-1007 : undeclared symbol 'data_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(151)
HDL-1007 : undeclared symbol 'read_done', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(152)
HDL-1007 : undeclared symbol 'mcu_reg_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(164)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(166)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-8007 ERROR: cannot find port 'clk' on this module in 01_src/01_rtl/demo_1st_top.v(159)
HDL-8007 ERROR: cannot find port 'rst_n' on this module in 01_src/01_rtl/demo_1st_top.v(160)
HDL-8007 ERROR: cannot find port 'write_en' on this module in 01_src/01_rtl/demo_1st_top.v(162)
HDL-8007 ERROR: cannot find port 'col_addr' on this module in 01_src/01_rtl/demo_1st_top.v(163)
HDL-8007 ERROR: cannot find port 'mcu_reg' on this module in 01_src/01_rtl/demo_1st_top.v(164)
HDL-8007 ERROR: cannot find port 'fpga_write' on this module in 01_src/01_rtl/demo_1st_top.v(166)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(75)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(76)
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(122)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(125)
HDL-1007 : undeclared symbol 'emif_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(128)
HDL-1007 : undeclared symbol 'emif_dqm0', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(131)
HDL-1007 : undeclared symbol 'emif_dqm1', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(132)
HDL-1007 : undeclared symbol 'row_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(135)
HDL-1007 : undeclared symbol 'col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(136)
HDL-1007 : undeclared symbol 'data_wren', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(137)
HDL-1007 : undeclared symbol 'data_rden', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(138)
HDL-1007 : undeclared symbol 'data_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(151)
HDL-1007 : undeclared symbol 'read_done', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(152)
HDL-1007 : undeclared symbol 'mcu_reg_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(164)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(166)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(75)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(76)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(125)
HDL-1007 : undeclared symbol 'emif_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(128)
HDL-1007 : undeclared symbol 'emif_dqm0', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(131)
HDL-1007 : undeclared symbol 'emif_dqm1', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(132)
HDL-1007 : undeclared symbol 'row_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(135)
HDL-1007 : undeclared symbol 'col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(136)
HDL-1007 : undeclared symbol 'data_wren', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(137)
HDL-1007 : undeclared symbol 'data_rden', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(138)
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(146)
HDL-1007 : undeclared symbol 'data_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(151)
HDL-1007 : undeclared symbol 'read_done', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(152)
HDL-1007 : undeclared symbol 'mcu_reg_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(164)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(166)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(75)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(76)
HDL-1007 : undeclared symbol 'emif_row_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(135)
HDL-1007 : undeclared symbol 'emif_col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(136)
HDL-1007 : undeclared symbol 'data_wren', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(137)
HDL-1007 : undeclared symbol 'data_rden', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(138)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(148)
HDL-1007 : undeclared symbol 'data_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(151)
HDL-1007 : undeclared symbol 'read_done', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(152)
HDL-1007 : undeclared symbol 'col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(163)
HDL-1007 : undeclared symbol 'mcu_reg_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(164)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(166)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : undeclared symbol 'row_addr_out', assumed default net type 'wire' in 01_src/01_rtl/emif_control.v(57)
HDL-1007 : undeclared symbol 'col_addr_out', assumed default net type 'wire' in 01_src/01_rtl/emif_control.v(58)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(75)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(76)
HDL-1007 : undeclared symbol 'emif_row_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(135)
HDL-1007 : undeclared symbol 'emif_col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(136)
HDL-1007 : undeclared symbol 'fpga_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(137)
HDL-1007 : undeclared symbol 'fpga_write', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(138)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(148)
HDL-1007 : undeclared symbol 'data_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(151)
HDL-1007 : undeclared symbol 'read_done', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(152)
HDL-1007 : undeclared symbol 'col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(163)
HDL-1007 : undeclared symbol 'mcu_reg_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(164)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(166)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : undeclared symbol 'row_addr_out', assumed default net type 'wire' in 01_src/01_rtl/emif_control.v(57)
HDL-1007 : undeclared symbol 'col_addr_out', assumed default net type 'wire' in 01_src/01_rtl/emif_control.v(58)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : undeclared symbol 'row_addr_out', assumed default net type 'wire' in 01_src/01_rtl/emif_control.v(57)
HDL-1007 : undeclared symbol 'col_addr_out', assumed default net type 'wire' in 01_src/01_rtl/emif_control.v(58)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(75)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(76)
HDL-1007 : undeclared symbol 'emif_row_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(135)
HDL-1007 : undeclared symbol 'emif_col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(136)
HDL-1007 : undeclared symbol 'fpga_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(137)
HDL-1007 : undeclared symbol 'fpga_write', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(138)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(148)
HDL-1007 : undeclared symbol 'data_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(151)
HDL-1007 : undeclared symbol 'read_done', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(152)
HDL-1007 : undeclared symbol 'col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(163)
HDL-1007 : undeclared symbol 'mcu_reg_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(164)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(166)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(75)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(76)
HDL-1007 : undeclared symbol 'emif_row_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(135)
HDL-1007 : undeclared symbol 'emif_col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(136)
HDL-1007 : undeclared symbol 'fpga_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(137)
HDL-1007 : undeclared symbol 'fpga_write', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(138)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(148)
HDL-1007 : undeclared symbol 'data_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(152)
HDL-1007 : undeclared symbol 'read_done', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(153)
HDL-1007 : undeclared symbol 'col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(164)
HDL-1007 : undeclared symbol 'mcu_reg_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(165)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(167)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-5007 WARNING: 'clk_200M' is not declared in 01_src/01_rtl/emif_read.v(74)
HDL-5007 WARNING: 'sys_rst_n' is not declared in 01_src/01_rtl/emif_read.v(74)
HDL-5007 WARNING: 'sys_rst_n' is not declared in 01_src/01_rtl/emif_read.v(75)
HDL-5007 WARNING: 'mcu_data' is not declared in 01_src/01_rtl/emif_read.v(76)
HDL-5007 WARNING: 'mcu_data' is not declared in 01_src/01_rtl/emif_read.v(77)
HDL-5007 WARNING: 'mcu_data' is not declared in 01_src/01_rtl/emif_read.v(78)
HDL-5007 WARNING: 'mcu_data' is not declared in 01_src/01_rtl/emif_read.v(79)
HDL-5007 WARNING: 'mcu_data' is not declared in 01_src/01_rtl/emif_read.v(80)
HDL-5007 WARNING: 'mcu_data' is not declared in 01_src/01_rtl/emif_read.v(81)
HDL-5007 WARNING: 'mcu_data' is not declared in 01_src/01_rtl/emif_read.v(82)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(75)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(76)
HDL-1007 : undeclared symbol 'emif_row_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(135)
HDL-1007 : undeclared symbol 'emif_col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(136)
HDL-1007 : undeclared symbol 'fpga_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(137)
HDL-1007 : undeclared symbol 'fpga_write', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(138)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(148)
HDL-1007 : undeclared symbol 'data_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(152)
HDL-1007 : undeclared symbol 'read_done', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(153)
HDL-1007 : undeclared symbol 'col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(164)
HDL-1007 : undeclared symbol 'mcu_reg_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(165)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(167)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-8007 ERROR: procedural assignment to a non-register 'read_done' is not permitted in 01_src/01_rtl/emif_read.v(46)
HDL-8007 ERROR: procedural assignment to a non-register 'read_done' is not permitted in 01_src/01_rtl/emif_read.v(54)
HDL-8007 ERROR: procedural assignment to a non-register 'read_done' is not permitted in 01_src/01_rtl/emif_read.v(60)
HDL-8007 ERROR: procedural assignment to a non-register 'read_done' is not permitted in 01_src/01_rtl/emif_read.v(66)
HDL-5007 WARNING: 'col_addr' is not declared in 01_src/01_rtl/emif_read.v(87)
HDL-5007 WARNING: 'data_read' is not declared in 01_src/01_rtl/emif_read.v(87)
HDL-8007 ERROR: ignore module module due to previous errors in 01_src/01_rtl/emif_read.v(18)
HDL-1007 : Verilog file '01_src/01_rtl/emif_read.v' ignored due to errors
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(75)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(76)
HDL-1007 : undeclared symbol 'emif_row_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(135)
HDL-1007 : undeclared symbol 'emif_col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(136)
HDL-1007 : undeclared symbol 'fpga_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(137)
HDL-1007 : undeclared symbol 'fpga_write', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(138)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(148)
HDL-1007 : undeclared symbol 'read_done', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(152)
HDL-1007 : undeclared symbol 'data_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(153)
HDL-1007 : undeclared symbol 'col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(164)
HDL-1007 : undeclared symbol 'mcu_reg_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(165)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(167)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-8007 ERROR: procedural assignment to a non-register 'read_done' is not permitted in 01_src/01_rtl/emif_read.v(45)
HDL-8007 ERROR: procedural assignment to a non-register 'read_done' is not permitted in 01_src/01_rtl/emif_read.v(54)
HDL-8007 ERROR: procedural assignment to a non-register 'read_done' is not permitted in 01_src/01_rtl/emif_read.v(60)
HDL-8007 ERROR: procedural assignment to a non-register 'read_done' is not permitted in 01_src/01_rtl/emif_read.v(65)
HDL-8007 ERROR: ignore module module due to previous errors in 01_src/01_rtl/emif_read.v(18)
HDL-1007 : Verilog file '01_src/01_rtl/emif_read.v' ignored due to errors
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(73)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(74)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(75)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(76)
HDL-1007 : undeclared symbol 'emif_row_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(135)
HDL-1007 : undeclared symbol 'emif_col_addr', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(136)
HDL-1007 : undeclared symbol 'fpga_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(137)
HDL-1007 : undeclared symbol 'fpga_write', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(138)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(148)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(150)
HDL-1007 : undeclared symbol 'read_done', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(152)
HDL-1007 : undeclared symbol 'data_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(153)
HDL-1007 : undeclared symbol 'encoder_mode', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(165)
HDL-1007 : undeclared symbol 'encoder_data', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(166)
HDL-1007 : undeclared symbol 'emif_data_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(168)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(77)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(78)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(79)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(80)
HDL-1007 : undeclared symbol 'fpga_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(141)
HDL-1007 : undeclared symbol 'fpga_write', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(142)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(152)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(154)
HDL-1007 : undeclared symbol 'read_done', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(156)
HDL-1007 : undeclared symbol 'data_read', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(157)
HDL-1007 : undeclared symbol 'encoder_mode', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(169)
HDL-1007 : undeclared symbol 'encoder_data', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(170)
HDL-1007 : undeclared symbol 'emif_data_out', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(172)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(84)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(85)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(86)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(87)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(159)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(161)
HDL-1007 : undeclared symbol 'encoder_mode', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(176)
HDL-1007 : undeclared symbol 'encoder_data', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(177)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(84)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(85)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(86)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(87)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(159)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(161)
HDL-1007 : undeclared symbol 'encoder_mode', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(163)
HDL-1007 : undeclared symbol 'encoder_data', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(178)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(92)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(93)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(94)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(95)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(167)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(169)
HDL-1007 : undeclared symbol 'encoder_mode', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(171)
HDL-1007 : undeclared symbol 'encoder_data', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(186)
HDL-8007 ERROR: syntax error near 'end' in 01_src/01_rtl/demo_1st_top.v(236)
HDL-8007 ERROR: Verilog 2000 keyword 'end' used in incorrect context in 01_src/01_rtl/demo_1st_top.v(236)
HDL-5007 WARNING: 'encoder_c_reg' is not declared in 01_src/01_rtl/demo_1st_top.v(233)
HDL-8007 ERROR: ignore module module due to previous errors in 01_src/01_rtl/demo_1st_top.v(18)
HDL-1007 : Verilog file '01_src/01_rtl/demo_1st_top.v' ignored due to errors
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(92)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(93)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(94)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(95)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(167)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(169)
HDL-1007 : undeclared symbol 'encoder_mode', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(171)
HDL-1007 : undeclared symbol 'encoder_data', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(186)
HDL-5007 WARNING: 'encoder_c_reg' is not declared in 01_src/01_rtl/demo_1st_top.v(233)
HDL-5007 WARNING: 'a_out' is not declared in 01_src/01_rtl/demo_1st_top.v(235)
HDL-5007 WARNING: 'encoder_a_in' is not declared in 01_src/01_rtl/demo_1st_top.v(236)
HDL-5007 WARNING: 'encoder_c_reg' is not declared in 01_src/01_rtl/demo_1st_top.v(233)
HDL-5007 WARNING: 'a_out' is not declared in 01_src/01_rtl/demo_1st_top.v(235)
HDL-5007 WARNING: 'encoder_a_in' is not declared in 01_src/01_rtl/demo_1st_top.v(236)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(175)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(177)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-8007 ERROR: cannot find port 'clk_200M' on this module in 01_src/01_rtl/demo_1st_top.v(203)
HDL-8007 ERROR: cannot find port 'clk_100M' on this module in 01_src/01_rtl/demo_1st_top.v(204)
HDL-8007 ERROR: cannot find port 'clk_5M' on this module in 01_src/01_rtl/demo_1st_top.v(205)
HDL-8007 ERROR: cannot find port 'rst_n' on this module in 01_src/01_rtl/demo_1st_top.v(206)
HDL-8007 ERROR: cannot find port 'key' on this module in 01_src/01_rtl/demo_1st_top.v(208)
HDL-8007 ERROR: cannot find port 'data_a_in' on this module in 01_src/01_rtl/demo_1st_top.v(209)
HDL-8007 ERROR: cannot find port 'data_b_in' on this module in 01_src/01_rtl/demo_1st_top.v(210)
HDL-8007 ERROR: cannot find port 'data_c_in' on this module in 01_src/01_rtl/demo_1st_top.v(211)
HDL-8007 ERROR: cannot find port 'mode' on this module in 01_src/01_rtl/demo_1st_top.v(212)
HDL-8007 ERROR: cannot find port 'data_a_out' on this module in 01_src/01_rtl/demo_1st_top.v(214)
HDL-8007 ERROR: cannot find port 'data_b_out' on this module in 01_src/01_rtl/demo_1st_top.v(215)
HDL-8007 ERROR: cannot find port 'data_z_out' on this module in 01_src/01_rtl/demo_1st_top.v(216)
HDL-8007 ERROR: cannot find port 'a_out' on this module in 01_src/01_rtl/demo_1st_top.v(217)
HDL-8007 ERROR: cannot find port 'b_out' on this module in 01_src/01_rtl/demo_1st_top.v(218)
HDL-8007 ERROR: cannot find port 'z_out' on this module in 01_src/01_rtl/demo_1st_top.v(219)
HDL-8007 ERROR: cannot find port 'data_out' on this module in 01_src/01_rtl/demo_1st_top.v(220)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(175)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(177)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-8007 ERROR: syntax error near ')' in 01_src/01_rtl/encoder_control.v(24)
HDL-8007 ERROR: extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead in 01_src/01_rtl/encoder_control.v(24)
HDL-5007 WARNING: 'clk_200M' is not declared in 01_src/01_rtl/encoder_control.v(5)
HDL-5007 WARNING: 'clk_100M' is not declared in 01_src/01_rtl/encoder_control.v(6)
HDL-5007 WARNING: 'clk_5M' is not declared in 01_src/01_rtl/encoder_control.v(7)
HDL-5007 WARNING: 'rst_n' is not declared in 01_src/01_rtl/encoder_control.v(8)
HDL-5007 WARNING: 'key_in' is not declared in 01_src/01_rtl/encoder_control.v(10)
HDL-5007 WARNING: 'encoder_a' is not declared in 01_src/01_rtl/encoder_control.v(11)
HDL-5007 WARNING: 'encoder_b' is not declared in 01_src/01_rtl/encoder_control.v(12)
HDL-5007 WARNING: 'encoder_z' is not declared in 01_src/01_rtl/encoder_control.v(13)
HDL-5007 WARNING: 'encoder_mode' is not declared in 01_src/01_rtl/encoder_control.v(14)
HDL-5007 WARNING: 'data_a_out' is not declared in 01_src/01_rtl/encoder_control.v(16)
HDL-5007 Similar messages will be suppressed.
HDL-8007 ERROR: ignore module module due to previous errors in 01_src/01_rtl/encoder_control.v(2)
HDL-1007 : Verilog file '01_src/01_rtl/encoder_control.v' ignored due to errors
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(175)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(177)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-8007 ERROR: syntax error near 'input' in 01_src/01_rtl/encoder_control.v(21)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in 01_src/01_rtl/encoder_control.v(21)
HDL-1007 : Verilog file '01_src/01_rtl/encoder_control.v' ignored due to errors
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(175)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(177)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'sub_cnt', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(51)
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(61)
HDL-1007 : undeclared symbol 'key_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(63)
HDL-1007 : undeclared symbol 'data_encoder_a', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(64)
HDL-1007 : undeclared symbol 'clk_out_biss', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(65)
HDL-1007 : undeclared symbol 'crc_c', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(66)
HDL-1007 : undeclared symbol 'crc_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(68)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(69)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(70)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(71)
HDL-1007 : undeclared symbol 'angle_biss', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(72)
HDL-1007 : undeclared symbol 'clk_out_ssi', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(91)
HDL-1007 : undeclared symbol 'angle_ssi', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(92)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(175)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(177)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(63)
HDL-1007 : undeclared symbol 'key_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(65)
HDL-1007 : undeclared symbol 'data_encoder_a', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(66)
HDL-1007 : undeclared symbol 'clk_out_biss', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(67)
HDL-1007 : undeclared symbol 'crc_c', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(68)
HDL-1007 : undeclared symbol 'crc_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(70)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(71)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(72)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(73)
HDL-1007 : undeclared symbol 'angle_biss', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(74)
HDL-1007 : undeclared symbol 'clk_out_ssi', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(93)
HDL-1007 : undeclared symbol 'angle_ssi', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-8007 ERROR: cannot find port 'clk' on this module in 01_src/01_rtl/encoder_control.v(47)
HDL-8007 ERROR: cannot find port 'rst_n' on this module in 01_src/01_rtl/encoder_control.v(48)
HDL-8007 ERROR: cannot find port 'ain' on this module in 01_src/01_rtl/encoder_control.v(50)
HDL-8007 ERROR: cannot find port 'bin' on this module in 01_src/01_rtl/encoder_control.v(51)
HDL-8007 ERROR: cannot find port 'zin' on this module in 01_src/01_rtl/encoder_control.v(52)
HDL-8007 ERROR: cannot find port 'sub_cnt' on this module in 01_src/01_rtl/encoder_control.v(54)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(175)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(177)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(63)
HDL-1007 : undeclared symbol 'key_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(65)
HDL-1007 : undeclared symbol 'data_encoder_a', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(66)
HDL-1007 : undeclared symbol 'clk_out_biss', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(67)
HDL-1007 : undeclared symbol 'crc_c', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(68)
HDL-1007 : undeclared symbol 'crc_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(70)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(71)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(72)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(73)
HDL-1007 : undeclared symbol 'angle_biss', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(74)
HDL-1007 : undeclared symbol 'clk_out_ssi', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(93)
HDL-1007 : undeclared symbol 'angle_ssi', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-8007 ERROR: cannot find port 'clk' on this module in 01_src/01_rtl/encoder_control.v(61)
HDL-8007 ERROR: cannot find port 'clk_5M' on this module in 01_src/01_rtl/encoder_control.v(62)
HDL-8007 ERROR: cannot find port 'rst_n' on this module in 01_src/01_rtl/encoder_control.v(63)
HDL-8007 ERROR: cannot find port 'key' on this module in 01_src/01_rtl/encoder_control.v(65)
HDL-8007 ERROR: cannot find port 'data_in' on this module in 01_src/01_rtl/encoder_control.v(66)
HDL-8007 ERROR: cannot find port 'clk_out' on this module in 01_src/01_rtl/encoder_control.v(67)
HDL-8007 ERROR: cannot find port 'crc_c' on this module in 01_src/01_rtl/encoder_control.v(68)
HDL-8007 ERROR: cannot find port 'crc_en_o' on this module in 01_src/01_rtl/encoder_control.v(70)
HDL-8007 ERROR: cannot find port 'crc_data' on this module in 01_src/01_rtl/encoder_control.v(71)
HDL-8007 ERROR: cannot find port 'err_data' on this module in 01_src/01_rtl/encoder_control.v(72)
HDL-8007 ERROR: cannot find port 'crc_err' on this module in 01_src/01_rtl/encoder_control.v(73)
HDL-8007 ERROR: cannot find port 'data_out' on this module in 01_src/01_rtl/encoder_control.v(74)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(175)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(177)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(63)
HDL-1007 : undeclared symbol 'key_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(65)
HDL-1007 : undeclared symbol 'data_encoder_a', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(66)
HDL-1007 : undeclared symbol 'clk_out_biss', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(67)
HDL-1007 : undeclared symbol 'crc_c', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(68)
HDL-1007 : undeclared symbol 'crc_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(70)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(71)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(72)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(73)
HDL-1007 : undeclared symbol 'angle_biss', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(74)
HDL-1007 : undeclared symbol 'clk_out_ssi', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(93)
HDL-1007 : undeclared symbol 'angle_ssi', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'crc_c', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(68)
HDL-1007 : undeclared symbol 'crc_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(70)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(71)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(72)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(73)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(74)
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(79)
HDL-1007 : undeclared symbol 'data_encoder_a', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(92)
HDL-1007 : undeclared symbol 'clk_out_ssi', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(93)
HDL-1007 : undeclared symbol 'angle_ssi', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-8007 ERROR: cannot find port 'clk' on this module in 01_src/01_rtl/encoder_control.v(89)
HDL-8007 ERROR: cannot find port 'rst_n' on this module in 01_src/01_rtl/encoder_control.v(90)
HDL-8007 ERROR: cannot find port 'key' on this module in 01_src/01_rtl/encoder_control.v(91)
HDL-8007 ERROR: cannot find port 'data_in' on this module in 01_src/01_rtl/encoder_control.v(92)
HDL-8007 ERROR: cannot find port 'clk_out' on this module in 01_src/01_rtl/encoder_control.v(93)
HDL-8007 ERROR: cannot find port 'data_angle' on this module in 01_src/01_rtl/encoder_control.v(94)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(175)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(177)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'crc_c', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(68)
HDL-1007 : undeclared symbol 'crc_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(70)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(71)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(72)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(73)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(74)
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(79)
HDL-1007 : undeclared symbol 'data_encoder_a', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(92)
HDL-1007 : undeclared symbol 'clk_out_ssi', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(93)
HDL-1007 : undeclared symbol 'angle_ssi', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(67)
HDL-1007 : undeclared symbol 'crc_c', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(68)
HDL-1007 : undeclared symbol 'crc_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(70)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(71)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(72)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(73)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(74)
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(79)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(93)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_crc6.v
HDL-8007 ERROR: cannot find port 'clk' on this module in 01_src/01_rtl/encoder_control.v(78)
HDL-8007 ERROR: cannot find port 'rst_n' on this module in 01_src/01_rtl/encoder_control.v(79)
HDL-8007 ERROR: cannot find port 'crc_en' on this module in 01_src/01_rtl/encoder_control.v(81)
HDL-8007 ERROR: cannot find port 'data_in' on this module in 01_src/01_rtl/encoder_control.v(82)
HDL-8007 ERROR: cannot find port 'crc_outt' on this module in 01_src/01_rtl/encoder_control.v(83)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(175)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(177)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(67)
HDL-1007 : undeclared symbol 'crc_c', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(68)
HDL-1007 : undeclared symbol 'crc_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(70)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(71)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(72)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(73)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(74)
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(79)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(93)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_crc6.v
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(175)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(177)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(67)
HDL-1007 : undeclared symbol 'crc_c', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(68)
HDL-1007 : undeclared symbol 'crc_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(70)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(71)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(72)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(73)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(74)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(84)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(85)
HDL-5007 WARNING: 'sys_rst_n' is not declared in 01_src/01_rtl/encoder_control.v(110)
HDL-5007 WARNING: 'sys_rst_n' is not declared in 01_src/01_rtl/encoder_control.v(111)
HDL-5007 WARNING: 'data_encoder_a_reg' is not declared in 01_src/01_rtl/encoder_control.v(112)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(113)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(115)
HDL-5007 WARNING: 'data_encoder_a_reg' is not declared in 01_src/01_rtl/encoder_control.v(116)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(117)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(119)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(120)
HDL-5007 WARNING: 'clk_out_biss' is not declared in 01_src/01_rtl/encoder_control.v(120)
HDL-5007 Similar messages will be suppressed.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(175)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(177)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(67)
HDL-1007 : undeclared symbol 'crc_c', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(68)
HDL-1007 : undeclared symbol 'crc_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(70)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(71)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(72)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(73)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(74)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(84)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(85)
HDL-5007 WARNING: 'sys_rst_n' is not declared in 01_src/01_rtl/encoder_control.v(110)
HDL-5007 WARNING: 'sys_rst_n' is not declared in 01_src/01_rtl/encoder_control.v(111)
HDL-5007 WARNING: 'data_encoder_a_reg' is not declared in 01_src/01_rtl/encoder_control.v(112)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(113)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(115)
HDL-5007 WARNING: 'data_encoder_a_reg' is not declared in 01_src/01_rtl/encoder_control.v(116)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(117)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(119)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(120)
HDL-5007 WARNING: 'clk_out_biss' is not declared in 01_src/01_rtl/encoder_control.v(120)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(54)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(55)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(58)
HDL-5007 WARNING: 'emif_clk_in2' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'emif_clk_in1' is not declared in 01_src/01_rtl/emif_control.v(59)
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'sys_rst_n' is not declared in 01_src/01_rtl/encoder_control.v(110)
HDL-5007 WARNING: 'sys_rst_n' is not declared in 01_src/01_rtl/encoder_control.v(111)
HDL-5007 WARNING: 'data_encoder_a_reg' is not declared in 01_src/01_rtl/encoder_control.v(112)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : undeclared symbol 'crc_outt', assumed default net type 'wire' in 01_src/01_rtl/biss_control.v(652)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(67)
HDL-1007 : undeclared symbol 'crc_c', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(68)
HDL-1007 : undeclared symbol 'crc_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(70)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(71)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(72)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(73)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(74)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(84)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(85)
HDL-5007 WARNING: 'sys_rst_n' is not declared in 01_src/01_rtl/encoder_control.v(110)
HDL-5007 WARNING: 'sys_rst_n' is not declared in 01_src/01_rtl/encoder_control.v(111)
HDL-5007 WARNING: 'data_encoder_a_reg' is not declared in 01_src/01_rtl/encoder_control.v(112)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(113)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(115)
HDL-5007 WARNING: 'data_encoder_a_reg' is not declared in 01_src/01_rtl/encoder_control.v(116)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(117)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(119)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(120)
HDL-5007 WARNING: 'clk_out_biss' is not declared in 01_src/01_rtl/encoder_control.v(120)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(67)
HDL-1007 : undeclared symbol 'crc_c', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(68)
HDL-1007 : undeclared symbol 'crc_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(70)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(71)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(72)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(73)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(74)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(84)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(85)
HDL-5007 WARNING: 'sys_rst_n' is not declared in 01_src/01_rtl/encoder_control.v(110)
HDL-5007 WARNING: 'sys_rst_n' is not declared in 01_src/01_rtl/encoder_control.v(111)
HDL-5007 WARNING: 'data_encoder_a_reg' is not declared in 01_src/01_rtl/encoder_control.v(112)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(113)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(115)
HDL-5007 WARNING: 'data_encoder_a_reg' is not declared in 01_src/01_rtl/encoder_control.v(116)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(117)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(119)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(120)
HDL-5007 WARNING: 'clk_out_biss' is not declared in 01_src/01_rtl/encoder_control.v(120)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(71)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(73)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(74)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(75)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(76)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(86)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(87)
HDL-5007 WARNING: 'timer_100M' is not declared in 01_src/01_rtl/encoder_control.v(115)
HDL-5007 WARNING: 'timer_100M' is not declared in 01_src/01_rtl/encoder_control.v(117)
HDL-5007 WARNING: 'CNT_FREQ' is not declared in 01_src/01_rtl/encoder_control.v(117)
HDL-5007 WARNING: 'timer_100M' is not declared in 01_src/01_rtl/encoder_control.v(119)
HDL-5007 WARNING: 'timer_100M' is not declared in 01_src/01_rtl/encoder_control.v(123)
HDL-5007 WARNING: 'timer_100M' is not declared in 01_src/01_rtl/encoder_control.v(123)
HDL-5007 WARNING: 'sys_rst_n' is not declared in 01_src/01_rtl/encoder_control.v(130)
HDL-5007 WARNING: 'data_encoder_a_reg' is not declared in 01_src/01_rtl/encoder_control.v(132)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(133)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(135)
HDL-5007 Similar messages will be suppressed.
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-5007 WARNING: 'err_data' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'crc_err' is not declared in 01_src/01_rtl/emif_write.v(52)
HDL-5007 WARNING: 'timer_100M' is not declared in 01_src/01_rtl/encoder_control.v(115)
HDL-5007 WARNING: 'timer_100M' is not declared in 01_src/01_rtl/encoder_control.v(117)
HDL-5007 WARNING: 'CNT_FREQ' is not declared in 01_src/01_rtl/encoder_control.v(117)
HDL-5007 WARNING: 'timer_100M' is not declared in 01_src/01_rtl/encoder_control.v(119)
HDL-5007 WARNING: 'timer_100M' is not declared in 01_src/01_rtl/encoder_control.v(123)
HDL-5007 WARNING: 'timer_100M' is not declared in 01_src/01_rtl/encoder_control.v(123)
HDL-5007 WARNING: 'sys_rst_n' is not declared in 01_src/01_rtl/encoder_control.v(130)
HDL-5007 WARNING: 'data_encoder_a_reg' is not declared in 01_src/01_rtl/encoder_control.v(132)
HDL-5007 Similar messages will be suppressed.
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-5007 WARNING: 'timer_100M' is not declared in 01_src/01_rtl/encoder_control.v(115)
HDL-5007 WARNING: 'timer_100M' is not declared in 01_src/01_rtl/encoder_control.v(117)
HDL-5007 WARNING: 'CNT_FREQ' is not declared in 01_src/01_rtl/encoder_control.v(117)
HDL-5007 WARNING: 'timer_100M' is not declared in 01_src/01_rtl/encoder_control.v(119)
HDL-5007 WARNING: 'timer_100M' is not declared in 01_src/01_rtl/encoder_control.v(123)
HDL-5007 WARNING: 'timer_100M' is not declared in 01_src/01_rtl/encoder_control.v(123)
HDL-5007 WARNING: 'sys_rst_n' is not declared in 01_src/01_rtl/encoder_control.v(130)
HDL-5007 WARNING: 'data_encoder_a_reg' is not declared in 01_src/01_rtl/encoder_control.v(132)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(133)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(135)
HDL-5007 Similar messages will be suppressed.
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(73)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(75)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(76)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(77)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(78)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(88)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(89)
HDL-5007 WARNING: 'CNT_FREQ' is not declared in 01_src/01_rtl/encoder_control.v(119)
HDL-5007 WARNING: 'sys_rst_n' is not declared in 01_src/01_rtl/encoder_control.v(132)
HDL-5007 WARNING: 'data_encoder_a_reg' is not declared in 01_src/01_rtl/encoder_control.v(134)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(135)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(137)
HDL-5007 WARNING: 'data_encoder_a_reg' is not declared in 01_src/01_rtl/encoder_control.v(138)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(139)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(141)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(142)
HDL-5007 WARNING: 'clk_out_biss' is not declared in 01_src/01_rtl/encoder_control.v(142)
HDL-5007 Similar messages will be suppressed.
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(75)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(77)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(78)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(79)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(80)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(90)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(91)
HDL-5007 WARNING: 'sys_rst_n' is not declared in 01_src/01_rtl/encoder_control.v(134)
HDL-5007 WARNING: 'data_encoder_a_reg' is not declared in 01_src/01_rtl/encoder_control.v(136)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(137)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(139)
HDL-5007 WARNING: 'data_encoder_a_reg' is not declared in 01_src/01_rtl/encoder_control.v(140)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(141)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(143)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(144)
HDL-5007 WARNING: 'clk_out_biss' is not declared in 01_src/01_rtl/encoder_control.v(144)
HDL-5007 WARNING: 'data_encoder_b_reg' is not declared in 01_src/01_rtl/encoder_control.v(147)
HDL-5007 Similar messages will be suppressed.
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(75)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(77)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(78)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(79)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(80)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(90)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(91)
HDL-8007 ERROR: procedural assignment to a non-register 'data_a_out' is not permitted in 01_src/01_rtl/encoder_control.v(136)
HDL-8007 ERROR: procedural assignment to a non-register 'data_b_out' is not permitted in 01_src/01_rtl/encoder_control.v(137)
HDL-8007 ERROR: procedural assignment to a non-register 'data_z_out' is not permitted in 01_src/01_rtl/encoder_control.v(138)
HDL-8007 ERROR: procedural assignment to a non-register 'a_out' is not permitted in 01_src/01_rtl/encoder_control.v(139)
HDL-8007 ERROR: procedural assignment to a non-register 'b_out' is not permitted in 01_src/01_rtl/encoder_control.v(140)
HDL-8007 ERROR: procedural assignment to a non-register 'z_out' is not permitted in 01_src/01_rtl/encoder_control.v(141)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(143)
HDL-8007 ERROR: procedural assignment to a non-register 'a_out' is not permitted in 01_src/01_rtl/encoder_control.v(144)
HDL-8007 ERROR: procedural assignment to a non-register 'b_out' is not permitted in 01_src/01_rtl/encoder_control.v(145)
HDL-8007 ERROR: procedural assignment to a non-register 'z_out' is not permitted in 01_src/01_rtl/encoder_control.v(146)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(148)
HDL-8007 ERROR: procedural assignment to a non-register 'a_out' is not permitted in 01_src/01_rtl/encoder_control.v(149)
HDL-8007 ERROR: procedural assignment to a non-register 'b_out' is not permitted in 01_src/01_rtl/encoder_control.v(150)
HDL-8007 ERROR: procedural assignment to a non-register 'data_b_out' is not permitted in 01_src/01_rtl/encoder_control.v(151)
HDL-8007 ERROR: procedural assignment to a non-register 'data_a_out' is not permitted in 01_src/01_rtl/encoder_control.v(154)
HDL-8007 ERROR: procedural assignment to a non-register 'data_b_out' is not permitted in 01_src/01_rtl/encoder_control.v(155)
HDL-8007 ERROR: procedural assignment to a non-register 'data_z_out' is not permitted in 01_src/01_rtl/encoder_control.v(156)
HDL-8007 ERROR: procedural assignment to a non-register 'a_out' is not permitted in 01_src/01_rtl/encoder_control.v(157)
HDL-8007 ERROR: procedural assignment to a non-register 'b_out' is not permitted in 01_src/01_rtl/encoder_control.v(158)
HDL-8007 ERROR: procedural assignment to a non-register 'z_out' is not permitted in 01_src/01_rtl/encoder_control.v(159)
HDL-8007 ERROR: ignore module module due to previous errors in 01_src/01_rtl/encoder_control.v(18)
HDL-1007 : Verilog file '01_src/01_rtl/encoder_control.v' ignored due to errors
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(89)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(91)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(92)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(93)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(104)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(105)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(157)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(162)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(157)
HDL-5007 WARNING: 'encoder_sw' is not declared in 01_src/01_rtl/encoder_control.v(162)
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(89)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(91)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(92)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(93)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(104)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(105)
HDL-5007 WARNING: 'encoder_mode' is not declared in 01_src/01_rtl/encoder_control.v(157)
HDL-5007 WARNING: 'encoder_mode' is not declared in 01_src/01_rtl/encoder_control.v(162)
HDL-5007 WARNING: 'encoder_mode' is not declared in 01_src/01_rtl/encoder_control.v(157)
HDL-5007 WARNING: 'encoder_mode' is not declared in 01_src/01_rtl/encoder_control.v(162)
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(89)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(91)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(92)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(93)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(104)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(105)
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(89)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(91)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(92)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(93)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(104)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(105)
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
