{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,11,26]],"date-time":"2019-11-26T14:04:01Z","timestamp":1574777041257},"publisher-location":"New York, New York, USA","reference-count":21,"publisher":"ACM Press","isbn-type":[{"value":"9781450351317","type":"print"}],"license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2017,11,12]],"date-time":"2017-11-12T00:00:00Z","timestamp":1510444800000},"delay-in-days":315,"content-version":"vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1145\/3145617.3145618","type":"proceedings-article","created":{"date-parts":[[2017,12,27]],"date-time":"2017-12-27T13:21:42Z","timestamp":1514380902000},"source":"Crossref","is-referenced-by-count":0,"title":["Bit Contiguous Memory Allocation for Processing In Memory"],"prefix":"10.1145","author":[{"given":"John D.","family":"Leidel","sequence":"first","affiliation":[{"name":"Tactical Computing Laboratories, McKinney, Texas"}]}],"member":"320","reference":[{"key":"key-10.1145\/3145617.3145618-1","unstructured":"Some storage management techniques for container classes. Technical Report."},{"key":"key-10.1145\/3145617.3145618-2","unstructured":"2017. Micron Technology, Inc. (2017). http:\/\/www.micron.com Accessed: 2017-07-18."},{"key":"key-10.1145\/3145617.3145618-3","unstructured":"Emery D. Berger, Kathryn S. McKinley, Robert D. Blumofe, and Paul R. Wilson. 2000. Hoard: A Scalable Memory Allocator for Multithreaded Applications. SIGOPS Oper. Syst. Rev. 34, 5 (Nov. 2000), 117--128. DOI:https:\/\/doi.org\/10.1145\/384264.379232","DOI":"10.1145\/384264.379232","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3145618-4","unstructured":"Thomas Carle, Dimitra Papagiannopoulou, Tali Moreshet, Andrea Marongiu, Maurice Herlihy, and R. Iris Bahar. 2016. Thrifty-malloc: A HW\/SW Codesign for the Dynamic Management of Hardware Transactional Memory in Embedded Multicore Systems. In Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES '16). ACM, New York, NY, USA, Article 20, 10 pages. DOI:https:\/\/doi.org\/10.1145\/2968455.2968513","DOI":"10.1145\/2968455.2968513","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3145618-5","unstructured":"P. Dlugosch, D. Brown, P. Glendenning, M. Leventhal, and H. Noyes. 2014. An Efficient and Scalable Semiconductor Architecture for Parallel Automata Processing. IEEE Transactions on Parallel and Distributed Systems 25, 12 (Dec 2014), 3088--3098. DOI:https:\/\/doi.org\/10.1109\/TPDS.2014.8","DOI":"10.1109\/TPDS.2014.8","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3145618-6","unstructured":"D. G. Elliott, W. M. Snelgrove, and M. Stumm. 1992. Computational Ram: A Memory-simd Hybrid And Its Application To Dsp. In 1992 Proceedings of the IEEE Custom Integrated Circuits Conference. 30.6.1--30.6.4. DOI:https:\/\/doi.org\/10.1109\/CICC.1992.591879","DOI":"10.1109\/CICC.1992.591879","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3145618-7","unstructured":"Jason Evans. 2006. A Scalable Concurrent malloc(3) Implementation for FreeBSD. (2006)."},{"key":"key-10.1145\/3145617.3145618-8","unstructured":"T. Finkbeiner, G. Hush, T. Larsen, P. Lea, J. Leidel, and T. Manning. 2017. In-Memory Intelligence. IEEE Micro 37, 4 (2017), 30--38. DOI:https:\/\/doi.org\/10.1109\/MM.2017.3211117","DOI":"10.1109\/MM.2017.3211117","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3145618-9","unstructured":"Maya Gokhale, Bill Holmes, and Ken Iobst. 1995. Processing in Memory: The Terasys Massively Parallel PIM Array. Computer 28, 4 (April 1995), 23--31. DOI:https:\/\/doi.org\/10.1109\/2.375174","DOI":"10.1109\/2.375174","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3145618-10","unstructured":"Richard L. Hudson, Bratin Saha, Ali-Reza Adl-Tabatabai, and Benjamin C. Hertzberg. 2006. McRT-Malloc: A Scalable Transactional Memory Allocator. In Proceedings of the 5th International Symposium on Memory Management (ISMM '06). ACM, New York, NY, USA, 74--83. DOI:https:\/\/doi.org\/10.1145\/1133956.1133967","DOI":"10.1145\/1133956.1133967","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3145618-11","unstructured":"Svilen Kanev, Sam Likun Xi, Gu-Yeon Wei, and David Brooks. 2017. Mallacc: Accelerating Memory Allocation. In Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '17). ACM, New York, NY, USA, 33--45. DOI:https:\/\/doi.org\/10.1145\/3037697.3037736","DOI":"10.1145\/3037697.3037736","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3145618-12","unstructured":"Peter M. Kogge. 1994. EXECUBE-A New Architecture for Scaleable MPPs. In Proceedings of the 1994 International Conference on Parallel Processing - Volume 01 (ICPP '94). IEEE Computer Society, Washington, DC, USA, 77--84. DOI:https:\/\/doi.org\/10.1109\/ICPP.1994.108","DOI":"10.1109\/ICPP.1994.108","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3145618-13","unstructured":"Alexey Kukanov. 2007. The Foundations for Scalable Multicore Software in Intel Threading Building Blocks. 11 (11 2007).","DOI":"10.1535\/itj.1104.05","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3145618-14","unstructured":"Bradley C. Kuszmaul. 2015. SuperMalloc: A Super Fast Multithreaded Malloc for 64-bit Machines. SIGPLAN Not. 50, 11 (June 2015), 41--55. DOI:https:\/\/doi.org\/10.1145\/2887746.2754178","DOI":"10.1145\/2887746.2754178","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3145618-15","unstructured":"Chris Arthur Lattner. 2002. LLVM: An infrastructure for multi-stage optimization. Ph.D. Dissertation. University of Illinois at Urbana-Champaign."},{"key":"key-10.1145\/3145617.3145618-16","unstructured":"John D. Leidel and Kevin Wadleigh. 2016. Multidimensional contiguous memory allocation. (07 04 2016). http:\/\/appft1.uspto.gov\/netacgi\/nph-Parser?Sect1=PTO1&Sect2=HITOFF&d=PG01&p=1&u=\/netahtml\/PTO\/srchnum.html&r=1&f=G&l=50&s1=20160098209.PGNR."},{"key":"key-10.1145\/3145617.3145618-17","unstructured":"Chuck Lever and David Boreham. 2000. Malloc() Performance in a Multithreaded Linux Environment. In Proceedings of the Annual Conference on USENIX Annual Technical Conference (ATEC '00). USENIX Association, Berkeley, CA, USA, 56--56. http:\/\/dl.acm.org\/citation.cfm?id=1267724.1267780"},{"key":"key-10.1145\/3145617.3145618-18","unstructured":"R. Nair, S. F. Antao, C. Bertolli, P. Bose, J. R. Brunheroto, T. Chen, C. Y. Cher, C. H. A. Costa, J. Doi, C. Evangelinos, B. M. Fleischer, T. W. Fox, D. S. Gallo, L. Grinberg, J. A. Gunnels, A. C. Jacob, P. Jacob, H. M. Jacobson, T. Karkhanis, C. Kim, J. H. Moreno, J. K. O'Brien, M. Ohmacht, Y. Park, D. A. Prener, B. S. Rosenburg, K. D. Ryu, O. Sallenave, M. J. Serrano, P. D. M. Siegl, K. Sugavanam, and Z. Sura. 2015. Active Memory Cube: A processing-in-memory architecture for exascale systems. IBM Journal of Research and Development 59, 2\/3 (March 2015), 17:1--17:14. DOI:https:\/\/doi.org\/10.1147\/JRD.2015.2409732","DOI":"10.1147\/JRD.2015.2409732","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3145618-19","unstructured":"David Patterson, Thomas Anderson, Neal Cardwell, Richard Fromm, Kimberly Keeton, Christoforos Kozyrakis, Randi Thomas, and Katherine Yelick. 1997. A Case for Intelligent RAM. IEEE Micro 17, 2 (March 1997), 34--44. DOI:https:\/\/doi.org\/10.1109\/40.592312","DOI":"10.1109\/40.592312","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3145618-20","unstructured":"Harold S. Stone. 1970. A Logic-in-Memory Computer. IEEE Trans. Comput. 19, 1 (Jan. 1970), 73--78. DOI:https:\/\/doi.org\/10.1109\/TC.1970.5008902","DOI":"10.1109\/TC.1970.5008902","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3145618-21","unstructured":"Songping Yu, Nong Xiao, Mingzhu Deng, Fang Liu, and Wei Chen. 2017. Redesign the Memory Allocator for Non-Volatile Main Memory. J. Emerg. Technol. Comput. Syst. 13, 3, Article 49 (April 2017), 26 pages. DOI:https:\/\/doi.org\/10.1145\/2997651","DOI":"10.1145\/2997651","doi-asserted-by":"crossref"}],"event":{"name":"the Workshop","location":"Denver, CO, USA","sponsor":["SIGHPC, ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","IEEE CS"],"acronym":"MCHPC'17","start":{"date-parts":[[2017,11,12]]},"end":{"date-parts":[[2017,11,17]]}},"container-title":["Proceedings of the Workshop on Memory Centric Programming for HPC - MCHPC'17"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3145618&ftid=1936271&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T19:04:00Z","timestamp":1570561440000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9781450351317"],"references-count":21,"URL":"http:\/\/dx.doi.org\/10.1145\/3145617.3145618","relation":{"cites":[]}}}