
260114_Final_Structure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d7c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000238  08009f1c  08009f1c  0000af1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a154  0800a154  0000c06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a154  0800a154  0000b154  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a15c  0800a15c  0000c06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a15c  0800a15c  0000b15c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a160  0800a160  0000b160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800a164  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004554  2000006c  0800a1d0  0000c06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200045c0  0800a1d0  0000c5c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002060b  00000000  00000000  0000c09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005658  00000000  00000000  0002c6a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bb0  00000000  00000000  00031d00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001542  00000000  00000000  000338b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d560  00000000  00000000  00034df2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000267f0  00000000  00000000  00052352  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e9e5  00000000  00000000  00078b42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00117527  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000077a8  00000000  00000000  0011756c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0011ed14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009f04 	.word	0x08009f04

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08009f04 	.word	0x08009f04

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80005c2:	2300      	movs	r3, #0
 80005c4:	607b      	str	r3, [r7, #4]
 80005c6:	4b10      	ldr	r3, [pc, #64]	@ (8000608 <MX_DMA_Init+0x4c>)
 80005c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ca:	4a0f      	ldr	r2, [pc, #60]	@ (8000608 <MX_DMA_Init+0x4c>)
 80005cc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80005d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000608 <MX_DMA_Init+0x4c>)
 80005d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80005da:	607b      	str	r3, [r7, #4]
 80005dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80005de:	2200      	movs	r2, #0
 80005e0:	2105      	movs	r1, #5
 80005e2:	2038      	movs	r0, #56	@ 0x38
 80005e4:	f002 f87e 	bl	80026e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80005e8:	2038      	movs	r0, #56	@ 0x38
 80005ea:	f002 f897 	bl	800271c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80005ee:	2200      	movs	r2, #0
 80005f0:	2105      	movs	r1, #5
 80005f2:	203a      	movs	r0, #58	@ 0x3a
 80005f4:	f002 f876 	bl	80026e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80005f8:	203a      	movs	r0, #58	@ 0x3a
 80005fa:	f002 f88f 	bl	800271c <HAL_NVIC_EnableIRQ>

}
 80005fe:	bf00      	nop
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	40023800 	.word	0x40023800

0800060c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
		StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800060c:	b480      	push	{r7}
 800060e:	b085      	sub	sp, #20
 8000610:	af00      	add	r7, sp, #0
 8000612:	60f8      	str	r0, [r7, #12]
 8000614:	60b9      	str	r1, [r7, #8]
 8000616:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	4a07      	ldr	r2, [pc, #28]	@ (8000638 <vApplicationGetIdleTaskMemory+0x2c>)
 800061c:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 800061e:	68bb      	ldr	r3, [r7, #8]
 8000620:	4a06      	ldr	r2, [pc, #24]	@ (800063c <vApplicationGetIdleTaskMemory+0x30>)
 8000622:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	2280      	movs	r2, #128	@ 0x80
 8000628:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 800062a:	bf00      	nop
 800062c:	3714      	adds	r7, #20
 800062e:	46bd      	mov	sp, r7
 8000630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	20000098 	.word	0x20000098
 800063c:	20000138 	.word	0x20000138

08000640 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000640:	b5b0      	push	{r4, r5, r7, lr}
 8000642:	b09c      	sub	sp, #112	@ 0x70
 8000644:	af00      	add	r7, sp, #0
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */
	Model_TrackingInit();
 8000646:	f001 fbbf 	bl	8001dc8 <Model_TrackingInit>
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800064a:	4b27      	ldr	r3, [pc, #156]	@ (80006e8 <MX_FREERTOS_Init+0xa8>)
 800064c:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8000650:	461d      	mov	r5, r3
 8000652:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000654:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000656:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800065a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800065e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000662:	2100      	movs	r1, #0
 8000664:	4618      	mov	r0, r3
 8000666:	f006 f846 	bl	80066f6 <osThreadCreate>
 800066a:	4603      	mov	r3, r0
 800066c:	4a1f      	ldr	r2, [pc, #124]	@ (80006ec <MX_FREERTOS_Init+0xac>)
 800066e:	6013      	str	r3, [r2, #0]

  /* definition and creation of ListenerTask */
  osThreadDef(ListenerTask, Listener, osPriorityNormal, 0, 128);
 8000670:	4b1f      	ldr	r3, [pc, #124]	@ (80006f0 <MX_FREERTOS_Init+0xb0>)
 8000672:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000676:	461d      	mov	r5, r3
 8000678:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800067a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800067c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000680:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ListenerTaskHandle = osThreadCreate(osThread(ListenerTask), NULL);
 8000684:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000688:	2100      	movs	r1, #0
 800068a:	4618      	mov	r0, r3
 800068c:	f006 f833 	bl	80066f6 <osThreadCreate>
 8000690:	4603      	mov	r3, r0
 8000692:	4a18      	ldr	r2, [pc, #96]	@ (80006f4 <MX_FREERTOS_Init+0xb4>)
 8000694:	6013      	str	r3, [r2, #0]

  /* definition and creation of ControllerTask */
  osThreadDef(ControllerTask, Controller, osPriorityNormal, 0, 128);
 8000696:	4b18      	ldr	r3, [pc, #96]	@ (80006f8 <MX_FREERTOS_Init+0xb8>)
 8000698:	f107 041c 	add.w	r4, r7, #28
 800069c:	461d      	mov	r5, r3
 800069e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006a2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ControllerTaskHandle = osThreadCreate(osThread(ControllerTask), NULL);
 80006aa:	f107 031c 	add.w	r3, r7, #28
 80006ae:	2100      	movs	r1, #0
 80006b0:	4618      	mov	r0, r3
 80006b2:	f006 f820 	bl	80066f6 <osThreadCreate>
 80006b6:	4603      	mov	r3, r0
 80006b8:	4a10      	ldr	r2, [pc, #64]	@ (80006fc <MX_FREERTOS_Init+0xbc>)
 80006ba:	6013      	str	r3, [r2, #0]

  /* definition and creation of PresenterTask */
  osThreadDef(PresenterTask, Presenter, osPriorityNormal, 0, 128);
 80006bc:	4b10      	ldr	r3, [pc, #64]	@ (8000700 <MX_FREERTOS_Init+0xc0>)
 80006be:	463c      	mov	r4, r7
 80006c0:	461d      	mov	r5, r3
 80006c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006c6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PresenterTaskHandle = osThreadCreate(osThread(PresenterTask), NULL);
 80006ce:	463b      	mov	r3, r7
 80006d0:	2100      	movs	r1, #0
 80006d2:	4618      	mov	r0, r3
 80006d4:	f006 f80f 	bl	80066f6 <osThreadCreate>
 80006d8:	4603      	mov	r3, r0
 80006da:	4a0a      	ldr	r2, [pc, #40]	@ (8000704 <MX_FREERTOS_Init+0xc4>)
 80006dc:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80006de:	bf00      	nop
 80006e0:	3770      	adds	r7, #112	@ 0x70
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bdb0      	pop	{r4, r5, r7, pc}
 80006e6:	bf00      	nop
 80006e8:	08009f28 	.word	0x08009f28
 80006ec:	20000088 	.word	0x20000088
 80006f0:	08009f54 	.word	0x08009f54
 80006f4:	2000008c 	.word	0x2000008c
 80006f8:	08009f80 	.word	0x08009f80
 80006fc:	20000090 	.word	0x20000090
 8000700:	08009fac 	.word	0x08009fac
 8000704:	20000094 	.word	0x20000094

08000708 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	printf("\r\n========================================\r\n");
 8000710:	4806      	ldr	r0, [pc, #24]	@ (800072c <StartDefaultTask+0x24>)
 8000712:	f008 fca1 	bl	8009058 <puts>
	printf(" [SYSTEM] Booting Complete... Alive!\r\n");
 8000716:	4806      	ldr	r0, [pc, #24]	@ (8000730 <StartDefaultTask+0x28>)
 8000718:	f008 fc9e 	bl	8009058 <puts>
	printf("========================================\r\n");
 800071c:	4805      	ldr	r0, [pc, #20]	@ (8000734 <StartDefaultTask+0x2c>)
 800071e:	f008 fc9b 	bl	8009058 <puts>
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 8000722:	2001      	movs	r0, #1
 8000724:	f006 f833 	bl	800678e <osDelay>
 8000728:	e7fb      	b.n	8000722 <StartDefaultTask+0x1a>
 800072a:	bf00      	nop
 800072c:	08009fc8 	.word	0x08009fc8
 8000730:	08009ff4 	.word	0x08009ff4
 8000734:	0800a01c 	.word	0x0800a01c

08000738 <Listener>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Listener */
void Listener(void const * argument)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Listener */
	Listener_Init();
 8000740:	f001 fa24 	bl	8001b8c <Listener_Init>
	/* Infinite loop */
	for (;;) {
		Listener_Excute();
 8000744:	f001 fa28 	bl	8001b98 <Listener_Excute>
		osDelay(1);
 8000748:	2001      	movs	r0, #1
 800074a:	f006 f820 	bl	800678e <osDelay>
		Listener_Excute();
 800074e:	bf00      	nop
 8000750:	e7f8      	b.n	8000744 <Listener+0xc>

08000752 <Controller>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Controller */
void Controller(void const * argument)
{
 8000752:	b580      	push	{r7, lr}
 8000754:	b082      	sub	sp, #8
 8000756:	af00      	add	r7, sp, #0
 8000758:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Controller */
	Controller_Init();
 800075a:	f000 ff65 	bl	8001628 <Controller_Init>
	/* Infinite loop */
	for (;;) {
		Controller_Excute();
 800075e:	f000 ff69 	bl	8001634 <Controller_Excute>
		osDelay(1);
 8000762:	2001      	movs	r0, #1
 8000764:	f006 f813 	bl	800678e <osDelay>
		Controller_Excute();
 8000768:	bf00      	nop
 800076a:	e7f8      	b.n	800075e <Controller+0xc>

0800076c <Presenter>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Presenter */
void Presenter(void const * argument)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Presenter */
	Presenter_Init();
 8000774:	f001 fb72 	bl	8001e5c <Presenter_Init>
	/* Infinite loop */
	for (;;) {
		Presenter_Excute();
 8000778:	f001 fb76 	bl	8001e68 <Presenter_Excute>
		osDelay(1);
 800077c:	2001      	movs	r0, #1
 800077e:	f006 f806 	bl	800678e <osDelay>
		Presenter_Excute();
 8000782:	bf00      	nop
 8000784:	e7f8      	b.n	8000778 <Presenter+0xc>
	...

08000788 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b08a      	sub	sp, #40	@ 0x28
 800078c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078e:	f107 0314 	add.w	r3, r7, #20
 8000792:	2200      	movs	r2, #0
 8000794:	601a      	str	r2, [r3, #0]
 8000796:	605a      	str	r2, [r3, #4]
 8000798:	609a      	str	r2, [r3, #8]
 800079a:	60da      	str	r2, [r3, #12]
 800079c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	613b      	str	r3, [r7, #16]
 80007a2:	4b47      	ldr	r3, [pc, #284]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a6:	4a46      	ldr	r2, [pc, #280]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ae:	4b44      	ldr	r3, [pc, #272]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007b6:	613b      	str	r3, [r7, #16]
 80007b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ba:	2300      	movs	r3, #0
 80007bc:	60fb      	str	r3, [r7, #12]
 80007be:	4b40      	ldr	r3, [pc, #256]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c2:	4a3f      	ldr	r2, [pc, #252]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007c4:	f043 0301 	orr.w	r3, r3, #1
 80007c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ca:	4b3d      	ldr	r3, [pc, #244]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ce:	f003 0301 	and.w	r3, r3, #1
 80007d2:	60fb      	str	r3, [r7, #12]
 80007d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007d6:	2300      	movs	r3, #0
 80007d8:	60bb      	str	r3, [r7, #8]
 80007da:	4b39      	ldr	r3, [pc, #228]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007de:	4a38      	ldr	r2, [pc, #224]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007e0:	f043 0304 	orr.w	r3, r3, #4
 80007e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007e6:	4b36      	ldr	r3, [pc, #216]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ea:	f003 0304 	and.w	r3, r3, #4
 80007ee:	60bb      	str	r3, [r7, #8]
 80007f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007f2:	2300      	movs	r3, #0
 80007f4:	607b      	str	r3, [r7, #4]
 80007f6:	4b32      	ldr	r3, [pc, #200]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fa:	4a31      	ldr	r2, [pc, #196]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007fc:	f043 0302 	orr.w	r3, r3, #2
 8000800:	6313      	str	r3, [r2, #48]	@ 0x30
 8000802:	4b2f      	ldr	r3, [pc, #188]	@ (80008c0 <MX_GPIO_Init+0x138>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	f003 0302 	and.w	r3, r3, #2
 800080a:	607b      	str	r3, [r7, #4]
 800080c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 800080e:	2200      	movs	r2, #0
 8000810:	2120      	movs	r1, #32
 8000812:	482c      	ldr	r0, [pc, #176]	@ (80008c4 <MX_GPIO_Init+0x13c>)
 8000814:	f002 fcbe 	bl	8003194 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000818:	2200      	movs	r2, #0
 800081a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800081e:	482a      	ldr	r0, [pc, #168]	@ (80008c8 <MX_GPIO_Init+0x140>)
 8000820:	f002 fcb8 	bl	8003194 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000824:	2200      	movs	r2, #0
 8000826:	2108      	movs	r1, #8
 8000828:	4828      	ldr	r0, [pc, #160]	@ (80008cc <MX_GPIO_Init+0x144>)
 800082a:	f002 fcb3 	bl	8003194 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800082e:	2320      	movs	r3, #32
 8000830:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000832:	2301      	movs	r3, #1
 8000834:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000836:	2300      	movs	r3, #0
 8000838:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083a:	2300      	movs	r3, #0
 800083c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800083e:	f107 0314 	add.w	r3, r7, #20
 8000842:	4619      	mov	r1, r3
 8000844:	481f      	ldr	r0, [pc, #124]	@ (80008c4 <MX_GPIO_Init+0x13c>)
 8000846:	f002 fb09 	bl	8002e5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB12 PB13 PB14
                           PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 800084a:	f24f 0304 	movw	r3, #61444	@ 0xf004
 800084e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000850:	2300      	movs	r3, #0
 8000852:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000854:	2300      	movs	r3, #0
 8000856:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000858:	f107 0314 	add.w	r3, r7, #20
 800085c:	4619      	mov	r1, r3
 800085e:	481b      	ldr	r0, [pc, #108]	@ (80008cc <MX_GPIO_Init+0x144>)
 8000860:	f002 fafc 	bl	8002e5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000864:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000868:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800086a:	2301      	movs	r3, #1
 800086c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086e:	2300      	movs	r3, #0
 8000870:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000872:	2300      	movs	r3, #0
 8000874:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000876:	f107 0314 	add.w	r3, r7, #20
 800087a:	4619      	mov	r1, r3
 800087c:	4812      	ldr	r0, [pc, #72]	@ (80008c8 <MX_GPIO_Init+0x140>)
 800087e:	f002 faed 	bl	8002e5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000882:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000886:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000888:	2300      	movs	r3, #0
 800088a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	2300      	movs	r3, #0
 800088e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000890:	f107 0314 	add.w	r3, r7, #20
 8000894:	4619      	mov	r1, r3
 8000896:	480c      	ldr	r0, [pc, #48]	@ (80008c8 <MX_GPIO_Init+0x140>)
 8000898:	f002 fae0 	bl	8002e5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800089c:	2308      	movs	r3, #8
 800089e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a0:	2301      	movs	r3, #1
 80008a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a4:	2300      	movs	r3, #0
 80008a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a8:	2300      	movs	r3, #0
 80008aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ac:	f107 0314 	add.w	r3, r7, #20
 80008b0:	4619      	mov	r1, r3
 80008b2:	4806      	ldr	r0, [pc, #24]	@ (80008cc <MX_GPIO_Init+0x144>)
 80008b4:	f002 fad2 	bl	8002e5c <HAL_GPIO_Init>

}
 80008b8:	bf00      	nop
 80008ba:	3728      	adds	r7, #40	@ 0x28
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	40023800 	.word	0x40023800
 80008c4:	40020800 	.word	0x40020800
 80008c8:	40020000 	.word	0x40020000
 80008cc:	40020400 	.word	0x40020400

080008d0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008d4:	4b12      	ldr	r3, [pc, #72]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008d6:	4a13      	ldr	r2, [pc, #76]	@ (8000924 <MX_I2C1_Init+0x54>)
 80008d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80008da:	4b11      	ldr	r3, [pc, #68]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008dc:	4a12      	ldr	r2, [pc, #72]	@ (8000928 <MX_I2C1_Init+0x58>)
 80008de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80008e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80008e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008ee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80008f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80008fa:	4b09      	ldr	r3, [pc, #36]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000900:	4b07      	ldr	r3, [pc, #28]	@ (8000920 <MX_I2C1_Init+0x50>)
 8000902:	2200      	movs	r2, #0
 8000904:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000906:	4b06      	ldr	r3, [pc, #24]	@ (8000920 <MX_I2C1_Init+0x50>)
 8000908:	2200      	movs	r2, #0
 800090a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800090c:	4804      	ldr	r0, [pc, #16]	@ (8000920 <MX_I2C1_Init+0x50>)
 800090e:	f002 fc5b 	bl	80031c8 <HAL_I2C_Init>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000918:	f000 f932 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800091c:	bf00      	nop
 800091e:	bd80      	pop	{r7, pc}
 8000920:	20000338 	.word	0x20000338
 8000924:	40005400 	.word	0x40005400
 8000928:	000186a0 	.word	0x000186a0

0800092c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b08a      	sub	sp, #40	@ 0x28
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000934:	f107 0314 	add.w	r3, r7, #20
 8000938:	2200      	movs	r2, #0
 800093a:	601a      	str	r2, [r3, #0]
 800093c:	605a      	str	r2, [r3, #4]
 800093e:	609a      	str	r2, [r3, #8]
 8000940:	60da      	str	r2, [r3, #12]
 8000942:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4a19      	ldr	r2, [pc, #100]	@ (80009b0 <HAL_I2C_MspInit+0x84>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d12c      	bne.n	80009a8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800094e:	2300      	movs	r3, #0
 8000950:	613b      	str	r3, [r7, #16]
 8000952:	4b18      	ldr	r3, [pc, #96]	@ (80009b4 <HAL_I2C_MspInit+0x88>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000956:	4a17      	ldr	r2, [pc, #92]	@ (80009b4 <HAL_I2C_MspInit+0x88>)
 8000958:	f043 0302 	orr.w	r3, r3, #2
 800095c:	6313      	str	r3, [r2, #48]	@ 0x30
 800095e:	4b15      	ldr	r3, [pc, #84]	@ (80009b4 <HAL_I2C_MspInit+0x88>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000962:	f003 0302 	and.w	r3, r3, #2
 8000966:	613b      	str	r3, [r7, #16]
 8000968:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800096a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800096e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000970:	2312      	movs	r3, #18
 8000972:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000974:	2300      	movs	r3, #0
 8000976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000978:	2303      	movs	r3, #3
 800097a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800097c:	2304      	movs	r3, #4
 800097e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000980:	f107 0314 	add.w	r3, r7, #20
 8000984:	4619      	mov	r1, r3
 8000986:	480c      	ldr	r0, [pc, #48]	@ (80009b8 <HAL_I2C_MspInit+0x8c>)
 8000988:	f002 fa68 	bl	8002e5c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800098c:	2300      	movs	r3, #0
 800098e:	60fb      	str	r3, [r7, #12]
 8000990:	4b08      	ldr	r3, [pc, #32]	@ (80009b4 <HAL_I2C_MspInit+0x88>)
 8000992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000994:	4a07      	ldr	r2, [pc, #28]	@ (80009b4 <HAL_I2C_MspInit+0x88>)
 8000996:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800099a:	6413      	str	r3, [r2, #64]	@ 0x40
 800099c:	4b05      	ldr	r3, [pc, #20]	@ (80009b4 <HAL_I2C_MspInit+0x88>)
 800099e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009a4:	60fb      	str	r3, [r7, #12]
 80009a6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80009a8:	bf00      	nop
 80009aa:	3728      	adds	r7, #40	@ 0x28
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	40005400 	.word	0x40005400
 80009b4:	40023800 	.word	0x40023800
 80009b8:	40020400 	.word	0x40020400

080009bc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80009bc:	b480      	push	{r7}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80009c4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80009c8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80009cc:	f003 0301 	and.w	r3, r3, #1
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d013      	beq.n	80009fc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80009d4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80009d8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80009dc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d00b      	beq.n	80009fc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80009e4:	e000      	b.n	80009e8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80009e6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80009e8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d0f9      	beq.n	80009e6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80009f2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80009f6:	687a      	ldr	r2, [r7, #4]
 80009f8:	b2d2      	uxtb	r2, r2
 80009fa:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80009fc:	687b      	ldr	r3, [r7, #4]
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	370c      	adds	r7, #12
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr

08000a0a <_write>:
#include "../ap/Listener/Listener_Tracking.h"
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char *ptr, int len) {
 8000a0a:	b580      	push	{r7, lr}
 8000a0c:	b086      	sub	sp, #24
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	60f8      	str	r0, [r7, #12]
 8000a12:	60b9      	str	r1, [r7, #8]
 8000a14:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < len; i++) {
 8000a16:	2300      	movs	r3, #0
 8000a18:	617b      	str	r3, [r7, #20]
 8000a1a:	e009      	b.n	8000a30 <_write+0x26>
        ITM_SendChar((*ptr++)); // 한 글자씩 디버거로 전송
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	1c5a      	adds	r2, r3, #1
 8000a20:	60ba      	str	r2, [r7, #8]
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	4618      	mov	r0, r3
 8000a26:	f7ff ffc9 	bl	80009bc <ITM_SendChar>
    for (int i = 0; i < len; i++) {
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	617b      	str	r3, [r7, #20]
 8000a30:	697a      	ldr	r2, [r7, #20]
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	429a      	cmp	r2, r3
 8000a36:	dbf1      	blt.n	8000a1c <_write+0x12>
    }
    return len;
 8000a38:	687b      	ldr	r3, [r7, #4]
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	3718      	adds	r7, #24
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a42:	b580      	push	{r7, lr}
 8000a44:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a46:	f001 fd2f 	bl	80024a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a4a:	f000 f817 	bl	8000a7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a4e:	f7ff fe9b 	bl	8000788 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a52:	f7ff fdb3 	bl	80005bc <MX_DMA_Init>
  MX_I2C1_Init();
 8000a56:	f7ff ff3b 	bl	80008d0 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000a5a:	f000 fb15 	bl	8001088 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000a5e:	f000 fd3d 	bl	80014dc <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000a62:	f000 fb61 	bl	8001128 <MX_TIM2_Init>
  MX_SPI1_Init();
 8000a66:	f000 f891 	bl	8000b8c <MX_SPI1_Init>
  MX_TIM3_Init();
 8000a6a:	f000 fbdd 	bl	8001228 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000a6e:	f7ff fde7 	bl	8000640 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000a72:	f005 fe39 	bl	80066e8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000a76:	bf00      	nop
 8000a78:	e7fd      	b.n	8000a76 <main+0x34>
	...

08000a7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b094      	sub	sp, #80	@ 0x50
 8000a80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a82:	f107 0320 	add.w	r3, r7, #32
 8000a86:	2230      	movs	r2, #48	@ 0x30
 8000a88:	2100      	movs	r1, #0
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f008 fbe6 	bl	800925c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a90:	f107 030c 	add.w	r3, r7, #12
 8000a94:	2200      	movs	r2, #0
 8000a96:	601a      	str	r2, [r3, #0]
 8000a98:	605a      	str	r2, [r3, #4]
 8000a9a:	609a      	str	r2, [r3, #8]
 8000a9c:	60da      	str	r2, [r3, #12]
 8000a9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	60bb      	str	r3, [r7, #8]
 8000aa4:	4b27      	ldr	r3, [pc, #156]	@ (8000b44 <SystemClock_Config+0xc8>)
 8000aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa8:	4a26      	ldr	r2, [pc, #152]	@ (8000b44 <SystemClock_Config+0xc8>)
 8000aaa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000aae:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ab0:	4b24      	ldr	r3, [pc, #144]	@ (8000b44 <SystemClock_Config+0xc8>)
 8000ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ab8:	60bb      	str	r3, [r7, #8]
 8000aba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000abc:	2300      	movs	r3, #0
 8000abe:	607b      	str	r3, [r7, #4]
 8000ac0:	4b21      	ldr	r3, [pc, #132]	@ (8000b48 <SystemClock_Config+0xcc>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	4a20      	ldr	r2, [pc, #128]	@ (8000b48 <SystemClock_Config+0xcc>)
 8000ac6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000aca:	6013      	str	r3, [r2, #0]
 8000acc:	4b1e      	ldr	r3, [pc, #120]	@ (8000b48 <SystemClock_Config+0xcc>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ad4:	607b      	str	r3, [r7, #4]
 8000ad6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000adc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ae0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ae6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000aec:	2304      	movs	r3, #4
 8000aee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000af0:	2364      	movs	r3, #100	@ 0x64
 8000af2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000af4:	2302      	movs	r3, #2
 8000af6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000af8:	2304      	movs	r3, #4
 8000afa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000afc:	f107 0320 	add.w	r3, r7, #32
 8000b00:	4618      	mov	r0, r3
 8000b02:	f002 ffff 	bl	8003b04 <HAL_RCC_OscConfig>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000b0c:	f000 f838 	bl	8000b80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b10:	230f      	movs	r3, #15
 8000b12:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b14:	2302      	movs	r3, #2
 8000b16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b20:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b22:	2300      	movs	r3, #0
 8000b24:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b26:	f107 030c 	add.w	r3, r7, #12
 8000b2a:	2103      	movs	r1, #3
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f003 fa61 	bl	8003ff4 <HAL_RCC_ClockConfig>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000b38:	f000 f822 	bl	8000b80 <Error_Handler>
  }
}
 8000b3c:	bf00      	nop
 8000b3e:	3750      	adds	r7, #80	@ 0x50
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	40023800 	.word	0x40023800
 8000b48:	40007000 	.word	0x40007000

08000b4c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a07      	ldr	r2, [pc, #28]	@ (8000b78 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000b5a:	4293      	cmp	r3, r2
 8000b5c:	d101      	bne.n	8000b62 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000b5e:	f001 fcc5 	bl	80024ec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM3) {
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4a05      	ldr	r2, [pc, #20]	@ (8000b7c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d101      	bne.n	8000b70 <HAL_TIM_PeriodElapsedCallback+0x24>
		Listener_Tracking_TIM_ISR();
 8000b6c:	f001 f910 	bl	8001d90 <Listener_Tracking_TIM_ISR>
	}
  /* USER CODE END Callback 1 */
}
 8000b70:	bf00      	nop
 8000b72:	3708      	adds	r7, #8
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	40014800 	.word	0x40014800
 8000b7c:	40000400 	.word	0x40000400

08000b80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b84:	b672      	cpsid	i
}
 8000b86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <Error_Handler+0x8>

08000b8c <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000b90:	4b17      	ldr	r3, [pc, #92]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000b92:	4a18      	ldr	r2, [pc, #96]	@ (8000bf4 <MX_SPI1_Init+0x68>)
 8000b94:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b96:	4b16      	ldr	r3, [pc, #88]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000b98:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b9c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b9e:	4b14      	ldr	r3, [pc, #80]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ba4:	4b12      	ldr	r3, [pc, #72]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000baa:	4b11      	ldr	r3, [pc, #68]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bb0:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000bb8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bbc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000bc0:	2230      	movs	r2, #48	@ 0x30
 8000bc2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bca:	4b09      	ldr	r3, [pc, #36]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bd0:	4b07      	ldr	r3, [pc, #28]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000bd6:	4b06      	ldr	r3, [pc, #24]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000bd8:	220a      	movs	r2, #10
 8000bda:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000bdc:	4804      	ldr	r0, [pc, #16]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000bde:	f003 fc5b 	bl	8004498 <HAL_SPI_Init>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000be8:	f7ff ffca 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000bec:	bf00      	nop
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	2000038c 	.word	0x2000038c
 8000bf4:	40013000 	.word	0x40013000

08000bf8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b08a      	sub	sp, #40	@ 0x28
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c00:	f107 0314 	add.w	r3, r7, #20
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
 8000c0c:	60da      	str	r2, [r3, #12]
 8000c0e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a4b      	ldr	r2, [pc, #300]	@ (8000d44 <HAL_SPI_MspInit+0x14c>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	f040 8090 	bne.w	8000d3c <HAL_SPI_MspInit+0x144>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	613b      	str	r3, [r7, #16]
 8000c20:	4b49      	ldr	r3, [pc, #292]	@ (8000d48 <HAL_SPI_MspInit+0x150>)
 8000c22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c24:	4a48      	ldr	r2, [pc, #288]	@ (8000d48 <HAL_SPI_MspInit+0x150>)
 8000c26:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c2a:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c2c:	4b46      	ldr	r3, [pc, #280]	@ (8000d48 <HAL_SPI_MspInit+0x150>)
 8000c2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c34:	613b      	str	r3, [r7, #16]
 8000c36:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c38:	2300      	movs	r3, #0
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	4b42      	ldr	r3, [pc, #264]	@ (8000d48 <HAL_SPI_MspInit+0x150>)
 8000c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c40:	4a41      	ldr	r2, [pc, #260]	@ (8000d48 <HAL_SPI_MspInit+0x150>)
 8000c42:	f043 0301 	orr.w	r3, r3, #1
 8000c46:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c48:	4b3f      	ldr	r3, [pc, #252]	@ (8000d48 <HAL_SPI_MspInit+0x150>)
 8000c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4c:	f003 0301 	and.w	r3, r3, #1
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000c54:	23e0      	movs	r3, #224	@ 0xe0
 8000c56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c58:	2302      	movs	r3, #2
 8000c5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c60:	2303      	movs	r3, #3
 8000c62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c64:	2305      	movs	r3, #5
 8000c66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c68:	f107 0314 	add.w	r3, r7, #20
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	4837      	ldr	r0, [pc, #220]	@ (8000d4c <HAL_SPI_MspInit+0x154>)
 8000c70:	f002 f8f4 	bl	8002e5c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8000c74:	4b36      	ldr	r3, [pc, #216]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000c76:	4a37      	ldr	r2, [pc, #220]	@ (8000d54 <HAL_SPI_MspInit+0x15c>)
 8000c78:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8000c7a:	4b35      	ldr	r3, [pc, #212]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000c7c:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8000c80:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c82:	4b33      	ldr	r3, [pc, #204]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c88:	4b31      	ldr	r3, [pc, #196]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000c8e:	4b30      	ldr	r3, [pc, #192]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000c90:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c94:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c96:	4b2e      	ldr	r3, [pc, #184]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c9c:	4b2c      	ldr	r3, [pc, #176]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000ca2:	4b2b      	ldr	r3, [pc, #172]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000ca8:	4b29      	ldr	r3, [pc, #164]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000cae:	4b28      	ldr	r3, [pc, #160]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000cb4:	4826      	ldr	r0, [pc, #152]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000cb6:	f001 fd3f 	bl	8002738 <HAL_DMA_Init>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8000cc0:	f7ff ff5e 	bl	8000b80 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	4a22      	ldr	r2, [pc, #136]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000cc8:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000cca:	4a21      	ldr	r2, [pc, #132]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
 8000cd0:	4b21      	ldr	r3, [pc, #132]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000cd2:	4a22      	ldr	r2, [pc, #136]	@ (8000d5c <HAL_SPI_MspInit+0x164>)
 8000cd4:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 8000cd6:	4b20      	ldr	r3, [pc, #128]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000cd8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000cdc:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000cde:	4b1e      	ldr	r3, [pc, #120]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000ce0:	2240      	movs	r2, #64	@ 0x40
 8000ce2:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ce4:	4b1c      	ldr	r3, [pc, #112]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000cea:	4b1b      	ldr	r3, [pc, #108]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000cec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000cf0:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000cf2:	4b19      	ldr	r3, [pc, #100]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000cf8:	4b17      	ldr	r3, [pc, #92]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000cfe:	4b16      	ldr	r3, [pc, #88]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000d04:	4b14      	ldr	r3, [pc, #80]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000d0a:	4b13      	ldr	r3, [pc, #76]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000d10:	4811      	ldr	r0, [pc, #68]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000d12:	f001 fd11 	bl	8002738 <HAL_DMA_Init>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8000d1c:	f7ff ff30 	bl	8000b80 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	4a0d      	ldr	r2, [pc, #52]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000d24:	649a      	str	r2, [r3, #72]	@ 0x48
 8000d26:	4a0c      	ldr	r2, [pc, #48]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	2105      	movs	r1, #5
 8000d30:	2023      	movs	r0, #35	@ 0x23
 8000d32:	f001 fcd7 	bl	80026e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000d36:	2023      	movs	r0, #35	@ 0x23
 8000d38:	f001 fcf0 	bl	800271c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000d3c:	bf00      	nop
 8000d3e:	3728      	adds	r7, #40	@ 0x28
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	40013000 	.word	0x40013000
 8000d48:	40023800 	.word	0x40023800
 8000d4c:	40020000 	.word	0x40020000
 8000d50:	200003e4 	.word	0x200003e4
 8000d54:	40026410 	.word	0x40026410
 8000d58:	20000444 	.word	0x20000444
 8000d5c:	40026440 	.word	0x40026440

08000d60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d66:	2300      	movs	r3, #0
 8000d68:	607b      	str	r3, [r7, #4]
 8000d6a:	4b12      	ldr	r3, [pc, #72]	@ (8000db4 <HAL_MspInit+0x54>)
 8000d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d6e:	4a11      	ldr	r2, [pc, #68]	@ (8000db4 <HAL_MspInit+0x54>)
 8000d70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d74:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d76:	4b0f      	ldr	r3, [pc, #60]	@ (8000db4 <HAL_MspInit+0x54>)
 8000d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d7e:	607b      	str	r3, [r7, #4]
 8000d80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d82:	2300      	movs	r3, #0
 8000d84:	603b      	str	r3, [r7, #0]
 8000d86:	4b0b      	ldr	r3, [pc, #44]	@ (8000db4 <HAL_MspInit+0x54>)
 8000d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000db4 <HAL_MspInit+0x54>)
 8000d8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d90:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d92:	4b08      	ldr	r3, [pc, #32]	@ (8000db4 <HAL_MspInit+0x54>)
 8000d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d9a:	603b      	str	r3, [r7, #0]
 8000d9c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d9e:	2200      	movs	r2, #0
 8000da0:	210f      	movs	r1, #15
 8000da2:	f06f 0001 	mvn.w	r0, #1
 8000da6:	f001 fc9d 	bl	80026e4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000daa:	bf00      	nop
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40023800 	.word	0x40023800

08000db8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b08c      	sub	sp, #48	@ 0x30
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000dc8:	2300      	movs	r3, #0
 8000dca:	60bb      	str	r3, [r7, #8]
 8000dcc:	4b2e      	ldr	r3, [pc, #184]	@ (8000e88 <HAL_InitTick+0xd0>)
 8000dce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dd0:	4a2d      	ldr	r2, [pc, #180]	@ (8000e88 <HAL_InitTick+0xd0>)
 8000dd2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000dd6:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dd8:	4b2b      	ldr	r3, [pc, #172]	@ (8000e88 <HAL_InitTick+0xd0>)
 8000dda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ddc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000de0:	60bb      	str	r3, [r7, #8]
 8000de2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000de4:	f107 020c 	add.w	r2, r7, #12
 8000de8:	f107 0310 	add.w	r3, r7, #16
 8000dec:	4611      	mov	r1, r2
 8000dee:	4618      	mov	r0, r3
 8000df0:	f003 fb20 	bl	8004434 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000df4:	f003 fb0a 	bl	800440c <HAL_RCC_GetPCLK2Freq>
 8000df8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dfc:	4a23      	ldr	r2, [pc, #140]	@ (8000e8c <HAL_InitTick+0xd4>)
 8000dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8000e02:	0c9b      	lsrs	r3, r3, #18
 8000e04:	3b01      	subs	r3, #1
 8000e06:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000e08:	4b21      	ldr	r3, [pc, #132]	@ (8000e90 <HAL_InitTick+0xd8>)
 8000e0a:	4a22      	ldr	r2, [pc, #136]	@ (8000e94 <HAL_InitTick+0xdc>)
 8000e0c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8000e0e:	4b20      	ldr	r3, [pc, #128]	@ (8000e90 <HAL_InitTick+0xd8>)
 8000e10:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e14:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8000e16:	4a1e      	ldr	r2, [pc, #120]	@ (8000e90 <HAL_InitTick+0xd8>)
 8000e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e1a:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8000e1c:	4b1c      	ldr	r3, [pc, #112]	@ (8000e90 <HAL_InitTick+0xd8>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e22:	4b1b      	ldr	r3, [pc, #108]	@ (8000e90 <HAL_InitTick+0xd8>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e28:	4b19      	ldr	r3, [pc, #100]	@ (8000e90 <HAL_InitTick+0xd8>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8000e2e:	4818      	ldr	r0, [pc, #96]	@ (8000e90 <HAL_InitTick+0xd8>)
 8000e30:	f004 f80e 	bl	8004e50 <HAL_TIM_Base_Init>
 8000e34:	4603      	mov	r3, r0
 8000e36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000e3a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d11b      	bne.n	8000e7a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8000e42:	4813      	ldr	r0, [pc, #76]	@ (8000e90 <HAL_InitTick+0xd8>)
 8000e44:	f004 f854 	bl	8004ef0 <HAL_TIM_Base_Start_IT>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000e4e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d111      	bne.n	8000e7a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000e56:	201a      	movs	r0, #26
 8000e58:	f001 fc60 	bl	800271c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2b0f      	cmp	r3, #15
 8000e60:	d808      	bhi.n	8000e74 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8000e62:	2200      	movs	r2, #0
 8000e64:	6879      	ldr	r1, [r7, #4]
 8000e66:	201a      	movs	r0, #26
 8000e68:	f001 fc3c 	bl	80026e4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e6c:	4a0a      	ldr	r2, [pc, #40]	@ (8000e98 <HAL_InitTick+0xe0>)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6013      	str	r3, [r2, #0]
 8000e72:	e002      	b.n	8000e7a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000e74:	2301      	movs	r3, #1
 8000e76:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000e7a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	3730      	adds	r7, #48	@ 0x30
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	40023800 	.word	0x40023800
 8000e8c:	431bde83 	.word	0x431bde83
 8000e90:	200004a4 	.word	0x200004a4
 8000e94:	40014800 	.word	0x40014800
 8000e98:	20000004 	.word	0x20000004

08000e9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ea0:	bf00      	nop
 8000ea2:	e7fd      	b.n	8000ea0 <NMI_Handler+0x4>

08000ea4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ea8:	bf00      	nop
 8000eaa:	e7fd      	b.n	8000ea8 <HardFault_Handler+0x4>

08000eac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000eb0:	bf00      	nop
 8000eb2:	e7fd      	b.n	8000eb0 <MemManage_Handler+0x4>

08000eb4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eb8:	bf00      	nop
 8000eba:	e7fd      	b.n	8000eb8 <BusFault_Handler+0x4>

08000ebc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ec0:	bf00      	nop
 8000ec2:	e7fd      	b.n	8000ec0 <UsageFault_Handler+0x4>

08000ec4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ec8:	bf00      	nop
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
	...

08000ed4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ed8:	4802      	ldr	r0, [pc, #8]	@ (8000ee4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000eda:	f004 f9d9 	bl	8005290 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000ede:	bf00      	nop
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	200004f0 	.word	0x200004f0

08000ee8 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000eec:	4803      	ldr	r0, [pc, #12]	@ (8000efc <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8000eee:	f004 f9cf 	bl	8005290 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8000ef2:	4803      	ldr	r0, [pc, #12]	@ (8000f00 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8000ef4:	f004 f9cc 	bl	8005290 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000ef8:	bf00      	nop
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	200004f0 	.word	0x200004f0
 8000f00:	200004a4 	.word	0x200004a4

08000f04 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000f08:	4802      	ldr	r0, [pc, #8]	@ (8000f14 <TIM3_IRQHandler+0x10>)
 8000f0a:	f004 f9c1 	bl	8005290 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	20000580 	.word	0x20000580

08000f18 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000f1c:	4802      	ldr	r0, [pc, #8]	@ (8000f28 <SPI1_IRQHandler+0x10>)
 8000f1e:	f003 fc41 	bl	80047a4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	2000038c 	.word	0x2000038c

08000f2c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000f30:	4802      	ldr	r0, [pc, #8]	@ (8000f3c <DMA2_Stream0_IRQHandler+0x10>)
 8000f32:	f001 fd29 	bl	8002988 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000f36:	bf00      	nop
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	200003e4 	.word	0x200003e4

08000f40 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000f44:	4802      	ldr	r0, [pc, #8]	@ (8000f50 <DMA2_Stream2_IRQHandler+0x10>)
 8000f46:	f001 fd1f 	bl	8002988 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8000f4a:	bf00      	nop
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	20000444 	.word	0x20000444

08000f54 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	60f8      	str	r0, [r7, #12]
 8000f5c:	60b9      	str	r1, [r7, #8]
 8000f5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f60:	2300      	movs	r3, #0
 8000f62:	617b      	str	r3, [r7, #20]
 8000f64:	e00a      	b.n	8000f7c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f66:	f3af 8000 	nop.w
 8000f6a:	4601      	mov	r1, r0
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	1c5a      	adds	r2, r3, #1
 8000f70:	60ba      	str	r2, [r7, #8]
 8000f72:	b2ca      	uxtb	r2, r1
 8000f74:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	617b      	str	r3, [r7, #20]
 8000f7c:	697a      	ldr	r2, [r7, #20]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	429a      	cmp	r2, r3
 8000f82:	dbf0      	blt.n	8000f66 <_read+0x12>
  }

  return len;
 8000f84:	687b      	ldr	r3, [r7, #4]
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3718      	adds	r7, #24
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}

08000f8e <_close>:
  }
  return len;
}

int _close(int file)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	b083      	sub	sp, #12
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f96:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	370c      	adds	r7, #12
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr

08000fa6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	b083      	sub	sp, #12
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
 8000fae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fb6:	605a      	str	r2, [r3, #4]
  return 0;
 8000fb8:	2300      	movs	r3, #0
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr

08000fc6 <_isatty>:

int _isatty(int file)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	b083      	sub	sp, #12
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fce:	2301      	movs	r3, #1
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr

08000fdc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b085      	sub	sp, #20
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	60f8      	str	r0, [r7, #12]
 8000fe4:	60b9      	str	r1, [r7, #8]
 8000fe6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000fe8:	2300      	movs	r3, #0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3714      	adds	r7, #20
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
	...

08000ff8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001000:	4a14      	ldr	r2, [pc, #80]	@ (8001054 <_sbrk+0x5c>)
 8001002:	4b15      	ldr	r3, [pc, #84]	@ (8001058 <_sbrk+0x60>)
 8001004:	1ad3      	subs	r3, r2, r3
 8001006:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800100c:	4b13      	ldr	r3, [pc, #76]	@ (800105c <_sbrk+0x64>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d102      	bne.n	800101a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001014:	4b11      	ldr	r3, [pc, #68]	@ (800105c <_sbrk+0x64>)
 8001016:	4a12      	ldr	r2, [pc, #72]	@ (8001060 <_sbrk+0x68>)
 8001018:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800101a:	4b10      	ldr	r3, [pc, #64]	@ (800105c <_sbrk+0x64>)
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4413      	add	r3, r2
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	429a      	cmp	r2, r3
 8001026:	d207      	bcs.n	8001038 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001028:	f008 f9c4 	bl	80093b4 <__errno>
 800102c:	4603      	mov	r3, r0
 800102e:	220c      	movs	r2, #12
 8001030:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001032:	f04f 33ff 	mov.w	r3, #4294967295
 8001036:	e009      	b.n	800104c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001038:	4b08      	ldr	r3, [pc, #32]	@ (800105c <_sbrk+0x64>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800103e:	4b07      	ldr	r3, [pc, #28]	@ (800105c <_sbrk+0x64>)
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4413      	add	r3, r2
 8001046:	4a05      	ldr	r2, [pc, #20]	@ (800105c <_sbrk+0x64>)
 8001048:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800104a:	68fb      	ldr	r3, [r7, #12]
}
 800104c:	4618      	mov	r0, r3
 800104e:	3718      	adds	r7, #24
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	20020000 	.word	0x20020000
 8001058:	00000400 	.word	0x00000400
 800105c:	200004ec 	.word	0x200004ec
 8001060:	200045c0 	.word	0x200045c0

08001064 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001068:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <SystemInit+0x20>)
 800106a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800106e:	4a05      	ldr	r2, [pc, #20]	@ (8001084 <SystemInit+0x20>)
 8001070:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001074:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001078:	bf00      	nop
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	e000ed00 	.word	0xe000ed00

08001088 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b086      	sub	sp, #24
 800108c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800108e:	f107 0308 	add.w	r3, r7, #8
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	605a      	str	r2, [r3, #4]
 8001098:	609a      	str	r2, [r3, #8]
 800109a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800109c:	463b      	mov	r3, r7
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80010a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001120 <MX_TIM1_Init+0x98>)
 80010a6:	4a1f      	ldr	r2, [pc, #124]	@ (8001124 <MX_TIM1_Init+0x9c>)
 80010a8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 80010aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001120 <MX_TIM1_Init+0x98>)
 80010ac:	2263      	movs	r2, #99	@ 0x63
 80010ae:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001120 <MX_TIM1_Init+0x98>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80010b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001120 <MX_TIM1_Init+0x98>)
 80010b8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80010bc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010be:	4b18      	ldr	r3, [pc, #96]	@ (8001120 <MX_TIM1_Init+0x98>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010c4:	4b16      	ldr	r3, [pc, #88]	@ (8001120 <MX_TIM1_Init+0x98>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ca:	4b15      	ldr	r3, [pc, #84]	@ (8001120 <MX_TIM1_Init+0x98>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80010d0:	4813      	ldr	r0, [pc, #76]	@ (8001120 <MX_TIM1_Init+0x98>)
 80010d2:	f003 febd 	bl	8004e50 <HAL_TIM_Base_Init>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80010dc:	f7ff fd50 	bl	8000b80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80010e6:	f107 0308 	add.w	r3, r7, #8
 80010ea:	4619      	mov	r1, r3
 80010ec:	480c      	ldr	r0, [pc, #48]	@ (8001120 <MX_TIM1_Init+0x98>)
 80010ee:	f004 fa81 	bl	80055f4 <HAL_TIM_ConfigClockSource>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80010f8:	f7ff fd42 	bl	8000b80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010fc:	2300      	movs	r3, #0
 80010fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001100:	2300      	movs	r3, #0
 8001102:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001104:	463b      	mov	r3, r7
 8001106:	4619      	mov	r1, r3
 8001108:	4805      	ldr	r0, [pc, #20]	@ (8001120 <MX_TIM1_Init+0x98>)
 800110a:	f004 fe35 	bl	8005d78 <HAL_TIMEx_MasterConfigSynchronization>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001114:	f7ff fd34 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001118:	bf00      	nop
 800111a:	3718      	adds	r7, #24
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	200004f0 	.word	0x200004f0
 8001124:	40010000 	.word	0x40010000

08001128 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b08e      	sub	sp, #56	@ 0x38
 800112c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800112e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001132:	2200      	movs	r2, #0
 8001134:	601a      	str	r2, [r3, #0]
 8001136:	605a      	str	r2, [r3, #4]
 8001138:	609a      	str	r2, [r3, #8]
 800113a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800113c:	f107 0320 	add.w	r3, r7, #32
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001146:	1d3b      	adds	r3, r7, #4
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	605a      	str	r2, [r3, #4]
 800114e:	609a      	str	r2, [r3, #8]
 8001150:	60da      	str	r2, [r3, #12]
 8001152:	611a      	str	r2, [r3, #16]
 8001154:	615a      	str	r2, [r3, #20]
 8001156:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001158:	4b32      	ldr	r3, [pc, #200]	@ (8001224 <MX_TIM2_Init+0xfc>)
 800115a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800115e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001160:	4b30      	ldr	r3, [pc, #192]	@ (8001224 <MX_TIM2_Init+0xfc>)
 8001162:	2200      	movs	r2, #0
 8001164:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001166:	4b2f      	ldr	r3, [pc, #188]	@ (8001224 <MX_TIM2_Init+0xfc>)
 8001168:	2200      	movs	r2, #0
 800116a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800116c:	4b2d      	ldr	r3, [pc, #180]	@ (8001224 <MX_TIM2_Init+0xfc>)
 800116e:	f04f 32ff 	mov.w	r2, #4294967295
 8001172:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001174:	4b2b      	ldr	r3, [pc, #172]	@ (8001224 <MX_TIM2_Init+0xfc>)
 8001176:	2200      	movs	r2, #0
 8001178:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800117a:	4b2a      	ldr	r3, [pc, #168]	@ (8001224 <MX_TIM2_Init+0xfc>)
 800117c:	2200      	movs	r2, #0
 800117e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001180:	4828      	ldr	r0, [pc, #160]	@ (8001224 <MX_TIM2_Init+0xfc>)
 8001182:	f003 fe65 	bl	8004e50 <HAL_TIM_Base_Init>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800118c:	f7ff fcf8 	bl	8000b80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001190:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001194:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001196:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800119a:	4619      	mov	r1, r3
 800119c:	4821      	ldr	r0, [pc, #132]	@ (8001224 <MX_TIM2_Init+0xfc>)
 800119e:	f004 fa29 	bl	80055f4 <HAL_TIM_ConfigClockSource>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80011a8:	f7ff fcea 	bl	8000b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80011ac:	481d      	ldr	r0, [pc, #116]	@ (8001224 <MX_TIM2_Init+0xfc>)
 80011ae:	f003 ff01 	bl	8004fb4 <HAL_TIM_PWM_Init>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80011b8:	f7ff fce2 	bl	8000b80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011bc:	2300      	movs	r3, #0
 80011be:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011c0:	2300      	movs	r3, #0
 80011c2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011c4:	f107 0320 	add.w	r3, r7, #32
 80011c8:	4619      	mov	r1, r3
 80011ca:	4816      	ldr	r0, [pc, #88]	@ (8001224 <MX_TIM2_Init+0xfc>)
 80011cc:	f004 fdd4 	bl	8005d78 <HAL_TIMEx_MasterConfigSynchronization>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80011d6:	f7ff fcd3 	bl	8000b80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011da:	2360      	movs	r3, #96	@ 0x60
 80011dc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80011de:	2300      	movs	r3, #0
 80011e0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011e2:	2300      	movs	r3, #0
 80011e4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011e6:	2300      	movs	r3, #0
 80011e8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	2200      	movs	r2, #0
 80011ee:	4619      	mov	r1, r3
 80011f0:	480c      	ldr	r0, [pc, #48]	@ (8001224 <MX_TIM2_Init+0xfc>)
 80011f2:	f004 f93d 	bl	8005470 <HAL_TIM_PWM_ConfigChannel>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80011fc:	f7ff fcc0 	bl	8000b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001200:	1d3b      	adds	r3, r7, #4
 8001202:	2204      	movs	r2, #4
 8001204:	4619      	mov	r1, r3
 8001206:	4807      	ldr	r0, [pc, #28]	@ (8001224 <MX_TIM2_Init+0xfc>)
 8001208:	f004 f932 	bl	8005470 <HAL_TIM_PWM_ConfigChannel>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001212:	f7ff fcb5 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001216:	4803      	ldr	r0, [pc, #12]	@ (8001224 <MX_TIM2_Init+0xfc>)
 8001218:	f000 f900 	bl	800141c <HAL_TIM_MspPostInit>

}
 800121c:	bf00      	nop
 800121e:	3738      	adds	r7, #56	@ 0x38
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000538 	.word	0x20000538

08001228 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b08e      	sub	sp, #56	@ 0x38
 800122c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800122e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	605a      	str	r2, [r3, #4]
 8001238:	609a      	str	r2, [r3, #8]
 800123a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800123c:	f107 0320 	add.w	r3, r7, #32
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001246:	1d3b      	adds	r3, r7, #4
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]
 8001254:	615a      	str	r2, [r3, #20]
 8001256:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001258:	4b3d      	ldr	r3, [pc, #244]	@ (8001350 <MX_TIM3_Init+0x128>)
 800125a:	4a3e      	ldr	r2, [pc, #248]	@ (8001354 <MX_TIM3_Init+0x12c>)
 800125c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 800125e:	4b3c      	ldr	r3, [pc, #240]	@ (8001350 <MX_TIM3_Init+0x128>)
 8001260:	2263      	movs	r2, #99	@ 0x63
 8001262:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001264:	4b3a      	ldr	r3, [pc, #232]	@ (8001350 <MX_TIM3_Init+0x128>)
 8001266:	2200      	movs	r2, #0
 8001268:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 800126a:	4b39      	ldr	r3, [pc, #228]	@ (8001350 <MX_TIM3_Init+0x128>)
 800126c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001270:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001272:	4b37      	ldr	r3, [pc, #220]	@ (8001350 <MX_TIM3_Init+0x128>)
 8001274:	2200      	movs	r2, #0
 8001276:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001278:	4b35      	ldr	r3, [pc, #212]	@ (8001350 <MX_TIM3_Init+0x128>)
 800127a:	2200      	movs	r2, #0
 800127c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800127e:	4834      	ldr	r0, [pc, #208]	@ (8001350 <MX_TIM3_Init+0x128>)
 8001280:	f003 fde6 	bl	8004e50 <HAL_TIM_Base_Init>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800128a:	f7ff fc79 	bl	8000b80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800128e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001292:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001294:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001298:	4619      	mov	r1, r3
 800129a:	482d      	ldr	r0, [pc, #180]	@ (8001350 <MX_TIM3_Init+0x128>)
 800129c:	f004 f9aa 	bl	80055f4 <HAL_TIM_ConfigClockSource>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80012a6:	f7ff fc6b 	bl	8000b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80012aa:	4829      	ldr	r0, [pc, #164]	@ (8001350 <MX_TIM3_Init+0x128>)
 80012ac:	f003 fe82 	bl	8004fb4 <HAL_TIM_PWM_Init>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80012b6:	f7ff fc63 	bl	8000b80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ba:	2300      	movs	r3, #0
 80012bc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012be:	2300      	movs	r3, #0
 80012c0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012c2:	f107 0320 	add.w	r3, r7, #32
 80012c6:	4619      	mov	r1, r3
 80012c8:	4821      	ldr	r0, [pc, #132]	@ (8001350 <MX_TIM3_Init+0x128>)
 80012ca:	f004 fd55 	bl	8005d78 <HAL_TIMEx_MasterConfigSynchronization>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80012d4:	f7ff fc54 	bl	8000b80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012d8:	2360      	movs	r3, #96	@ 0x60
 80012da:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80012dc:	2300      	movs	r3, #0
 80012de:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012e0:	2300      	movs	r3, #0
 80012e2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012e4:	2300      	movs	r3, #0
 80012e6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012e8:	1d3b      	adds	r3, r7, #4
 80012ea:	2200      	movs	r2, #0
 80012ec:	4619      	mov	r1, r3
 80012ee:	4818      	ldr	r0, [pc, #96]	@ (8001350 <MX_TIM3_Init+0x128>)
 80012f0:	f004 f8be 	bl	8005470 <HAL_TIM_PWM_ConfigChannel>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80012fa:	f7ff fc41 	bl	8000b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012fe:	1d3b      	adds	r3, r7, #4
 8001300:	2204      	movs	r2, #4
 8001302:	4619      	mov	r1, r3
 8001304:	4812      	ldr	r0, [pc, #72]	@ (8001350 <MX_TIM3_Init+0x128>)
 8001306:	f004 f8b3 	bl	8005470 <HAL_TIM_PWM_ConfigChannel>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001310:	f7ff fc36 	bl	8000b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001314:	1d3b      	adds	r3, r7, #4
 8001316:	2208      	movs	r2, #8
 8001318:	4619      	mov	r1, r3
 800131a:	480d      	ldr	r0, [pc, #52]	@ (8001350 <MX_TIM3_Init+0x128>)
 800131c:	f004 f8a8 	bl	8005470 <HAL_TIM_PWM_ConfigChannel>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8001326:	f7ff fc2b 	bl	8000b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800132a:	1d3b      	adds	r3, r7, #4
 800132c:	220c      	movs	r2, #12
 800132e:	4619      	mov	r1, r3
 8001330:	4807      	ldr	r0, [pc, #28]	@ (8001350 <MX_TIM3_Init+0x128>)
 8001332:	f004 f89d 	bl	8005470 <HAL_TIM_PWM_ConfigChannel>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 800133c:	f7ff fc20 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001340:	4803      	ldr	r0, [pc, #12]	@ (8001350 <MX_TIM3_Init+0x128>)
 8001342:	f000 f86b 	bl	800141c <HAL_TIM_MspPostInit>

}
 8001346:	bf00      	nop
 8001348:	3738      	adds	r7, #56	@ 0x38
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20000580 	.word	0x20000580
 8001354:	40000400 	.word	0x40000400

08001358 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b086      	sub	sp, #24
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a2a      	ldr	r2, [pc, #168]	@ (8001410 <HAL_TIM_Base_MspInit+0xb8>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d11e      	bne.n	80013a8 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800136a:	2300      	movs	r3, #0
 800136c:	617b      	str	r3, [r7, #20]
 800136e:	4b29      	ldr	r3, [pc, #164]	@ (8001414 <HAL_TIM_Base_MspInit+0xbc>)
 8001370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001372:	4a28      	ldr	r2, [pc, #160]	@ (8001414 <HAL_TIM_Base_MspInit+0xbc>)
 8001374:	f043 0301 	orr.w	r3, r3, #1
 8001378:	6453      	str	r3, [r2, #68]	@ 0x44
 800137a:	4b26      	ldr	r3, [pc, #152]	@ (8001414 <HAL_TIM_Base_MspInit+0xbc>)
 800137c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800137e:	f003 0301 	and.w	r3, r3, #1
 8001382:	617b      	str	r3, [r7, #20]
 8001384:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8001386:	2200      	movs	r2, #0
 8001388:	2105      	movs	r1, #5
 800138a:	2019      	movs	r0, #25
 800138c:	f001 f9aa 	bl	80026e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001390:	2019      	movs	r0, #25
 8001392:	f001 f9c3 	bl	800271c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 15, 0);
 8001396:	2200      	movs	r2, #0
 8001398:	210f      	movs	r1, #15
 800139a:	201a      	movs	r0, #26
 800139c:	f001 f9a2 	bl	80026e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80013a0:	201a      	movs	r0, #26
 80013a2:	f001 f9bb 	bl	800271c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80013a6:	e02e      	b.n	8001406 <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM2)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013b0:	d10e      	bne.n	80013d0 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	613b      	str	r3, [r7, #16]
 80013b6:	4b17      	ldr	r3, [pc, #92]	@ (8001414 <HAL_TIM_Base_MspInit+0xbc>)
 80013b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ba:	4a16      	ldr	r2, [pc, #88]	@ (8001414 <HAL_TIM_Base_MspInit+0xbc>)
 80013bc:	f043 0301 	orr.w	r3, r3, #1
 80013c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013c2:	4b14      	ldr	r3, [pc, #80]	@ (8001414 <HAL_TIM_Base_MspInit+0xbc>)
 80013c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	613b      	str	r3, [r7, #16]
 80013cc:	693b      	ldr	r3, [r7, #16]
}
 80013ce:	e01a      	b.n	8001406 <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM3)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a10      	ldr	r2, [pc, #64]	@ (8001418 <HAL_TIM_Base_MspInit+0xc0>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d115      	bne.n	8001406 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	4b0d      	ldr	r3, [pc, #52]	@ (8001414 <HAL_TIM_Base_MspInit+0xbc>)
 80013e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001414 <HAL_TIM_Base_MspInit+0xbc>)
 80013e4:	f043 0302 	orr.w	r3, r3, #2
 80013e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001414 <HAL_TIM_Base_MspInit+0xbc>)
 80013ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ee:	f003 0302 	and.w	r3, r3, #2
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80013f6:	2200      	movs	r2, #0
 80013f8:	2105      	movs	r1, #5
 80013fa:	201d      	movs	r0, #29
 80013fc:	f001 f972 	bl	80026e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001400:	201d      	movs	r0, #29
 8001402:	f001 f98b 	bl	800271c <HAL_NVIC_EnableIRQ>
}
 8001406:	bf00      	nop
 8001408:	3718      	adds	r7, #24
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40010000 	.word	0x40010000
 8001414:	40023800 	.word	0x40023800
 8001418:	40000400 	.word	0x40000400

0800141c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b08a      	sub	sp, #40	@ 0x28
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001424:	f107 0314 	add.w	r3, r7, #20
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
 800142c:	605a      	str	r2, [r3, #4]
 800142e:	609a      	str	r2, [r3, #8]
 8001430:	60da      	str	r2, [r3, #12]
 8001432:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800143c:	d11e      	bne.n	800147c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800143e:	2300      	movs	r3, #0
 8001440:	613b      	str	r3, [r7, #16]
 8001442:	4b22      	ldr	r3, [pc, #136]	@ (80014cc <HAL_TIM_MspPostInit+0xb0>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001446:	4a21      	ldr	r2, [pc, #132]	@ (80014cc <HAL_TIM_MspPostInit+0xb0>)
 8001448:	f043 0301 	orr.w	r3, r3, #1
 800144c:	6313      	str	r3, [r2, #48]	@ 0x30
 800144e:	4b1f      	ldr	r3, [pc, #124]	@ (80014cc <HAL_TIM_MspPostInit+0xb0>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001452:	f003 0301 	and.w	r3, r3, #1
 8001456:	613b      	str	r3, [r7, #16]
 8001458:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800145a:	2303      	movs	r3, #3
 800145c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145e:	2302      	movs	r3, #2
 8001460:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001466:	2300      	movs	r3, #0
 8001468:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800146a:	2301      	movs	r3, #1
 800146c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800146e:	f107 0314 	add.w	r3, r7, #20
 8001472:	4619      	mov	r1, r3
 8001474:	4816      	ldr	r0, [pc, #88]	@ (80014d0 <HAL_TIM_MspPostInit+0xb4>)
 8001476:	f001 fcf1 	bl	8002e5c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800147a:	e022      	b.n	80014c2 <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM3)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a14      	ldr	r2, [pc, #80]	@ (80014d4 <HAL_TIM_MspPostInit+0xb8>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d11d      	bne.n	80014c2 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	60fb      	str	r3, [r7, #12]
 800148a:	4b10      	ldr	r3, [pc, #64]	@ (80014cc <HAL_TIM_MspPostInit+0xb0>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148e:	4a0f      	ldr	r2, [pc, #60]	@ (80014cc <HAL_TIM_MspPostInit+0xb0>)
 8001490:	f043 0302 	orr.w	r3, r3, #2
 8001494:	6313      	str	r3, [r2, #48]	@ 0x30
 8001496:	4b0d      	ldr	r3, [pc, #52]	@ (80014cc <HAL_TIM_MspPostInit+0xb0>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149a:	f003 0302 	and.w	r3, r3, #2
 800149e:	60fb      	str	r3, [r7, #12]
 80014a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80014a2:	2333      	movs	r3, #51	@ 0x33
 80014a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a6:	2302      	movs	r3, #2
 80014a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014aa:	2300      	movs	r3, #0
 80014ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ae:	2300      	movs	r3, #0
 80014b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80014b2:	2302      	movs	r3, #2
 80014b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b6:	f107 0314 	add.w	r3, r7, #20
 80014ba:	4619      	mov	r1, r3
 80014bc:	4806      	ldr	r0, [pc, #24]	@ (80014d8 <HAL_TIM_MspPostInit+0xbc>)
 80014be:	f001 fccd 	bl	8002e5c <HAL_GPIO_Init>
}
 80014c2:	bf00      	nop
 80014c4:	3728      	adds	r7, #40	@ 0x28
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40023800 	.word	0x40023800
 80014d0:	40020000 	.word	0x40020000
 80014d4:	40000400 	.word	0x40000400
 80014d8:	40020400 	.word	0x40020400

080014dc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014e0:	4b11      	ldr	r3, [pc, #68]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 80014e2:	4a12      	ldr	r2, [pc, #72]	@ (800152c <MX_USART2_UART_Init+0x50>)
 80014e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014e6:	4b10      	ldr	r3, [pc, #64]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 80014e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001500:	4b09      	ldr	r3, [pc, #36]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 8001502:	220c      	movs	r2, #12
 8001504:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001506:	4b08      	ldr	r3, [pc, #32]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 8001508:	2200      	movs	r2, #0
 800150a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800150c:	4b06      	ldr	r3, [pc, #24]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 800150e:	2200      	movs	r2, #0
 8001510:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001512:	4805      	ldr	r0, [pc, #20]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 8001514:	f004 fcb2 	bl	8005e7c <HAL_UART_Init>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800151e:	f7ff fb2f 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	200005c8 	.word	0x200005c8
 800152c:	40004400 	.word	0x40004400

08001530 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b08a      	sub	sp, #40	@ 0x28
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001538:	f107 0314 	add.w	r3, r7, #20
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
 8001546:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a19      	ldr	r2, [pc, #100]	@ (80015b4 <HAL_UART_MspInit+0x84>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d12b      	bne.n	80015aa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	613b      	str	r3, [r7, #16]
 8001556:	4b18      	ldr	r3, [pc, #96]	@ (80015b8 <HAL_UART_MspInit+0x88>)
 8001558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155a:	4a17      	ldr	r2, [pc, #92]	@ (80015b8 <HAL_UART_MspInit+0x88>)
 800155c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001560:	6413      	str	r3, [r2, #64]	@ 0x40
 8001562:	4b15      	ldr	r3, [pc, #84]	@ (80015b8 <HAL_UART_MspInit+0x88>)
 8001564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800156a:	613b      	str	r3, [r7, #16]
 800156c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	60fb      	str	r3, [r7, #12]
 8001572:	4b11      	ldr	r3, [pc, #68]	@ (80015b8 <HAL_UART_MspInit+0x88>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001576:	4a10      	ldr	r2, [pc, #64]	@ (80015b8 <HAL_UART_MspInit+0x88>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	6313      	str	r3, [r2, #48]	@ 0x30
 800157e:	4b0e      	ldr	r3, [pc, #56]	@ (80015b8 <HAL_UART_MspInit+0x88>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800158a:	230c      	movs	r3, #12
 800158c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800158e:	2302      	movs	r3, #2
 8001590:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001596:	2303      	movs	r3, #3
 8001598:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800159a:	2307      	movs	r3, #7
 800159c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800159e:	f107 0314 	add.w	r3, r7, #20
 80015a2:	4619      	mov	r1, r3
 80015a4:	4805      	ldr	r0, [pc, #20]	@ (80015bc <HAL_UART_MspInit+0x8c>)
 80015a6:	f001 fc59 	bl	8002e5c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80015aa:	bf00      	nop
 80015ac:	3728      	adds	r7, #40	@ 0x28
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40004400 	.word	0x40004400
 80015b8:	40023800 	.word	0x40023800
 80015bc:	40020000 	.word	0x40020000

080015c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80015c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015f8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80015c4:	f7ff fd4e 	bl	8001064 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015c8:	480c      	ldr	r0, [pc, #48]	@ (80015fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015ca:	490d      	ldr	r1, [pc, #52]	@ (8001600 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001604 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015d0:	e002      	b.n	80015d8 <LoopCopyDataInit>

080015d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015d6:	3304      	adds	r3, #4

080015d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015dc:	d3f9      	bcc.n	80015d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015de:	4a0a      	ldr	r2, [pc, #40]	@ (8001608 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015e0:	4c0a      	ldr	r4, [pc, #40]	@ (800160c <LoopFillZerobss+0x22>)
  movs r3, #0
 80015e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015e4:	e001      	b.n	80015ea <LoopFillZerobss>

080015e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015e8:	3204      	adds	r2, #4

080015ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015ec:	d3fb      	bcc.n	80015e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015ee:	f007 fee7 	bl	80093c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015f2:	f7ff fa26 	bl	8000a42 <main>
  bx  lr    
 80015f6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80015f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80015fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001600:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001604:	0800a164 	.word	0x0800a164
  ldr r2, =_sbss
 8001608:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800160c:	200045c0 	.word	0x200045c0

08001610 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001610:	e7fe      	b.n	8001610 <ADC_IRQHandler>
	...

08001614 <Common_StartTIMInterrupt>:
 *      Author: kccistc
 */

#include "Common.h"

void Common_StartTIMInterrupt() {
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim3);
 8001618:	4802      	ldr	r0, [pc, #8]	@ (8001624 <Common_StartTIMInterrupt+0x10>)
 800161a:	f003 fc69 	bl	8004ef0 <HAL_TIM_Base_Start_IT>
}
 800161e:	bf00      	nop
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	20000580 	.word	0x20000580

08001628 <Controller_Init>:
 *      Author: kccistc
 */

#include "Controller.h"

void Controller_Init() {
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
	Controller_Tracking_Init();
 800162c:	f000 f808 	bl	8001640 <Controller_Tracking_Init>
}
 8001630:	bf00      	nop
 8001632:	bd80      	pop	{r7, pc}

08001634 <Controller_Excute>:

void Controller_Excute() {
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
	Controller_Tracking_Excute();
 8001638:	f000 f80a 	bl	8001650 <Controller_Tracking_Excute>
}
 800163c:	bf00      	nop
 800163e:	bd80      	pop	{r7, pc}

08001640 <Controller_Tracking_Init>:
#define DEBUG_GAIN_Y_POS	10

tracking_t trackingData;
RxPacket_t g_rx_packet_tracking;

void Controller_Tracking_Init() {
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
	Common_StartTIMInterrupt();
 8001644:	f7ff ffe6 	bl	8001614 <Common_StartTIMInterrupt>
	Controller_Tracking_ResetData();
 8001648:	f000 f932 	bl	80018b0 <Controller_Tracking_ResetData>
}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}

08001650 <Controller_Tracking_Excute>:

void Controller_Tracking_Excute() {
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af00      	add	r7, sp, #0
	osEvent evt = osMessageGet(trackingEventMsgBox, 0);
 8001656:	4b0c      	ldr	r3, [pc, #48]	@ (8001688 <Controller_Tracking_Excute+0x38>)
 8001658:	6819      	ldr	r1, [r3, #0]
 800165a:	463b      	mov	r3, r7
 800165c:	2200      	movs	r2, #0
 800165e:	4618      	mov	r0, r3
 8001660:	f005 fa12 	bl	8006a88 <osMessageGet>
	uint16_t currEvent;
	if (evt.status != osEventMessage)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	2b10      	cmp	r3, #16
 8001668:	d10a      	bne.n	8001680 <Controller_Tracking_Excute+0x30>
		return;
	currEvent = evt.value.v;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	81fb      	strh	r3, [r7, #14]

	Controller_Tracking_UpdateState(currEvent);
 800166e:	89fb      	ldrh	r3, [r7, #14]
 8001670:	4618      	mov	r0, r3
 8001672:	f000 f839 	bl	80016e8 <Controller_Tracking_UpdateState>
	Controller_Tracking_HandleSignal(currEvent);
 8001676:	89fb      	ldrh	r3, [r7, #14]
 8001678:	4618      	mov	r0, r3
 800167a:	f000 f807 	bl	800168c <Controller_Tracking_HandleSignal>
 800167e:	e000      	b.n	8001682 <Controller_Tracking_Excute+0x32>
		return;
 8001680:	bf00      	nop
}
 8001682:	3710      	adds	r7, #16
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	200006b0 	.word	0x200006b0

0800168c <Controller_Tracking_HandleSignal>:

void Controller_Tracking_HandleSignal(uint16_t currEvent) {
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	80fb      	strh	r3, [r7, #6]
	trackingState_t state = Model_GetTrackingState();
 8001696:	f000 fbd5 	bl	8001e44 <Model_GetTrackingState>
 800169a:	4603      	mov	r3, r0
 800169c:	73fb      	strb	r3, [r7, #15]
	static trackingState_t prevState = TRACKING_IDLE;

	if (state != prevState) {
 800169e:	4b11      	ldr	r3, [pc, #68]	@ (80016e4 <Controller_Tracking_HandleSignal+0x58>)
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	7bfa      	ldrb	r2, [r7, #15]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d004      	beq.n	80016b2 <Controller_Tracking_HandleSignal+0x26>
		Controller_Tracking_PushData();
 80016a8:	f000 f96a 	bl	8001980 <Controller_Tracking_PushData>
		prevState = state;
 80016ac:	4a0d      	ldr	r2, [pc, #52]	@ (80016e4 <Controller_Tracking_HandleSignal+0x58>)
 80016ae:	7bfb      	ldrb	r3, [r7, #15]
 80016b0:	7013      	strb	r3, [r2, #0]
	}

	if (currEvent == EVENT_SERVO_TICK) {
 80016b2:	88fb      	ldrh	r3, [r7, #6]
 80016b4:	2b04      	cmp	r3, #4
 80016b6:	d104      	bne.n	80016c2 <Controller_Tracking_HandleSignal+0x36>
		if (state != TRACKING_IDLE) {
 80016b8:	7bfb      	ldrb	r3, [r7, #15]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <Controller_Tracking_HandleSignal+0x36>
			Controller_Tracking_PushData();
 80016be:	f000 f95f 	bl	8001980 <Controller_Tracking_PushData>
		}
	}

	if (currEvent == EVENT_FPGA_DATA_RECEIVED) {
 80016c2:	88fb      	ldrh	r3, [r7, #6]
 80016c4:	2b05      	cmp	r3, #5
 80016c6:	d101      	bne.n	80016cc <Controller_Tracking_HandleSignal+0x40>
//		SPI_GetRxBuffer();
		Controller_Tracking_Unpack();
 80016c8:	f000 f986 	bl	80019d8 <Controller_Tracking_Unpack>
	}

	Controller_Tracking_Debug(state, currEvent);
 80016cc:	88fb      	ldrh	r3, [r7, #6]
 80016ce:	b2da      	uxtb	r2, r3
 80016d0:	7bfb      	ldrb	r3, [r7, #15]
 80016d2:	4611      	mov	r1, r2
 80016d4:	4618      	mov	r0, r3
 80016d6:	f000 f9fb 	bl	8001ad0 <Controller_Tracking_Debug>
}
 80016da:	bf00      	nop
 80016dc:	3710      	adds	r7, #16
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	20000628 	.word	0x20000628

080016e8 <Controller_Tracking_UpdateState>:

void Controller_Tracking_UpdateState(uint16_t currEvent) {
 80016e8:	b5b0      	push	{r4, r5, r7, lr}
 80016ea:	b098      	sub	sp, #96	@ 0x60
 80016ec:	af02      	add	r7, sp, #8
 80016ee:	4603      	mov	r3, r0
 80016f0:	80fb      	strh	r3, [r7, #6]
	trackingState_t state = Model_GetTrackingState();
 80016f2:	f000 fba7 	bl	8001e44 <Model_GetTrackingState>
 80016f6:	4603      	mov	r3, r0
 80016f8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	switch (state) {
 80016fc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001700:	2b04      	cmp	r3, #4
 8001702:	d826      	bhi.n	8001752 <Controller_Tracking_UpdateState+0x6a>
 8001704:	a201      	add	r2, pc, #4	@ (adr r2, 800170c <Controller_Tracking_UpdateState+0x24>)
 8001706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800170a:	bf00      	nop
 800170c:	08001721 	.word	0x08001721
 8001710:	0800172b 	.word	0x0800172b
 8001714:	08001735 	.word	0x08001735
 8001718:	0800173f 	.word	0x0800173f
 800171c:	08001749 	.word	0x08001749
	case TRACKING_IDLE:
		Controller_Tracking_Idle(currEvent);
 8001720:	88fb      	ldrh	r3, [r7, #6]
 8001722:	4618      	mov	r0, r3
 8001724:	f000 f856 	bl	80017d4 <Controller_Tracking_Idle>
		break;
 8001728:	e013      	b.n	8001752 <Controller_Tracking_UpdateState+0x6a>
	case TRACKING_SEARCH:
		Controller_Tracking_Search(currEvent);
 800172a:	88fb      	ldrh	r3, [r7, #6]
 800172c:	4618      	mov	r0, r3
 800172e:	f000 f860 	bl	80017f2 <Controller_Tracking_Search>
		break;
 8001732:	e00e      	b.n	8001752 <Controller_Tracking_UpdateState+0x6a>
	case TRACKING_FOLLOW:
		Controller_Tracking_Follow(currEvent);
 8001734:	88fb      	ldrh	r3, [r7, #6]
 8001736:	4618      	mov	r0, r3
 8001738:	f000 f871 	bl	800181e <Controller_Tracking_Follow>
		break;
 800173c:	e009      	b.n	8001752 <Controller_Tracking_UpdateState+0x6a>
	case TRACKING_LOST:
		Controller_Tracking_Lost(currEvent);
 800173e:	88fb      	ldrh	r3, [r7, #6]
 8001740:	4618      	mov	r0, r3
 8001742:	f000 f889 	bl	8001858 <Controller_Tracking_Lost>
		break;
 8001746:	e004      	b.n	8001752 <Controller_Tracking_UpdateState+0x6a>
	case TRACKING_AIMED:
		Controller_Tracking_Aimed(currEvent);
 8001748:	88fb      	ldrh	r3, [r7, #6]
 800174a:	4618      	mov	r0, r3
 800174c:	f000 f89a 	bl	8001884 <Controller_Tracking_Aimed>
		break;
 8001750:	bf00      	nop
	}
	trackingState_t currState = Model_GetTrackingState();
 8001752:	f000 fb77 	bl	8001e44 <Model_GetTrackingState>
 8001756:	4603      	mov	r3, r0
 8001758:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
	const char *stateNames[] = { "IDLE", "SEARCH", "FOLLOW", "LOST", "AIMED" };
 800175c:	4b1a      	ldr	r3, [pc, #104]	@ (80017c8 <Controller_Tracking_UpdateState+0xe0>)
 800175e:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8001762:	461d      	mov	r5, r3
 8001764:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001766:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001768:	682b      	ldr	r3, [r5, #0]
 800176a:	6023      	str	r3, [r4, #0]
	char str[50];
	if (state != currState) {
 800176c:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8001770:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001774:	429a      	cmp	r2, r3
 8001776:	d022      	beq.n	80017be <Controller_Tracking_UpdateState+0xd6>
		sprintf(str, "\r\n[EVENT: %d] STATE CHANGE: %s -> %s\r\n", currEvent,
 8001778:	88fa      	ldrh	r2, [r7, #6]
 800177a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	3358      	adds	r3, #88	@ 0x58
 8001782:	443b      	add	r3, r7
 8001784:	f853 1c18 	ldr.w	r1, [r3, #-24]
 8001788:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	3358      	adds	r3, #88	@ 0x58
 8001790:	443b      	add	r3, r7
 8001792:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8001796:	f107 000c 	add.w	r0, r7, #12
 800179a:	9300      	str	r3, [sp, #0]
 800179c:	460b      	mov	r3, r1
 800179e:	490b      	ldr	r1, [pc, #44]	@ (80017cc <Controller_Tracking_UpdateState+0xe4>)
 80017a0:	f007 fc62 	bl	8009068 <siprintf>
				stateNames[state], stateNames[currState]);
		HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 10);
 80017a4:	f107 030c 	add.w	r3, r7, #12
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7fe fd19 	bl	80001e0 <strlen>
 80017ae:	4603      	mov	r3, r0
 80017b0:	b29a      	uxth	r2, r3
 80017b2:	f107 010c 	add.w	r1, r7, #12
 80017b6:	230a      	movs	r3, #10
 80017b8:	4805      	ldr	r0, [pc, #20]	@ (80017d0 <Controller_Tracking_UpdateState+0xe8>)
 80017ba:	f004 fbaf 	bl	8005f1c <HAL_UART_Transmit>
	}
}
 80017be:	bf00      	nop
 80017c0:	3758      	adds	r7, #88	@ 0x58
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bdb0      	pop	{r4, r5, r7, pc}
 80017c6:	bf00      	nop
 80017c8:	0800a098 	.word	0x0800a098
 80017cc:	0800a048 	.word	0x0800a048
 80017d0:	200005c8 	.word	0x200005c8

080017d4 <Controller_Tracking_Idle>:

void Controller_Tracking_Idle(uint16_t currEvent) {
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_START) {
 80017de:	88fb      	ldrh	r3, [r7, #6]
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d102      	bne.n	80017ea <Controller_Tracking_Idle+0x16>
		Model_SetTrackingState(TRACKING_SEARCH);
 80017e4:	2001      	movs	r0, #1
 80017e6:	f000 fb1d 	bl	8001e24 <Model_SetTrackingState>
	}
}
 80017ea:	bf00      	nop
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}

080017f2 <Controller_Tracking_Search>:

void Controller_Tracking_Search(uint16_t currEvent) {
 80017f2:	b580      	push	{r7, lr}
 80017f4:	b082      	sub	sp, #8
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	4603      	mov	r3, r0
 80017fa:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_STOP) {
 80017fc:	88fb      	ldrh	r3, [r7, #6]
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d103      	bne.n	800180a <Controller_Tracking_Search+0x18>
		Model_SetTrackingState(TRACKING_IDLE);
 8001802:	2000      	movs	r0, #0
 8001804:	f000 fb0e 	bl	8001e24 <Model_SetTrackingState>
	} else if (currEvent == EVENT_TARGET_ON) {
		Model_SetTrackingState(TRACKING_FOLLOW);
	}
}
 8001808:	e005      	b.n	8001816 <Controller_Tracking_Search+0x24>
	} else if (currEvent == EVENT_TARGET_ON) {
 800180a:	88fb      	ldrh	r3, [r7, #6]
 800180c:	2b06      	cmp	r3, #6
 800180e:	d102      	bne.n	8001816 <Controller_Tracking_Search+0x24>
		Model_SetTrackingState(TRACKING_FOLLOW);
 8001810:	2002      	movs	r0, #2
 8001812:	f000 fb07 	bl	8001e24 <Model_SetTrackingState>
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}

0800181e <Controller_Tracking_Follow>:

void Controller_Tracking_Follow(uint16_t currEvent) {
 800181e:	b580      	push	{r7, lr}
 8001820:	b082      	sub	sp, #8
 8001822:	af00      	add	r7, sp, #0
 8001824:	4603      	mov	r3, r0
 8001826:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_TARGET_LOST) {
 8001828:	88fb      	ldrh	r3, [r7, #6]
 800182a:	2b08      	cmp	r3, #8
 800182c:	d103      	bne.n	8001836 <Controller_Tracking_Follow+0x18>
		Model_SetTrackingState(TRACKING_LOST);
 800182e:	2003      	movs	r0, #3
 8001830:	f000 faf8 	bl	8001e24 <Model_SetTrackingState>
 8001834:	e00d      	b.n	8001852 <Controller_Tracking_Follow+0x34>
	} else if (currEvent == EVENT_TARGET_AIMED) {
 8001836:	88fb      	ldrh	r3, [r7, #6]
 8001838:	2b07      	cmp	r3, #7
 800183a:	d103      	bne.n	8001844 <Controller_Tracking_Follow+0x26>
		Model_SetTrackingState(TRACKING_AIMED);
 800183c:	2004      	movs	r0, #4
 800183e:	f000 faf1 	bl	8001e24 <Model_SetTrackingState>
 8001842:	e006      	b.n	8001852 <Controller_Tracking_Follow+0x34>
	} else if (currEvent == EVENT_STOP) {
 8001844:	88fb      	ldrh	r3, [r7, #6]
 8001846:	2b02      	cmp	r3, #2
 8001848:	d103      	bne.n	8001852 <Controller_Tracking_Follow+0x34>
        Model_SetTrackingState(TRACKING_IDLE);
 800184a:	2000      	movs	r0, #0
 800184c:	f000 faea 	bl	8001e24 <Model_SetTrackingState>
        return;
 8001850:	bf00      	nop
    }
}
 8001852:	3708      	adds	r7, #8
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}

08001858 <Controller_Tracking_Lost>:

void Controller_Tracking_Lost(uint16_t currEvent) {
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	4603      	mov	r3, r0
 8001860:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_TARGET_ON) {
 8001862:	88fb      	ldrh	r3, [r7, #6]
 8001864:	2b06      	cmp	r3, #6
 8001866:	d103      	bne.n	8001870 <Controller_Tracking_Lost+0x18>
		Model_SetTrackingState(TRACKING_FOLLOW);
 8001868:	2002      	movs	r0, #2
 800186a:	f000 fadb 	bl	8001e24 <Model_SetTrackingState>
 800186e:	e006      	b.n	800187e <Controller_Tracking_Lost+0x26>
	} else if (currEvent == EVENT_STOP) {
 8001870:	88fb      	ldrh	r3, [r7, #6]
 8001872:	2b02      	cmp	r3, #2
 8001874:	d103      	bne.n	800187e <Controller_Tracking_Lost+0x26>
        Model_SetTrackingState(TRACKING_IDLE);
 8001876:	2000      	movs	r0, #0
 8001878:	f000 fad4 	bl	8001e24 <Model_SetTrackingState>
        return;
 800187c:	bf00      	nop
    }
}
 800187e:	3708      	adds	r7, #8
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <Controller_Tracking_Aimed>:

void Controller_Tracking_Aimed(uint16_t currEvent) {
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_CLEAR) {
 800188e:	88fb      	ldrh	r3, [r7, #6]
 8001890:	2b03      	cmp	r3, #3
 8001892:	d103      	bne.n	800189c <Controller_Tracking_Aimed+0x18>
		Model_SetTrackingState(TRACKING_SEARCH);
 8001894:	2001      	movs	r0, #1
 8001896:	f000 fac5 	bl	8001e24 <Model_SetTrackingState>
 800189a:	e006      	b.n	80018aa <Controller_Tracking_Aimed+0x26>
	} else if (currEvent == EVENT_STOP) {
 800189c:	88fb      	ldrh	r3, [r7, #6]
 800189e:	2b02      	cmp	r3, #2
 80018a0:	d103      	bne.n	80018aa <Controller_Tracking_Aimed+0x26>
        Model_SetTrackingState(TRACKING_IDLE);
 80018a2:	2000      	movs	r0, #0
 80018a4:	f000 fabe 	bl	8001e24 <Model_SetTrackingState>
        return;
 80018a8:	bf00      	nop
    }
}
 80018aa:	3708      	adds	r7, #8
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <Controller_Tracking_ResetData>:

void Controller_Tracking_ResetData() {
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
	trackingData.x_pos = CENTER_X;
 80018b4:	4b0b      	ldr	r3, [pc, #44]	@ (80018e4 <Controller_Tracking_ResetData+0x34>)
 80018b6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80018ba:	609a      	str	r2, [r3, #8]
	trackingData.y_pos = CENTER_Y;
 80018bc:	4b09      	ldr	r3, [pc, #36]	@ (80018e4 <Controller_Tracking_ResetData+0x34>)
 80018be:	22f0      	movs	r2, #240	@ 0xf0
 80018c0:	60da      	str	r2, [r3, #12]
	trackingData.angle_pan = CENTER_PAN;
 80018c2:	4b08      	ldr	r3, [pc, #32]	@ (80018e4 <Controller_Tracking_ResetData+0x34>)
 80018c4:	4a08      	ldr	r2, [pc, #32]	@ (80018e8 <Controller_Tracking_ResetData+0x38>)
 80018c6:	601a      	str	r2, [r3, #0]
	trackingData.angle_tilt = CENTER_TILT;
 80018c8:	4b06      	ldr	r3, [pc, #24]	@ (80018e4 <Controller_Tracking_ResetData+0x34>)
 80018ca:	4a07      	ldr	r2, [pc, #28]	@ (80018e8 <Controller_Tracking_ResetData+0x38>)
 80018cc:	605a      	str	r2, [r3, #4]
	trackingData.isDetected = false;
 80018ce:	4b05      	ldr	r3, [pc, #20]	@ (80018e4 <Controller_Tracking_ResetData+0x34>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	741a      	strb	r2, [r3, #16]
	trackingData.isAimed = false;
 80018d4:	4b03      	ldr	r3, [pc, #12]	@ (80018e4 <Controller_Tracking_ResetData+0x34>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	745a      	strb	r2, [r3, #17]
}
 80018da:	bf00      	nop
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	20000610 	.word	0x20000610
 80018e8:	42b40000 	.word	0x42b40000

080018ec <Controller_Tracking_ComputeServoAngle>:

void Controller_Tracking_ComputeServoAngle() {
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
	int diff_x = trackingData.x_pos - CENTER_X;
 80018f2:	4b21      	ldr	r3, [pc, #132]	@ (8001978 <Controller_Tracking_ComputeServoAngle+0x8c>)
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80018fa:	607b      	str	r3, [r7, #4]
	int diff_y = trackingData.y_pos - CENTER_Y;
 80018fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001978 <Controller_Tracking_ComputeServoAngle+0x8c>)
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	3bf0      	subs	r3, #240	@ 0xf0
 8001902:	603b      	str	r3, [r7, #0]

	// Apply Deadzone  (Protect from vibration)
	if (abs(diff_x) < 5)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f113 0f04 	cmn.w	r3, #4
 800190a:	db04      	blt.n	8001916 <Controller_Tracking_ComputeServoAngle+0x2a>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2b04      	cmp	r3, #4
 8001910:	dc01      	bgt.n	8001916 <Controller_Tracking_ComputeServoAngle+0x2a>
		diff_x = 0;
 8001912:	2300      	movs	r3, #0
 8001914:	607b      	str	r3, [r7, #4]
	if (abs(diff_y) < 5)
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	f113 0f04 	cmn.w	r3, #4
 800191c:	db04      	blt.n	8001928 <Controller_Tracking_ComputeServoAngle+0x3c>
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	2b04      	cmp	r3, #4
 8001922:	dc01      	bgt.n	8001928 <Controller_Tracking_ComputeServoAngle+0x3c>
		diff_y = 0;
 8001924:	2300      	movs	r3, #0
 8001926:	603b      	str	r3, [r7, #0]

	trackingData.angle_pan += (float) diff_x * GAIN_X;
 8001928:	4b13      	ldr	r3, [pc, #76]	@ (8001978 <Controller_Tracking_ComputeServoAngle+0x8c>)
 800192a:	ed93 7a00 	vldr	s14, [r3]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	ee07 3a90 	vmov	s15, r3
 8001934:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001938:	eddf 6a10 	vldr	s13, [pc, #64]	@ 800197c <Controller_Tracking_ComputeServoAngle+0x90>
 800193c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001940:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001944:	4b0c      	ldr	r3, [pc, #48]	@ (8001978 <Controller_Tracking_ComputeServoAngle+0x8c>)
 8001946:	edc3 7a00 	vstr	s15, [r3]
	trackingData.angle_tilt += (float) diff_y * GAIN_Y;
 800194a:	4b0b      	ldr	r3, [pc, #44]	@ (8001978 <Controller_Tracking_ComputeServoAngle+0x8c>)
 800194c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	ee07 3a90 	vmov	s15, r3
 8001956:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800195a:	eddf 6a08 	vldr	s13, [pc, #32]	@ 800197c <Controller_Tracking_ComputeServoAngle+0x90>
 800195e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001962:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001966:	4b04      	ldr	r3, [pc, #16]	@ (8001978 <Controller_Tracking_ComputeServoAngle+0x8c>)
 8001968:	edc3 7a01 	vstr	s15, [r3, #4]
}
 800196c:	bf00      	nop
 800196e:	370c      	adds	r7, #12
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr
 8001978:	20000610 	.word	0x20000610
 800197c:	3dcccccd 	.word	0x3dcccccd

08001980 <Controller_Tracking_PushData>:

void Controller_Tracking_PushData() {
 8001980:	b5b0      	push	{r4, r5, r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
	static tracking_t prevData;

//	if (!memcmp(&trackingData, &prevData, sizeof(tracking_t)))
//		return;
	memcpy(&prevData, &trackingData, sizeof(tracking_t));
 8001986:	4a10      	ldr	r2, [pc, #64]	@ (80019c8 <Controller_Tracking_PushData+0x48>)
 8001988:	4b10      	ldr	r3, [pc, #64]	@ (80019cc <Controller_Tracking_PushData+0x4c>)
 800198a:	4614      	mov	r4, r2
 800198c:	461d      	mov	r5, r3
 800198e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001990:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001992:	682b      	ldr	r3, [r5, #0]
 8001994:	6023      	str	r3, [r4, #0]

	tracking_t *pTrackingData = osPoolAlloc(poolTrackingData);
 8001996:	4b0e      	ldr	r3, [pc, #56]	@ (80019d0 <Controller_Tracking_PushData+0x50>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4618      	mov	r0, r3
 800199c:	f004 ff68 	bl	8006870 <osPoolAlloc>
 80019a0:	6078      	str	r0, [r7, #4]
	if (pTrackingData != NULL) {
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d00b      	beq.n	80019c0 <Controller_Tracking_PushData+0x40>
		memcpy(pTrackingData, &trackingData, sizeof(tracking_t));
 80019a8:	2214      	movs	r2, #20
 80019aa:	4908      	ldr	r1, [pc, #32]	@ (80019cc <Controller_Tracking_PushData+0x4c>)
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	f007 fd2e 	bl	800940e <memcpy>
		osMessagePut(trackingDataMsgBox, (uint32_t) pTrackingData, 0);
 80019b2:	4b08      	ldr	r3, [pc, #32]	@ (80019d4 <Controller_Tracking_PushData+0x54>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	6879      	ldr	r1, [r7, #4]
 80019b8:	2200      	movs	r2, #0
 80019ba:	4618      	mov	r0, r3
 80019bc:	f005 f824 	bl	8006a08 <osMessagePut>
	}
}
 80019c0:	bf00      	nop
 80019c2:	3708      	adds	r7, #8
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bdb0      	pop	{r4, r5, r7, pc}
 80019c8:	2000062c 	.word	0x2000062c
 80019cc:	20000610 	.word	0x20000610
 80019d0:	200006bc 	.word	0x200006bc
 80019d4:	200006b4 	.word	0x200006b4

080019d8 <Controller_Tracking_Unpack>:


// [설정] 조준으로 인정할 오차 범위 (픽셀)
#define AIM_TOLERANCE 30

void Controller_Tracking_Unpack() {
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0


    // 1. [안전장치] 헤더 검사 (필수!)
    // 헤더가 깨졌으면 신뢰할 수 없는 데이터이므로 즉시 리턴
    if (g_rx_packet_tracking.fields.header != 0x55) {
 80019de:	4b39      	ldr	r3, [pc, #228]	@ (8001ac4 <Controller_Tracking_Unpack+0xec>)
 80019e0:	78db      	ldrb	r3, [r3, #3]
 80019e2:	2b55      	cmp	r3, #85	@ 0x55
 80019e4:	d169      	bne.n	8001aba <Controller_Tracking_Unpack+0xe2>
        return;
    }

    // 2. 데이터 파싱
    // FPGA에서 받은 Raw 데이터를 우리가 쓰기 좋게 변수에 저장
    trackingData.x_pos = g_rx_packet_tracking.fields.x_pos;
 80019e6:	4b37      	ldr	r3, [pc, #220]	@ (8001ac4 <Controller_Tracking_Unpack+0xec>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f3c3 3389 	ubfx	r3, r3, #14, #10
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	461a      	mov	r2, r3
 80019f2:	4b35      	ldr	r3, [pc, #212]	@ (8001ac8 <Controller_Tracking_Unpack+0xf0>)
 80019f4:	609a      	str	r2, [r3, #8]
    trackingData.y_pos = g_rx_packet_tracking.fields.y_pos;
 80019f6:	4b33      	ldr	r3, [pc, #204]	@ (8001ac4 <Controller_Tracking_Unpack+0xec>)
 80019f8:	881b      	ldrh	r3, [r3, #0]
 80019fa:	f3c3 1348 	ubfx	r3, r3, #5, #9
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	461a      	mov	r2, r3
 8001a02:	4b31      	ldr	r3, [pc, #196]	@ (8001ac8 <Controller_Tracking_Unpack+0xf0>)
 8001a04:	60da      	str	r2, [r3, #12]
    bool isDetectedNow = g_rx_packet_tracking.fields.target_on_box_fpga;
 8001a06:	4b2f      	ldr	r3, [pc, #188]	@ (8001ac4 <Controller_Tracking_Unpack+0xec>)
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	bf14      	ite	ne
 8001a14:	2301      	movne	r3, #1
 8001a16:	2300      	moveq	r3, #0
 8001a18:	73bb      	strb	r3, [r7, #14]

    // [중요] FPGA는 조준 여부를 안 주므로, MCU가 계산해야 함
    bool isAimedNow = false;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	73fb      	strb	r3, [r7, #15]
    if (isDetectedNow) {
 8001a1e:	7bbb      	ldrb	r3, [r7, #14]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d016      	beq.n	8001a52 <Controller_Tracking_Unpack+0x7a>
        int diff_x = abs(trackingData.x_pos - CENTER_X);
 8001a24:	4b28      	ldr	r3, [pc, #160]	@ (8001ac8 <Controller_Tracking_Unpack+0xf0>)
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	bfb8      	it	lt
 8001a30:	425b      	neglt	r3, r3
 8001a32:	60bb      	str	r3, [r7, #8]
        int diff_y = abs(trackingData.y_pos - CENTER_Y);
 8001a34:	4b24      	ldr	r3, [pc, #144]	@ (8001ac8 <Controller_Tracking_Unpack+0xf0>)
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	3bf0      	subs	r3, #240	@ 0xf0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	bfb8      	it	lt
 8001a3e:	425b      	neglt	r3, r3
 8001a40:	607b      	str	r3, [r7, #4]
        // 오차 범위 이내면 조준된 것으로 판단
        if (diff_x < AIM_TOLERANCE && diff_y < AIM_TOLERANCE) {
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	2b1d      	cmp	r3, #29
 8001a46:	dc04      	bgt.n	8001a52 <Controller_Tracking_Unpack+0x7a>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2b1d      	cmp	r3, #29
 8001a4c:	dc01      	bgt.n	8001a52 <Controller_Tracking_Unpack+0x7a>
            isAimedNow = true;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	73fb      	strb	r3, [r7, #15]
    }

    // 3. 상태 변화 감지 및 이벤트 전송
    // (사용자 님이 스케치한 Edge Detection 로직의 업그레이드 버전)

    trackingState_t currentState = Model_GetTrackingState();
 8001a52:	f000 f9f7 	bl	8001e44 <Model_GetTrackingState>
 8001a56:	4603      	mov	r3, r0
 8001a58:	70fb      	strb	r3, [r7, #3]

    if (isDetectedNow) {
 8001a5a:	7bbb      	ldrb	r3, [r7, #14]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d018      	beq.n	8001a92 <Controller_Tracking_Unpack+0xba>
        // A. 타겟이 감지된 상황
        if (isAimedNow) {
 8001a60:	7bfb      	ldrb	r3, [r7, #15]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d00a      	beq.n	8001a7c <Controller_Tracking_Unpack+0xa4>
            // 감지됨 + 조준됨 -> AIMED 이벤트
            // (현재 상태가 이미 AIMED가 아닐 때만 전송)
            if (currentState != TRACKING_AIMED) {
 8001a66:	78fb      	ldrb	r3, [r7, #3]
 8001a68:	2b04      	cmp	r3, #4
 8001a6a:	d01f      	beq.n	8001aac <Controller_Tracking_Unpack+0xd4>
                osMessagePut(trackingEventMsgBox, EVENT_TARGET_AIMED, 0);
 8001a6c:	4b17      	ldr	r3, [pc, #92]	@ (8001acc <Controller_Tracking_Unpack+0xf4>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2200      	movs	r2, #0
 8001a72:	2107      	movs	r1, #7
 8001a74:	4618      	mov	r0, r3
 8001a76:	f004 ffc7 	bl	8006a08 <osMessagePut>
 8001a7a:	e017      	b.n	8001aac <Controller_Tracking_Unpack+0xd4>
            }
        }
        else {
            // 감지됨 + 조준 안 됨 -> FOLLOW (추적) 이벤트
            // (SEARCH 상태였거나, AIMED에서 벗어났을 때 전송)
            if (currentState != TRACKING_FOLLOW) {
 8001a7c:	78fb      	ldrb	r3, [r7, #3]
 8001a7e:	2b02      	cmp	r3, #2
 8001a80:	d014      	beq.n	8001aac <Controller_Tracking_Unpack+0xd4>
                osMessagePut(trackingEventMsgBox, EVENT_TARGET_ON, 0);
 8001a82:	4b12      	ldr	r3, [pc, #72]	@ (8001acc <Controller_Tracking_Unpack+0xf4>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	2200      	movs	r2, #0
 8001a88:	2106      	movs	r1, #6
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f004 ffbc 	bl	8006a08 <osMessagePut>
 8001a90:	e00c      	b.n	8001aac <Controller_Tracking_Unpack+0xd4>
        }
    }
    else {
        // B. 타겟이 없는 상황 (LOST)
        // (이미 LOST 상태가 아닐 때만 전송)
        if (currentState != TRACKING_LOST && currentState != TRACKING_IDLE) {
 8001a92:	78fb      	ldrb	r3, [r7, #3]
 8001a94:	2b03      	cmp	r3, #3
 8001a96:	d009      	beq.n	8001aac <Controller_Tracking_Unpack+0xd4>
 8001a98:	78fb      	ldrb	r3, [r7, #3]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d006      	beq.n	8001aac <Controller_Tracking_Unpack+0xd4>
            osMessagePut(trackingEventMsgBox, EVENT_TARGET_LOST, 0);
 8001a9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001acc <Controller_Tracking_Unpack+0xf4>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	2108      	movs	r1, #8
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f004 ffae 	bl	8006a08 <osMessagePut>
        }
    }

    // 4. 데이터 갱신 (디버깅 표시용)
    trackingData.isDetected = isDetectedNow;
 8001aac:	4a06      	ldr	r2, [pc, #24]	@ (8001ac8 <Controller_Tracking_Unpack+0xf0>)
 8001aae:	7bbb      	ldrb	r3, [r7, #14]
 8001ab0:	7413      	strb	r3, [r2, #16]
    trackingData.isAimed = isAimedNow;
 8001ab2:	4a05      	ldr	r2, [pc, #20]	@ (8001ac8 <Controller_Tracking_Unpack+0xf0>)
 8001ab4:	7bfb      	ldrb	r3, [r7, #15]
 8001ab6:	7453      	strb	r3, [r2, #17]
 8001ab8:	e000      	b.n	8001abc <Controller_Tracking_Unpack+0xe4>
        return;
 8001aba:	bf00      	nop
//    trackingData.rx_count++;
}
 8001abc:	3710      	adds	r7, #16
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	20000624 	.word	0x20000624
 8001ac8:	20000610 	.word	0x20000610
 8001acc:	200006b0 	.word	0x200006b0

08001ad0 <Controller_Tracking_Debug>:


void Controller_Tracking_Debug(trackingState_t state, trackingEvent_t event) {
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b092      	sub	sp, #72	@ 0x48
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	460a      	mov	r2, r1
 8001ada:	71fb      	strb	r3, [r7, #7]
 8001adc:	4613      	mov	r3, r2
 8001ade:	71bb      	strb	r3, [r7, #6]
	if (event == EVENT_DEBUG && state != TRACKING_IDLE) {
 8001ae0:	79bb      	ldrb	r3, [r7, #6]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d104      	bne.n	8001af0 <Controller_Tracking_Debug+0x20>
 8001ae6:	79fb      	ldrb	r3, [r7, #7]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <Controller_Tracking_Debug+0x20>
		Controller_Tracking_ComputeServoAngle();
 8001aec:	f7ff fefe 	bl	80018ec <Controller_Tracking_ComputeServoAngle>
//		HAL_UART_Transmit(&huart2, (uint8_t*) "compute\n", 8, 10);
	}
	if (event == EVENT_DEBUG_PAN_PLUS) {
 8001af0:	79bb      	ldrb	r3, [r7, #6]
 8001af2:	2b09      	cmp	r3, #9
 8001af4:	d11f      	bne.n	8001b36 <Controller_Tracking_Debug+0x66>
		if (trackingData.x_pos <= MAX_X - DEBUG_GAIN_X_POS) {
 8001af6:	4b22      	ldr	r3, [pc, #136]	@ (8001b80 <Controller_Tracking_Debug+0xb0>)
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	f240 2276 	movw	r2, #630	@ 0x276
 8001afe:	4293      	cmp	r3, r2
 8001b00:	dc04      	bgt.n	8001b0c <Controller_Tracking_Debug+0x3c>
			trackingData.x_pos += DEBUG_GAIN_X_POS;
 8001b02:	4b1f      	ldr	r3, [pc, #124]	@ (8001b80 <Controller_Tracking_Debug+0xb0>)
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	330a      	adds	r3, #10
 8001b08:	4a1d      	ldr	r2, [pc, #116]	@ (8001b80 <Controller_Tracking_Debug+0xb0>)
 8001b0a:	6093      	str	r3, [r2, #8]
		}
		char debugStr[30];
		sprintf(debugStr, "Current X_POS: %d\r\n", trackingData.x_pos);
 8001b0c:	4b1c      	ldr	r3, [pc, #112]	@ (8001b80 <Controller_Tracking_Debug+0xb0>)
 8001b0e:	689a      	ldr	r2, [r3, #8]
 8001b10:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b14:	491b      	ldr	r1, [pc, #108]	@ (8001b84 <Controller_Tracking_Debug+0xb4>)
 8001b16:	4618      	mov	r0, r3
 8001b18:	f007 faa6 	bl	8009068 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) debugStr, strlen(debugStr), 10);
 8001b1c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7fe fb5d 	bl	80001e0 <strlen>
 8001b26:	4603      	mov	r3, r0
 8001b28:	b29a      	uxth	r2, r3
 8001b2a:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001b2e:	230a      	movs	r3, #10
 8001b30:	4815      	ldr	r0, [pc, #84]	@ (8001b88 <Controller_Tracking_Debug+0xb8>)
 8001b32:	f004 f9f3 	bl	8005f1c <HAL_UART_Transmit>
	}
	if (event == EVENT_DEBUG_PAN_MINUS) {
 8001b36:	79bb      	ldrb	r3, [r7, #6]
 8001b38:	2b0a      	cmp	r3, #10
 8001b3a:	d11d      	bne.n	8001b78 <Controller_Tracking_Debug+0xa8>
		if (trackingData.x_pos >= MIN_X + DEBUG_GAIN_X_POS) {
 8001b3c:	4b10      	ldr	r3, [pc, #64]	@ (8001b80 <Controller_Tracking_Debug+0xb0>)
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	2b09      	cmp	r3, #9
 8001b42:	dd04      	ble.n	8001b4e <Controller_Tracking_Debug+0x7e>
			trackingData.x_pos -= DEBUG_GAIN_X_POS;
 8001b44:	4b0e      	ldr	r3, [pc, #56]	@ (8001b80 <Controller_Tracking_Debug+0xb0>)
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	3b0a      	subs	r3, #10
 8001b4a:	4a0d      	ldr	r2, [pc, #52]	@ (8001b80 <Controller_Tracking_Debug+0xb0>)
 8001b4c:	6093      	str	r3, [r2, #8]
		}
		char debugStr[30];
		sprintf(debugStr, "Current X_POS: %d\r\n", trackingData.x_pos);
 8001b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b80 <Controller_Tracking_Debug+0xb0>)
 8001b50:	689a      	ldr	r2, [r3, #8]
 8001b52:	f107 0308 	add.w	r3, r7, #8
 8001b56:	490b      	ldr	r1, [pc, #44]	@ (8001b84 <Controller_Tracking_Debug+0xb4>)
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f007 fa85 	bl	8009068 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) debugStr, strlen(debugStr), 10);
 8001b5e:	f107 0308 	add.w	r3, r7, #8
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7fe fb3c 	bl	80001e0 <strlen>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	b29a      	uxth	r2, r3
 8001b6c:	f107 0108 	add.w	r1, r7, #8
 8001b70:	230a      	movs	r3, #10
 8001b72:	4805      	ldr	r0, [pc, #20]	@ (8001b88 <Controller_Tracking_Debug+0xb8>)
 8001b74:	f004 f9d2 	bl	8005f1c <HAL_UART_Transmit>
	}
}
 8001b78:	bf00      	nop
 8001b7a:	3748      	adds	r7, #72	@ 0x48
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	20000610 	.word	0x20000610
 8001b84:	0800a0ac 	.word	0x0800a0ac
 8001b88:	200005c8 	.word	0x200005c8

08001b8c <Listener_Init>:
 *      Author: kccistc
 */

#include "Listener.h"

void Listener_Init() {
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
	Listener_Tracking_Init();
 8001b90:	f000 f808 	bl	8001ba4 <Listener_Tracking_Init>
}
 8001b94:	bf00      	nop
 8001b96:	bd80      	pop	{r7, pc}

08001b98 <Listener_Excute>:

void Listener_Excute() {
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
	Listener_Tracking_Excute();
 8001b9c:	f000 f85c 	bl	8001c58 <Listener_Tracking_Excute>
}
 8001ba0:	bf00      	nop
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <Listener_Tracking_Init>:
hBtn hbtnTargetAimed;
hBtn hbtnDebug;
hBtn hbtnDebugPanPlus;
hBtn hbtnDebugPanMinus;

void Listener_Tracking_Init() {
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
	Button_Init(&hbtnStart, BTN_START_GPIO, BTN_START_PIN);
 8001ba8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bac:	491c      	ldr	r1, [pc, #112]	@ (8001c20 <Listener_Tracking_Init+0x7c>)
 8001bae:	481d      	ldr	r0, [pc, #116]	@ (8001c24 <Listener_Tracking_Init+0x80>)
 8001bb0:	f000 fb56 	bl	8002260 <Button_Init>
	Button_Init(&hbtnStop, BTN_STOP_GPIO, BTN_STOP_PIN);
 8001bb4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001bb8:	4919      	ldr	r1, [pc, #100]	@ (8001c20 <Listener_Tracking_Init+0x7c>)
 8001bba:	481b      	ldr	r0, [pc, #108]	@ (8001c28 <Listener_Tracking_Init+0x84>)
 8001bbc:	f000 fb50 	bl	8002260 <Button_Init>
	Button_Init(&hbtnClear, BTN_CLEAR_GPIO, BTN_CLEAR_PIN);
 8001bc0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001bc4:	4916      	ldr	r1, [pc, #88]	@ (8001c20 <Listener_Tracking_Init+0x7c>)
 8001bc6:	4819      	ldr	r0, [pc, #100]	@ (8001c2c <Listener_Tracking_Init+0x88>)
 8001bc8:	f000 fb4a 	bl	8002260 <Button_Init>
	Button_Init(&hbtnTargetOn, BTN_TARGET_ON_GPIO, BTN_TARGET_ON_PIN);
 8001bcc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bd0:	4917      	ldr	r1, [pc, #92]	@ (8001c30 <Listener_Tracking_Init+0x8c>)
 8001bd2:	4818      	ldr	r0, [pc, #96]	@ (8001c34 <Listener_Tracking_Init+0x90>)
 8001bd4:	f000 fb44 	bl	8002260 <Button_Init>
	Button_Init(&hbtnTargetLost, BTN_TARGET_LOST_GPIO, BTN_TARGET_LOST_PIN);
 8001bd8:	2240      	movs	r2, #64	@ 0x40
 8001bda:	4915      	ldr	r1, [pc, #84]	@ (8001c30 <Listener_Tracking_Init+0x8c>)
 8001bdc:	4816      	ldr	r0, [pc, #88]	@ (8001c38 <Listener_Tracking_Init+0x94>)
 8001bde:	f000 fb3f 	bl	8002260 <Button_Init>
	Button_Init(&hbtnTargetAimed, BTN_TARGET_AIMED_GPIO, BTN_TARGET_AIMED_PIN);
 8001be2:	2220      	movs	r2, #32
 8001be4:	4912      	ldr	r1, [pc, #72]	@ (8001c30 <Listener_Tracking_Init+0x8c>)
 8001be6:	4815      	ldr	r0, [pc, #84]	@ (8001c3c <Listener_Tracking_Init+0x98>)
 8001be8:	f000 fb3a 	bl	8002260 <Button_Init>
	Button_Init(&hbtnDebug, BTN_DEBUG_GPIO, BTN_DEBUG_PIN);
 8001bec:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001bf0:	4913      	ldr	r1, [pc, #76]	@ (8001c40 <Listener_Tracking_Init+0x9c>)
 8001bf2:	4814      	ldr	r0, [pc, #80]	@ (8001c44 <Listener_Tracking_Init+0xa0>)
 8001bf4:	f000 fb34 	bl	8002260 <Button_Init>
	Button_Init(&hbtnDebugPanPlus, BTN_DEBUG_PAN_PLUS_GPIO,
 8001bf8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001bfc:	4910      	ldr	r1, [pc, #64]	@ (8001c40 <Listener_Tracking_Init+0x9c>)
 8001bfe:	4812      	ldr	r0, [pc, #72]	@ (8001c48 <Listener_Tracking_Init+0xa4>)
 8001c00:	f000 fb2e 	bl	8002260 <Button_Init>
			BTN_DEBUG_PAN_PLUS_PIN);
	Button_Init(&hbtnDebugPanMinus, BTN_DEBUG_PAN_MINUS_GPIO,
 8001c04:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001c08:	4905      	ldr	r1, [pc, #20]	@ (8001c20 <Listener_Tracking_Init+0x7c>)
 8001c0a:	4810      	ldr	r0, [pc, #64]	@ (8001c4c <Listener_Tracking_Init+0xa8>)
 8001c0c:	f000 fb28 	bl	8002260 <Button_Init>
			BTN_DEBUG_PAN_MINUS_PIN);
	SPI_Init(&hspi1);
 8001c10:	480f      	ldr	r0, [pc, #60]	@ (8001c50 <Listener_Tracking_Init+0xac>)
 8001c12:	f000 f9ef 	bl	8001ff4 <SPI_Init>
	SPI_RegisterCallback(Listener_OnComplete);
 8001c16:	480f      	ldr	r0, [pc, #60]	@ (8001c54 <Listener_Tracking_Init+0xb0>)
 8001c18:	f000 fa00 	bl	800201c <SPI_RegisterCallback>
}
 8001c1c:	bf00      	nop
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40020400 	.word	0x40020400
 8001c24:	20000640 	.word	0x20000640
 8001c28:	2000064c 	.word	0x2000064c
 8001c2c:	20000658 	.word	0x20000658
 8001c30:	40020800 	.word	0x40020800
 8001c34:	20000664 	.word	0x20000664
 8001c38:	20000670 	.word	0x20000670
 8001c3c:	2000067c 	.word	0x2000067c
 8001c40:	40020000 	.word	0x40020000
 8001c44:	20000688 	.word	0x20000688
 8001c48:	20000694 	.word	0x20000694
 8001c4c:	200006a0 	.word	0x200006a0
 8001c50:	2000038c 	.word	0x2000038c
 8001c54:	08001dad 	.word	0x08001dad

08001c58 <Listener_Tracking_Excute>:

void Listener_Tracking_Excute() {
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
	Listener_Tracking_CheckButton();
 8001c5c:	f000 f802 	bl	8001c64 <Listener_Tracking_CheckButton>
}
 8001c60:	bf00      	nop
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <Listener_Tracking_CheckButton>:

void Listener_Tracking_CheckButton() {
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
	if (Button_GetState(&hbtnStart) == ACT_PUSHED) {
 8001c68:	483f      	ldr	r0, [pc, #252]	@ (8001d68 <Listener_Tracking_CheckButton+0x104>)
 8001c6a:	f000 fb0e 	bl	800228a <Button_GetState>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d107      	bne.n	8001c84 <Listener_Tracking_CheckButton+0x20>
//		char *msg = "[DEBUG] Button: START Pushed!\r\n";
//		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
		osMessagePut(trackingEventMsgBox, EVENT_START, 0);
 8001c74:	4b3d      	ldr	r3, [pc, #244]	@ (8001d6c <Listener_Tracking_CheckButton+0x108>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	2101      	movs	r1, #1
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f004 fec3 	bl	8006a08 <osMessagePut>
		osMessagePut(trackingEventMsgBox, EVENT_DEBUG_PAN_PLUS, 0);
	} else if (Button_GetState(&hbtnDebugPanMinus) == ACT_PUSHED) {
		osMessagePut(trackingEventMsgBox, EVENT_DEBUG_PAN_MINUS, 0);
	}

}
 8001c82:	e06e      	b.n	8001d62 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnStop) == ACT_PUSHED) {
 8001c84:	483a      	ldr	r0, [pc, #232]	@ (8001d70 <Listener_Tracking_CheckButton+0x10c>)
 8001c86:	f000 fb00 	bl	800228a <Button_GetState>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d107      	bne.n	8001ca0 <Listener_Tracking_CheckButton+0x3c>
		osMessagePut(trackingEventMsgBox, EVENT_STOP, 0);
 8001c90:	4b36      	ldr	r3, [pc, #216]	@ (8001d6c <Listener_Tracking_CheckButton+0x108>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	2200      	movs	r2, #0
 8001c96:	2102      	movs	r1, #2
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f004 feb5 	bl	8006a08 <osMessagePut>
}
 8001c9e:	e060      	b.n	8001d62 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnClear) == ACT_PUSHED) {
 8001ca0:	4834      	ldr	r0, [pc, #208]	@ (8001d74 <Listener_Tracking_CheckButton+0x110>)
 8001ca2:	f000 faf2 	bl	800228a <Button_GetState>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d107      	bne.n	8001cbc <Listener_Tracking_CheckButton+0x58>
		osMessagePut(trackingEventMsgBox, EVENT_CLEAR, 0);
 8001cac:	4b2f      	ldr	r3, [pc, #188]	@ (8001d6c <Listener_Tracking_CheckButton+0x108>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	2103      	movs	r1, #3
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f004 fea7 	bl	8006a08 <osMessagePut>
}
 8001cba:	e052      	b.n	8001d62 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnTargetOn) == ACT_PUSHED) {
 8001cbc:	482e      	ldr	r0, [pc, #184]	@ (8001d78 <Listener_Tracking_CheckButton+0x114>)
 8001cbe:	f000 fae4 	bl	800228a <Button_GetState>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d107      	bne.n	8001cd8 <Listener_Tracking_CheckButton+0x74>
		osMessagePut(trackingEventMsgBox, EVENT_TARGET_ON, 0);
 8001cc8:	4b28      	ldr	r3, [pc, #160]	@ (8001d6c <Listener_Tracking_CheckButton+0x108>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	2106      	movs	r1, #6
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f004 fe99 	bl	8006a08 <osMessagePut>
}
 8001cd6:	e044      	b.n	8001d62 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnTargetLost) == ACT_PUSHED) {
 8001cd8:	4828      	ldr	r0, [pc, #160]	@ (8001d7c <Listener_Tracking_CheckButton+0x118>)
 8001cda:	f000 fad6 	bl	800228a <Button_GetState>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d107      	bne.n	8001cf4 <Listener_Tracking_CheckButton+0x90>
		osMessagePut(trackingEventMsgBox, EVENT_TARGET_LOST, 0);
 8001ce4:	4b21      	ldr	r3, [pc, #132]	@ (8001d6c <Listener_Tracking_CheckButton+0x108>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	2108      	movs	r1, #8
 8001cec:	4618      	mov	r0, r3
 8001cee:	f004 fe8b 	bl	8006a08 <osMessagePut>
}
 8001cf2:	e036      	b.n	8001d62 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnTargetAimed) == ACT_PUSHED) {
 8001cf4:	4822      	ldr	r0, [pc, #136]	@ (8001d80 <Listener_Tracking_CheckButton+0x11c>)
 8001cf6:	f000 fac8 	bl	800228a <Button_GetState>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d107      	bne.n	8001d10 <Listener_Tracking_CheckButton+0xac>
		osMessagePut(trackingEventMsgBox, EVENT_TARGET_AIMED, 0);
 8001d00:	4b1a      	ldr	r3, [pc, #104]	@ (8001d6c <Listener_Tracking_CheckButton+0x108>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	2200      	movs	r2, #0
 8001d06:	2107      	movs	r1, #7
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f004 fe7d 	bl	8006a08 <osMessagePut>
}
 8001d0e:	e028      	b.n	8001d62 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnDebug) == ACT_PUSHED) {
 8001d10:	481c      	ldr	r0, [pc, #112]	@ (8001d84 <Listener_Tracking_CheckButton+0x120>)
 8001d12:	f000 faba 	bl	800228a <Button_GetState>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d107      	bne.n	8001d2c <Listener_Tracking_CheckButton+0xc8>
		osMessagePut(trackingEventMsgBox, EVENT_DEBUG, 0);
 8001d1c:	4b13      	ldr	r3, [pc, #76]	@ (8001d6c <Listener_Tracking_CheckButton+0x108>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2200      	movs	r2, #0
 8001d22:	2100      	movs	r1, #0
 8001d24:	4618      	mov	r0, r3
 8001d26:	f004 fe6f 	bl	8006a08 <osMessagePut>
}
 8001d2a:	e01a      	b.n	8001d62 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnDebugPanPlus) == ACT_PUSHED) {
 8001d2c:	4816      	ldr	r0, [pc, #88]	@ (8001d88 <Listener_Tracking_CheckButton+0x124>)
 8001d2e:	f000 faac 	bl	800228a <Button_GetState>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d107      	bne.n	8001d48 <Listener_Tracking_CheckButton+0xe4>
		osMessagePut(trackingEventMsgBox, EVENT_DEBUG_PAN_PLUS, 0);
 8001d38:	4b0c      	ldr	r3, [pc, #48]	@ (8001d6c <Listener_Tracking_CheckButton+0x108>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	2109      	movs	r1, #9
 8001d40:	4618      	mov	r0, r3
 8001d42:	f004 fe61 	bl	8006a08 <osMessagePut>
}
 8001d46:	e00c      	b.n	8001d62 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnDebugPanMinus) == ACT_PUSHED) {
 8001d48:	4810      	ldr	r0, [pc, #64]	@ (8001d8c <Listener_Tracking_CheckButton+0x128>)
 8001d4a:	f000 fa9e 	bl	800228a <Button_GetState>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d106      	bne.n	8001d62 <Listener_Tracking_CheckButton+0xfe>
		osMessagePut(trackingEventMsgBox, EVENT_DEBUG_PAN_MINUS, 0);
 8001d54:	4b05      	ldr	r3, [pc, #20]	@ (8001d6c <Listener_Tracking_CheckButton+0x108>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	210a      	movs	r1, #10
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f004 fe53 	bl	8006a08 <osMessagePut>
}
 8001d62:	bf00      	nop
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	20000640 	.word	0x20000640
 8001d6c:	200006b0 	.word	0x200006b0
 8001d70:	2000064c 	.word	0x2000064c
 8001d74:	20000658 	.word	0x20000658
 8001d78:	20000664 	.word	0x20000664
 8001d7c:	20000670 	.word	0x20000670
 8001d80:	2000067c 	.word	0x2000067c
 8001d84:	20000688 	.word	0x20000688
 8001d88:	20000694 	.word	0x20000694
 8001d8c:	200006a0 	.word	0x200006a0

08001d90 <Listener_Tracking_TIM_ISR>:

void Listener_Tracking_TIM_ISR() {
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
	osMessagePut(trackingEventMsgBox, EVENT_SERVO_TICK, 0);
 8001d94:	4b04      	ldr	r3, [pc, #16]	@ (8001da8 <Listener_Tracking_TIM_ISR+0x18>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	2104      	movs	r1, #4
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f004 fe33 	bl	8006a08 <osMessagePut>
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	200006b0 	.word	0x200006b0

08001dac <Listener_OnComplete>:

void Listener_OnComplete() {
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
	osMessagePut(trackingEventMsgBox, EVENT_FPGA_DATA_RECEIVED, 0);
 8001db0:	4b04      	ldr	r3, [pc, #16]	@ (8001dc4 <Listener_OnComplete+0x18>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2200      	movs	r2, #0
 8001db6:	2105      	movs	r1, #5
 8001db8:	4618      	mov	r0, r3
 8001dba:	f004 fe25 	bl	8006a08 <osMessagePut>
}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	200006b0 	.word	0x200006b0

08001dc8 <Model_TrackingInit>:
osPoolDef(poolTrackingEvent, 16, trackingEvent_t);
osPoolId poolTrackingEvent;
osPoolDef(poolTrackingData, 32, tracking_t);
osPoolId poolTrackingData;

void Model_TrackingInit() {
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
	poolTrackingEvent = osPoolCreate(osPool(poolTrackingEvent));
 8001dcc:	480d      	ldr	r0, [pc, #52]	@ (8001e04 <Model_TrackingInit+0x3c>)
 8001dce:	f004 fcf2 	bl	80067b6 <osPoolCreate>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	4a0c      	ldr	r2, [pc, #48]	@ (8001e08 <Model_TrackingInit+0x40>)
 8001dd6:	6013      	str	r3, [r2, #0]
	poolTrackingData = osPoolCreate(osPool(poolTrackingData));
 8001dd8:	480c      	ldr	r0, [pc, #48]	@ (8001e0c <Model_TrackingInit+0x44>)
 8001dda:	f004 fcec 	bl	80067b6 <osPoolCreate>
 8001dde:	4603      	mov	r3, r0
 8001de0:	4a0b      	ldr	r2, [pc, #44]	@ (8001e10 <Model_TrackingInit+0x48>)
 8001de2:	6013      	str	r3, [r2, #0]
	trackingEventMsgBox = osMessageCreate(osMessageQ(trackingEventQue), NULL);
 8001de4:	2100      	movs	r1, #0
 8001de6:	480b      	ldr	r0, [pc, #44]	@ (8001e14 <Model_TrackingInit+0x4c>)
 8001de8:	f004 fde5 	bl	80069b6 <osMessageCreate>
 8001dec:	4603      	mov	r3, r0
 8001dee:	4a0a      	ldr	r2, [pc, #40]	@ (8001e18 <Model_TrackingInit+0x50>)
 8001df0:	6013      	str	r3, [r2, #0]
	trackingDataMsgBox = osMessageCreate(osMessageQ(trackingDataQue), NULL);
 8001df2:	2100      	movs	r1, #0
 8001df4:	4809      	ldr	r0, [pc, #36]	@ (8001e1c <Model_TrackingInit+0x54>)
 8001df6:	f004 fdde 	bl	80069b6 <osMessageCreate>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	4a08      	ldr	r2, [pc, #32]	@ (8001e20 <Model_TrackingInit+0x58>)
 8001dfe:	6013      	str	r3, [r2, #0]
}
 8001e00:	bf00      	nop
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	0800a100 	.word	0x0800a100
 8001e08:	200006b8 	.word	0x200006b8
 8001e0c:	0800a10c 	.word	0x0800a10c
 8001e10:	200006bc 	.word	0x200006bc
 8001e14:	0800a0e0 	.word	0x0800a0e0
 8001e18:	200006b0 	.word	0x200006b0
 8001e1c:	0800a0f0 	.word	0x0800a0f0
 8001e20:	200006b4 	.word	0x200006b4

08001e24 <Model_SetTrackingState>:

void Model_SetTrackingState(trackingState_t state) {
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	71fb      	strb	r3, [r7, #7]
	trackingState = state;
 8001e2e:	4a04      	ldr	r2, [pc, #16]	@ (8001e40 <Model_SetTrackingState+0x1c>)
 8001e30:	79fb      	ldrb	r3, [r7, #7]
 8001e32:	7013      	strb	r3, [r2, #0]
}
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr
 8001e40:	200006ac 	.word	0x200006ac

08001e44 <Model_GetTrackingState>:

trackingState_t Model_GetTrackingState() {
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
	return trackingState;
 8001e48:	4b03      	ldr	r3, [pc, #12]	@ (8001e58 <Model_GetTrackingState+0x14>)
 8001e4a:	781b      	ldrb	r3, [r3, #0]
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	200006ac 	.word	0x200006ac

08001e5c <Presenter_Init>:
 *      Author: kccistc
 */

#include "Presenter.h"

void Presenter_Init() {
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
	Presenter_Tracking_Init();
 8001e60:	f000 f808 	bl	8001e74 <Presenter_Tracking_Init>
}
 8001e64:	bf00      	nop
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <Presenter_Excute>:

void Presenter_Excute() {
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
	Presenter_Tracking_Excute();
 8001e6c:	f000 f82e 	bl	8001ecc <Presenter_Tracking_Excute>
}
 8001e70:	bf00      	nop
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <Presenter_Tracking_Init>:
#include "Presenter_Tracking.h"

Servo_t hServoPan;
Servo_t hServoTilt;

void Presenter_Tracking_Init() {
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
	LCD_Init(&hi2c1);
 8001e78:	480f      	ldr	r0, [pc, #60]	@ (8001eb8 <Presenter_Tracking_Init+0x44>)
 8001e7a:	f000 fadd 	bl	8002438 <LCD_Init>
	Servo_Init(&hServoPan, &htim3, TIM_CHANNEL_1);
 8001e7e:	2200      	movs	r2, #0
 8001e80:	490e      	ldr	r1, [pc, #56]	@ (8001ebc <Presenter_Tracking_Init+0x48>)
 8001e82:	480f      	ldr	r0, [pc, #60]	@ (8001ec0 <Presenter_Tracking_Init+0x4c>)
 8001e84:	f000 f92c 	bl	80020e0 <Servo_Init>
	Servo_SetAngle(&hServoPan, CENTER_PAN);
 8001e88:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 8001ec4 <Presenter_Tracking_Init+0x50>
 8001e8c:	480c      	ldr	r0, [pc, #48]	@ (8001ec0 <Presenter_Tracking_Init+0x4c>)
 8001e8e:	f000 f94f 	bl	8002130 <Servo_SetAngle>
	Servo_Disable(&hServoPan);
 8001e92:	480b      	ldr	r0, [pc, #44]	@ (8001ec0 <Presenter_Tracking_Init+0x4c>)
 8001e94:	f000 f9d4 	bl	8002240 <Servo_Disable>

	Servo_Init(&hServoTilt, &htim3, TIM_CHANNEL_2);
 8001e98:	2204      	movs	r2, #4
 8001e9a:	4908      	ldr	r1, [pc, #32]	@ (8001ebc <Presenter_Tracking_Init+0x48>)
 8001e9c:	480a      	ldr	r0, [pc, #40]	@ (8001ec8 <Presenter_Tracking_Init+0x54>)
 8001e9e:	f000 f91f 	bl	80020e0 <Servo_Init>
	Servo_SetAngle(&hServoTilt, CENTER_TILT);
 8001ea2:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8001ec4 <Presenter_Tracking_Init+0x50>
 8001ea6:	4808      	ldr	r0, [pc, #32]	@ (8001ec8 <Presenter_Tracking_Init+0x54>)
 8001ea8:	f000 f942 	bl	8002130 <Servo_SetAngle>
	Servo_Disable(&hServoTilt);
 8001eac:	4806      	ldr	r0, [pc, #24]	@ (8001ec8 <Presenter_Tracking_Init+0x54>)
 8001eae:	f000 f9c7 	bl	8002240 <Servo_Disable>
}
 8001eb2:	bf00      	nop
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	20000338 	.word	0x20000338
 8001ebc:	20000580 	.word	0x20000580
 8001ec0:	200006c0 	.word	0x200006c0
 8001ec4:	42b40000 	.word	0x42b40000
 8001ec8:	200006e0 	.word	0x200006e0

08001ecc <Presenter_Tracking_Excute>:

void Presenter_Tracking_Excute() {
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
	static int freeCount = 0;
	osEvent evt = osMessageGet(trackingDataMsgBox, osWaitForever);
 8001ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8001f08 <Presenter_Tracking_Excute+0x3c>)
 8001ed4:	6819      	ldr	r1, [r3, #0]
 8001ed6:	463b      	mov	r3, r7
 8001ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8001edc:	4618      	mov	r0, r3
 8001ede:	f004 fdd3 	bl	8006a88 <osMessageGet>
	tracking_t *pTrackingData;
	if (evt.status != osEventMessage)
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	2b10      	cmp	r3, #16
 8001ee6:	d10b      	bne.n	8001f00 <Presenter_Tracking_Excute+0x34>
		return;

	pTrackingData = (tracking_t*) evt.value.p;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	60fb      	str	r3, [r7, #12]
	Presenter_Tracking_UpdateState(pTrackingData);
 8001eec:	68f8      	ldr	r0, [r7, #12]
 8001eee:	f000 f80f 	bl	8001f10 <Presenter_Tracking_UpdateState>
//	Presenter_Tracking_DispLCD(pTrackingData);

	if (osPoolFree(poolTrackingData, pTrackingData) == osOK) {
 8001ef2:	4b06      	ldr	r3, [pc, #24]	@ (8001f0c <Presenter_Tracking_Excute+0x40>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	68f9      	ldr	r1, [r7, #12]
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f004 fd1b 	bl	8006934 <osPoolFree>
 8001efe:	e000      	b.n	8001f02 <Presenter_Tracking_Excute+0x36>
		return;
 8001f00:	bf00      	nop
//			char buf[20];
//			sprintf(buf, "Free OK: %d\r\n", freeCount);
//			HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), 10);
//		}
	}
}
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	200006b4 	.word	0x200006b4
 8001f0c:	200006bc 	.word	0x200006bc

08001f10 <Presenter_Tracking_UpdateState>:

void Presenter_Tracking_UpdateState(tracking_t *pTrackingData) {
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
	trackingState_t state = Model_GetTrackingState();
 8001f18:	f7ff ff94 	bl	8001e44 <Model_GetTrackingState>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	73fb      	strb	r3, [r7, #15]

	Presenter_Tracking_ManageServoPower(state);
 8001f20:	7bfb      	ldrb	r3, [r7, #15]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f000 f822 	bl	8001f6c <Presenter_Tracking_ManageServoPower>
	if (state != TRACKING_IDLE) {
 8001f28:	7bfb      	ldrb	r3, [r7, #15]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d014      	beq.n	8001f58 <Presenter_Tracking_UpdateState+0x48>
		Servo_SetAngle(&hServoPan, pTrackingData->angle_pan);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	edd3 7a00 	vldr	s15, [r3]
 8001f34:	eeb0 0a67 	vmov.f32	s0, s15
 8001f38:	4809      	ldr	r0, [pc, #36]	@ (8001f60 <Presenter_Tracking_UpdateState+0x50>)
 8001f3a:	f000 f8f9 	bl	8002130 <Servo_SetAngle>
		Servo_SetAngle(&hServoTilt, pTrackingData->angle_tilt);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f44:	eeb0 0a67 	vmov.f32	s0, s15
 8001f48:	4806      	ldr	r0, [pc, #24]	@ (8001f64 <Presenter_Tracking_UpdateState+0x54>)
 8001f4a:	f000 f8f1 	bl	8002130 <Servo_SetAngle>
		SPI_SetTxData(0xAAAA5555);
 8001f4e:	4806      	ldr	r0, [pc, #24]	@ (8001f68 <Presenter_Tracking_UpdateState+0x58>)
 8001f50:	f000 f874 	bl	800203c <SPI_SetTxData>
		SPI_StartTransfer_DMA();
 8001f54:	f000 f882 	bl	800205c <SPI_StartTransfer_DMA>
	}
}
 8001f58:	bf00      	nop
 8001f5a:	3710      	adds	r7, #16
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	200006c0 	.word	0x200006c0
 8001f64:	200006e0 	.word	0x200006e0
 8001f68:	aaaa5555 	.word	0xaaaa5555

08001f6c <Presenter_Tracking_ManageServoPower>:

void Presenter_Tracking_ManageServoPower(trackingState_t currState) {
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4603      	mov	r3, r0
 8001f74:	71fb      	strb	r3, [r7, #7]
	static trackingState_t prevState = TRACKING_IDLE;
	if (currState == prevState)
 8001f76:	4b10      	ldr	r3, [pc, #64]	@ (8001fb8 <Presenter_Tracking_ManageServoPower+0x4c>)
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	79fa      	ldrb	r2, [r7, #7]
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d017      	beq.n	8001fb0 <Presenter_Tracking_ManageServoPower+0x44>
		return;

	if (currState == TRACKING_IDLE) {
 8001f80:	79fb      	ldrb	r3, [r7, #7]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d106      	bne.n	8001f94 <Presenter_Tracking_ManageServoPower+0x28>
		Servo_Disable(&hServoPan);
 8001f86:	480d      	ldr	r0, [pc, #52]	@ (8001fbc <Presenter_Tracking_ManageServoPower+0x50>)
 8001f88:	f000 f95a 	bl	8002240 <Servo_Disable>
		Servo_Disable(&hServoTilt);
 8001f8c:	480c      	ldr	r0, [pc, #48]	@ (8001fc0 <Presenter_Tracking_ManageServoPower+0x54>)
 8001f8e:	f000 f957 	bl	8002240 <Servo_Disable>
 8001f92:	e009      	b.n	8001fa8 <Presenter_Tracking_ManageServoPower+0x3c>
	} else if (prevState == TRACKING_IDLE) {
 8001f94:	4b08      	ldr	r3, [pc, #32]	@ (8001fb8 <Presenter_Tracking_ManageServoPower+0x4c>)
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d105      	bne.n	8001fa8 <Presenter_Tracking_ManageServoPower+0x3c>
		Servo_Enable(&hServoPan);
 8001f9c:	4807      	ldr	r0, [pc, #28]	@ (8001fbc <Presenter_Tracking_ManageServoPower+0x50>)
 8001f9e:	f000 f93f 	bl	8002220 <Servo_Enable>
		Servo_Enable(&hServoTilt);
 8001fa2:	4807      	ldr	r0, [pc, #28]	@ (8001fc0 <Presenter_Tracking_ManageServoPower+0x54>)
 8001fa4:	f000 f93c 	bl	8002220 <Servo_Enable>
	}
	prevState = currState;
 8001fa8:	4a03      	ldr	r2, [pc, #12]	@ (8001fb8 <Presenter_Tracking_ManageServoPower+0x4c>)
 8001faa:	79fb      	ldrb	r3, [r7, #7]
 8001fac:	7013      	strb	r3, [r2, #0]
 8001fae:	e000      	b.n	8001fb2 <Presenter_Tracking_ManageServoPower+0x46>
		return;
 8001fb0:	bf00      	nop
}
 8001fb2:	3708      	adds	r7, #8
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	20000700 	.word	0x20000700
 8001fbc:	200006c0 	.word	0x200006c0
 8001fc0:	200006e0 	.word	0x200006e0

08001fc4 <SPI_CS_Low>:
void SPI_RegisterCallback(SPICallback cb);
void SPI_StartTransfer_DMA(void);
uint8_t* SPI_GetRxBuffer(void);
void SPI_SetTxData(uint32_t data);

static inline void SPI_CS_Low() {
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI_CS_PORT, SPI_CS_PIN, GPIO_PIN_RESET);
 8001fc8:	2200      	movs	r2, #0
 8001fca:	2120      	movs	r1, #32
 8001fcc:	4802      	ldr	r0, [pc, #8]	@ (8001fd8 <SPI_CS_Low+0x14>)
 8001fce:	f001 f8e1 	bl	8003194 <HAL_GPIO_WritePin>
}
 8001fd2:	bf00      	nop
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	40020800 	.word	0x40020800

08001fdc <SPI_CS_High>:
static inline void SPI_CS_High() {
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI_CS_PORT, SPI_CS_PIN, GPIO_PIN_SET);
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	2120      	movs	r1, #32
 8001fe4:	4802      	ldr	r0, [pc, #8]	@ (8001ff0 <SPI_CS_High+0x14>)
 8001fe6:	f001 f8d5 	bl	8003194 <HAL_GPIO_WritePin>
}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40020800 	.word	0x40020800

08001ff4 <SPI_Init>:

#include "SPI.h"

static hSpi32_t hSpi32;

void SPI_Init(SPI_HandleTypeDef *phspi) {
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
    memset(&hSpi32, 0, sizeof(hSpi32));
 8001ffc:	2210      	movs	r2, #16
 8001ffe:	2100      	movs	r1, #0
 8002000:	4805      	ldr	r0, [pc, #20]	@ (8002018 <SPI_Init+0x24>)
 8002002:	f007 f92b 	bl	800925c <memset>
    hSpi32.phspi = phspi;
 8002006:	4a04      	ldr	r2, [pc, #16]	@ (8002018 <SPI_Init+0x24>)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6013      	str	r3, [r2, #0]
    SPI_CS_High();
 800200c:	f7ff ffe6 	bl	8001fdc <SPI_CS_High>
}
 8002010:	bf00      	nop
 8002012:	3708      	adds	r7, #8
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	20000704 	.word	0x20000704

0800201c <SPI_RegisterCallback>:

void SPI_RegisterCallback(SPICallback cb) {
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
    hSpi32.onComplete = cb;
 8002024:	4a04      	ldr	r2, [pc, #16]	@ (8002038 <SPI_RegisterCallback+0x1c>)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	60d3      	str	r3, [r2, #12]
}
 800202a:	bf00      	nop
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	20000704 	.word	0x20000704

0800203c <SPI_SetTxData>:

uint8_t* SPI_GetRxBuffer(void) {
    return hSpi32.rx.bytes;
}

void SPI_SetTxData(uint32_t data) {
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
    hSpi32.tx.all = data;
 8002044:	4a04      	ldr	r2, [pc, #16]	@ (8002058 <SPI_SetTxData+0x1c>)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6093      	str	r3, [r2, #8]
}
 800204a:	bf00      	nop
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	20000704 	.word	0x20000704

0800205c <SPI_StartTransfer_DMA>:

void SPI_StartTransfer_DMA(void) {
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
    if (hSpi32.phspi == NULL) return;
 8002062:	4b0d      	ldr	r3, [pc, #52]	@ (8002098 <SPI_StartTransfer_DMA+0x3c>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d012      	beq.n	8002090 <SPI_StartTransfer_DMA+0x34>
    SPI_CS_Low();
 800206a:	f7ff ffab 	bl	8001fc4 <SPI_CS_Low>
    for(volatile int i=0; i<10; i++); // 아주 짧은 지연 추가 (42ns 튐 방지)
 800206e:	2300      	movs	r3, #0
 8002070:	607b      	str	r3, [r7, #4]
 8002072:	e002      	b.n	800207a <SPI_StartTransfer_DMA+0x1e>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	3301      	adds	r3, #1
 8002078:	607b      	str	r3, [r7, #4]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2b09      	cmp	r3, #9
 800207e:	ddf9      	ble.n	8002074 <SPI_StartTransfer_DMA+0x18>
    HAL_SPI_TransmitReceive_DMA(hSpi32.phspi, hSpi32.tx.bytes, hSpi32.rx.bytes, 4);
 8002080:	4b05      	ldr	r3, [pc, #20]	@ (8002098 <SPI_StartTransfer_DMA+0x3c>)
 8002082:	6818      	ldr	r0, [r3, #0]
 8002084:	2304      	movs	r3, #4
 8002086:	4a05      	ldr	r2, [pc, #20]	@ (800209c <SPI_StartTransfer_DMA+0x40>)
 8002088:	4905      	ldr	r1, [pc, #20]	@ (80020a0 <SPI_StartTransfer_DMA+0x44>)
 800208a:	f002 fa8f 	bl	80045ac <HAL_SPI_TransmitReceive_DMA>
 800208e:	e000      	b.n	8002092 <SPI_StartTransfer_DMA+0x36>
    if (hSpi32.phspi == NULL) return;
 8002090:	bf00      	nop
}
 8002092:	3708      	adds	r7, #8
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	20000704 	.word	0x20000704
 800209c:	20000708 	.word	0x20000708
 80020a0:	2000070c 	.word	0x2000070c

080020a4 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
    if (hSpi32.phspi != NULL && hspi->Instance == hSpi32.phspi->Instance) {
 80020ac:	4b0b      	ldr	r3, [pc, #44]	@ (80020dc <HAL_SPI_TxRxCpltCallback+0x38>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d00f      	beq.n	80020d4 <HAL_SPI_TxRxCpltCallback+0x30>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	4b08      	ldr	r3, [pc, #32]	@ (80020dc <HAL_SPI_TxRxCpltCallback+0x38>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	429a      	cmp	r2, r3
 80020c0:	d108      	bne.n	80020d4 <HAL_SPI_TxRxCpltCallback+0x30>
        SPI_CS_High();
 80020c2:	f7ff ff8b 	bl	8001fdc <SPI_CS_High>
        if (hSpi32.onComplete != NULL) {
 80020c6:	4b05      	ldr	r3, [pc, #20]	@ (80020dc <HAL_SPI_TxRxCpltCallback+0x38>)
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d002      	beq.n	80020d4 <HAL_SPI_TxRxCpltCallback+0x30>
            hSpi32.onComplete();
 80020ce:	4b03      	ldr	r3, [pc, #12]	@ (80020dc <HAL_SPI_TxRxCpltCallback+0x38>)
 80020d0:	68db      	ldr	r3, [r3, #12]
 80020d2:	4798      	blx	r3
        }
    }
}
 80020d4:	bf00      	nop
 80020d6:	3708      	adds	r7, #8
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	20000704 	.word	0x20000704

080020e0 <Servo_Init>:
 *      Author: kccistc
 */

#include "ServoMotor.h"

void Servo_Init(Servo_t *servo, TIM_HandleTypeDef *htim, uint32_t channel) {
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
	servo->htim = htim;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	68ba      	ldr	r2, [r7, #8]
 80020f0:	601a      	str	r2, [r3, #0]
	servo->channel = channel;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	687a      	ldr	r2, [r7, #4]
 80020f6:	605a      	str	r2, [r3, #4]

	servo->min_angle = 0.0f;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f04f 0200 	mov.w	r2, #0
 80020fe:	611a      	str	r2, [r3, #16]
	servo->max_angle = 180.0f;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	4a09      	ldr	r2, [pc, #36]	@ (8002128 <Servo_Init+0x48>)
 8002104:	615a      	str	r2, [r3, #20]
	servo->min_pulse = 600;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	f44f 7216 	mov.w	r2, #600	@ 0x258
 800210c:	609a      	str	r2, [r3, #8]
	servo->max_pulse = 2400;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8002114:	60da      	str	r2, [r3, #12]

	Servo_SetAngle(servo, 90.0f);
 8002116:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 800212c <Servo_Init+0x4c>
 800211a:	68f8      	ldr	r0, [r7, #12]
 800211c:	f000 f808 	bl	8002130 <Servo_SetAngle>
}
 8002120:	bf00      	nop
 8002122:	3710      	adds	r7, #16
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	43340000 	.word	0x43340000
 800212c:	42b40000 	.word	0x42b40000

08002130 <Servo_SetAngle>:

void Servo_SetAngle(Servo_t *servo, float angle) {
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	ed87 0a00 	vstr	s0, [r7]
	if (angle < servo->min_angle)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002142:	ed97 7a00 	vldr	s14, [r7]
 8002146:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800214a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800214e:	d502      	bpl.n	8002156 <Servo_SetAngle+0x26>
		angle = servo->min_angle;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	691b      	ldr	r3, [r3, #16]
 8002154:	603b      	str	r3, [r7, #0]
	if (angle > servo->max_angle)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	edd3 7a05 	vldr	s15, [r3, #20]
 800215c:	ed97 7a00 	vldr	s14, [r7]
 8002160:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002168:	dd02      	ble.n	8002170 <Servo_SetAngle+0x40>
		angle = servo->max_angle;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	695b      	ldr	r3, [r3, #20]
 800216e:	603b      	str	r3, [r7, #0]
	servo->cur_angle = angle;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	683a      	ldr	r2, [r7, #0]
 8002174:	61da      	str	r2, [r3, #28]

	uint32_t pulse = (uint32_t) ((angle - servo->min_angle)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	edd3 7a04 	vldr	s15, [r3, #16]
 800217c:	ed97 7a00 	vldr	s14, [r7]
 8002180:	ee37 7a67 	vsub.f32	s14, s14, s15
			* (servo->max_pulse - servo->min_pulse)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	68da      	ldr	r2, [r3, #12]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	ee07 3a90 	vmov	s15, r3
 8002192:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002196:	ee67 6a27 	vmul.f32	s13, s14, s15
			/ (servo->max_angle - servo->min_angle) + servo->min_pulse);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	ed93 7a05 	vldr	s14, [r3, #20]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	edd3 7a04 	vldr	s15, [r3, #16]
 80021a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	ee07 3a90 	vmov	s15, r3
 80021b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021ba:	ee77 7a27 	vadd.f32	s15, s14, s15
	uint32_t pulse = (uint32_t) ((angle - servo->min_angle)
 80021be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021c2:	ee17 3a90 	vmov	r3, s15
 80021c6:	60fb      	str	r3, [r7, #12]
	servo->cur_pulse = pulse;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	68fa      	ldr	r2, [r7, #12]
 80021cc:	619a      	str	r2, [r3, #24]

	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d105      	bne.n	80021e2 <Servo_SetAngle+0xb2>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	68fa      	ldr	r2, [r7, #12]
 80021de:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80021e0:	e018      	b.n	8002214 <Servo_SetAngle+0xe4>
	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	2b04      	cmp	r3, #4
 80021e8:	d105      	bne.n	80021f6 <Servo_SetAngle+0xc6>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80021f4:	e00e      	b.n	8002214 <Servo_SetAngle+0xe4>
	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	2b08      	cmp	r3, #8
 80021fc:	d105      	bne.n	800220a <Servo_SetAngle+0xda>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002208:	e004      	b.n	8002214 <Servo_SetAngle+0xe4>
	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002214:	bf00      	nop
 8002216:	3714      	adds	r7, #20
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <Servo_Enable>:

void Servo_Enable(Servo_t *servo) {
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(servo->htim, servo->channel);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	4619      	mov	r1, r3
 8002232:	4610      	mov	r0, r2
 8002234:	f002 ff18 	bl	8005068 <HAL_TIM_PWM_Start>
}
 8002238:	bf00      	nop
 800223a:	3708      	adds	r7, #8
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}

08002240 <Servo_Disable>:

void Servo_Disable(Servo_t *servo) {
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop(servo->htim, servo->channel);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	4619      	mov	r1, r3
 8002252:	4610      	mov	r0, r2
 8002254:	f002 ffb8 	bl	80051c8 <HAL_TIM_PWM_Stop>
}
 8002258:	bf00      	nop
 800225a:	3708      	adds	r7, #8
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <Button_Init>:
 *  Created on: Dec 16, 2025
 *      Author: rhoblack
 */
#include "button.h"

void Button_Init(hBtn *btn, GPIO_TypeDef *GPIOx, uint32_t pinNum) {
 8002260:	b480      	push	{r7}
 8002262:	b085      	sub	sp, #20
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
	btn->GPIOx = GPIOx;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	68ba      	ldr	r2, [r7, #8]
 8002270:	601a      	str	r2, [r3, #0]
	btn->pinNum = pinNum;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	605a      	str	r2, [r3, #4]
	btn->prevState = RELEASED;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2201      	movs	r2, #1
 800227c:	609a      	str	r2, [r3, #8]
}
 800227e:	bf00      	nop
 8002280:	3714      	adds	r7, #20
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <Button_GetState>:

button_state_t Button_GetState(hBtn *btn) {
 800228a:	b580      	push	{r7, lr}
 800228c:	b084      	sub	sp, #16
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
	uint32_t curState;
	curState = HAL_GPIO_ReadPin(btn->GPIOx, btn->pinNum);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	b29b      	uxth	r3, r3
 800229c:	4619      	mov	r1, r3
 800229e:	4610      	mov	r0, r2
 80022a0:	f000 ff60 	bl	8003164 <HAL_GPIO_ReadPin>
 80022a4:	4603      	mov	r3, r0
 80022a6:	60fb      	str	r3, [r7, #12]

	if ((btn->prevState == RELEASED) && (curState == PUSHED)) {
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d10a      	bne.n	80022c6 <Button_GetState+0x3c>
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d107      	bne.n	80022c6 <Button_GetState+0x3c>
		HAL_Delay(2); // debounce
 80022b6:	2002      	movs	r0, #2
 80022b8:	f000 f938 	bl	800252c <HAL_Delay>
		btn->prevState = PUSHED;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2200      	movs	r2, #0
 80022c0:	609a      	str	r2, [r3, #8]
		return ACT_PUSHED;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e00f      	b.n	80022e6 <Button_GetState+0x5c>
	} else if ((btn->prevState == PUSHED) && (curState == RELEASED)) {
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d10a      	bne.n	80022e4 <Button_GetState+0x5a>
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d107      	bne.n	80022e4 <Button_GetState+0x5a>
		HAL_Delay(2); // debounce
 80022d4:	2002      	movs	r0, #2
 80022d6:	f000 f929 	bl	800252c <HAL_Delay>
		btn->prevState = RELEASED;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2201      	movs	r2, #1
 80022de:	609a      	str	r2, [r3, #8]
		return ACT_RELEASED;
 80022e0:	2302      	movs	r3, #2
 80022e2:	e000      	b.n	80022e6 <Button_GetState+0x5c>
	}
	return NO_ACT;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3710      	adds	r7, #16
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
	...

080022f0 <LCD_CmdMode>:

uint8_t lcdData = 0;
I2C_HandleTypeDef *hLcdI2C;

void LCD_CmdMode()
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RS);
 80022f4:	4b05      	ldr	r3, [pc, #20]	@ (800230c <LCD_CmdMode+0x1c>)
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	f023 0301 	bic.w	r3, r3, #1
 80022fc:	b2da      	uxtb	r2, r3
 80022fe:	4b03      	ldr	r3, [pc, #12]	@ (800230c <LCD_CmdMode+0x1c>)
 8002300:	701a      	strb	r2, [r3, #0]
}
 8002302:	bf00      	nop
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr
 800230c:	20000714 	.word	0x20000714

08002310 <LCD_WriteMode>:
{
	lcdData |= (1<<LCD_RS);
}

void LCD_WriteMode()
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RW);
 8002314:	4b05      	ldr	r3, [pc, #20]	@ (800232c <LCD_WriteMode+0x1c>)
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	f023 0302 	bic.w	r3, r3, #2
 800231c:	b2da      	uxtb	r2, r3
 800231e:	4b03      	ldr	r3, [pc, #12]	@ (800232c <LCD_WriteMode+0x1c>)
 8002320:	701a      	strb	r2, [r3, #0]
}
 8002322:	bf00      	nop
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr
 800232c:	20000714 	.word	0x20000714

08002330 <LCD_SendData>:

void LCD_SendData(uint8_t data)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af02      	add	r7, sp, #8
 8002336:	4603      	mov	r3, r0
 8002338:	71fb      	strb	r3, [r7, #7]
	// send data to I2C interface
	HAL_I2C_Master_Transmit(hLcdI2C, 0x27<<1, &data, 1, 1000);
 800233a:	4b07      	ldr	r3, [pc, #28]	@ (8002358 <LCD_SendData+0x28>)
 800233c:	6818      	ldr	r0, [r3, #0]
 800233e:	1dfa      	adds	r2, r7, #7
 8002340:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002344:	9300      	str	r3, [sp, #0]
 8002346:	2301      	movs	r3, #1
 8002348:	214e      	movs	r1, #78	@ 0x4e
 800234a:	f001 f881 	bl	8003450 <HAL_I2C_Master_Transmit>
}
 800234e:	bf00      	nop
 8002350:	3708      	adds	r7, #8
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	20000718 	.word	0x20000718

0800235c <LCD_E_High>:

void LCD_E_High()
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_E);
 8002360:	4b06      	ldr	r3, [pc, #24]	@ (800237c <LCD_E_High+0x20>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	f043 0304 	orr.w	r3, r3, #4
 8002368:	b2da      	uxtb	r2, r3
 800236a:	4b04      	ldr	r3, [pc, #16]	@ (800237c <LCD_E_High+0x20>)
 800236c:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 800236e:	4b03      	ldr	r3, [pc, #12]	@ (800237c <LCD_E_High+0x20>)
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	4618      	mov	r0, r3
 8002374:	f7ff ffdc 	bl	8002330 <LCD_SendData>
	//HAL_Delay(1);
}
 8002378:	bf00      	nop
 800237a:	bd80      	pop	{r7, pc}
 800237c:	20000714 	.word	0x20000714

08002380 <LCD_E_Low>:

void LCD_E_Low()
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_E);
 8002384:	4b06      	ldr	r3, [pc, #24]	@ (80023a0 <LCD_E_Low+0x20>)
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	f023 0304 	bic.w	r3, r3, #4
 800238c:	b2da      	uxtb	r2, r3
 800238e:	4b04      	ldr	r3, [pc, #16]	@ (80023a0 <LCD_E_Low+0x20>)
 8002390:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 8002392:	4b03      	ldr	r3, [pc, #12]	@ (80023a0 <LCD_E_Low+0x20>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	4618      	mov	r0, r3
 8002398:	f7ff ffca 	bl	8002330 <LCD_SendData>
	//HAL_Delay(1);
}
 800239c:	bf00      	nop
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	20000714 	.word	0x20000714

080023a4 <LCD_WriteNibble>:

void LCD_WriteNibble(uint8_t data)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	4603      	mov	r3, r0
 80023ac:	71fb      	strb	r3, [r7, #7]
	LCD_E_High();
 80023ae:	f7ff ffd5 	bl	800235c <LCD_E_High>
	lcdData = (lcdData & 0x0f) | (data & 0xf0);
 80023b2:	4b0d      	ldr	r3, [pc, #52]	@ (80023e8 <LCD_WriteNibble+0x44>)
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	b25b      	sxtb	r3, r3
 80023b8:	f003 030f 	and.w	r3, r3, #15
 80023bc:	b25a      	sxtb	r2, r3
 80023be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c2:	f023 030f 	bic.w	r3, r3, #15
 80023c6:	b25b      	sxtb	r3, r3
 80023c8:	4313      	orrs	r3, r2
 80023ca:	b25b      	sxtb	r3, r3
 80023cc:	b2da      	uxtb	r2, r3
 80023ce:	4b06      	ldr	r3, [pc, #24]	@ (80023e8 <LCD_WriteNibble+0x44>)
 80023d0:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 80023d2:	4b05      	ldr	r3, [pc, #20]	@ (80023e8 <LCD_WriteNibble+0x44>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	4618      	mov	r0, r3
 80023d8:	f7ff ffaa 	bl	8002330 <LCD_SendData>
	LCD_E_Low();
 80023dc:	f7ff ffd0 	bl	8002380 <LCD_E_Low>
}
 80023e0:	bf00      	nop
 80023e2:	3708      	adds	r7, #8
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	20000714 	.word	0x20000714

080023ec <LCD_WriteByte>:

void LCD_WriteByte(uint8_t data)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	71fb      	strb	r3, [r7, #7]
	LCD_WriteNibble(data);
 80023f6:	79fb      	ldrb	r3, [r7, #7]
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7ff ffd3 	bl	80023a4 <LCD_WriteNibble>
	data <<= 4;
 80023fe:	79fb      	ldrb	r3, [r7, #7]
 8002400:	011b      	lsls	r3, r3, #4
 8002402:	71fb      	strb	r3, [r7, #7]
	LCD_WriteNibble(data);
 8002404:	79fb      	ldrb	r3, [r7, #7]
 8002406:	4618      	mov	r0, r3
 8002408:	f7ff ffcc 	bl	80023a4 <LCD_WriteNibble>
}
 800240c:	bf00      	nop
 800240e:	3708      	adds	r7, #8
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <LCD_BackLightOn>:
	LCD_WriteMode();
	LCD_WriteByte(data);
}

void LCD_BackLightOn()
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_BL);
 8002418:	4b06      	ldr	r3, [pc, #24]	@ (8002434 <LCD_BackLightOn+0x20>)
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	f043 0308 	orr.w	r3, r3, #8
 8002420:	b2da      	uxtb	r2, r3
 8002422:	4b04      	ldr	r3, [pc, #16]	@ (8002434 <LCD_BackLightOn+0x20>)
 8002424:	701a      	strb	r2, [r3, #0]
	LCD_WriteByte(lcdData);
 8002426:	4b03      	ldr	r3, [pc, #12]	@ (8002434 <LCD_BackLightOn+0x20>)
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	4618      	mov	r0, r3
 800242c:	f7ff ffde 	bl	80023ec <LCD_WriteByte>
}
 8002430:	bf00      	nop
 8002432:	bd80      	pop	{r7, pc}
 8002434:	20000714 	.word	0x20000714

08002438 <LCD_Init>:
	lcdData &= ~(1<<LCD_BL);
	LCD_WriteByte(lcdData);
}

void LCD_Init(I2C_HandleTypeDef *phi2c)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
	hLcdI2C = phi2c;
 8002440:	4a18      	ldr	r2, [pc, #96]	@ (80024a4 <LCD_Init+0x6c>)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6013      	str	r3, [r2, #0]
	HAL_Delay(40);
 8002446:	2028      	movs	r0, #40	@ 0x28
 8002448:	f000 f870 	bl	800252c <HAL_Delay>
	LCD_CmdMode();
 800244c:	f7ff ff50 	bl	80022f0 <LCD_CmdMode>
	LCD_WriteMode();
 8002450:	f7ff ff5e 	bl	8002310 <LCD_WriteMode>
	LCD_WriteNibble(0x30);
 8002454:	2030      	movs	r0, #48	@ 0x30
 8002456:	f7ff ffa5 	bl	80023a4 <LCD_WriteNibble>
	HAL_Delay(5);
 800245a:	2005      	movs	r0, #5
 800245c:	f000 f866 	bl	800252c <HAL_Delay>
	LCD_WriteNibble(0x30);
 8002460:	2030      	movs	r0, #48	@ 0x30
 8002462:	f7ff ff9f 	bl	80023a4 <LCD_WriteNibble>
	HAL_Delay(1);
 8002466:	2001      	movs	r0, #1
 8002468:	f000 f860 	bl	800252c <HAL_Delay>
	LCD_WriteNibble(0x30);
 800246c:	2030      	movs	r0, #48	@ 0x30
 800246e:	f7ff ff99 	bl	80023a4 <LCD_WriteNibble>
	LCD_WriteNibble(0x20);
 8002472:	2020      	movs	r0, #32
 8002474:	f7ff ff96 	bl	80023a4 <LCD_WriteNibble>
	LCD_WriteByte(LCD_4BIT_FUNCTION_SET); // 0x28
 8002478:	2028      	movs	r0, #40	@ 0x28
 800247a:	f7ff ffb7 	bl	80023ec <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_OFF); // 0x08
 800247e:	2008      	movs	r0, #8
 8002480:	f7ff ffb4 	bl	80023ec <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_CLEAR); // 0x01
 8002484:	2001      	movs	r0, #1
 8002486:	f7ff ffb1 	bl	80023ec <LCD_WriteByte>
	LCD_WriteByte(LCD_ENTRY_MODE_SET); // 0x06
 800248a:	2006      	movs	r0, #6
 800248c:	f7ff ffae 	bl	80023ec <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_ON); // 0x0C
 8002490:	200c      	movs	r0, #12
 8002492:	f7ff ffab 	bl	80023ec <LCD_WriteByte>
	LCD_BackLightOn();
 8002496:	f7ff ffbd 	bl	8002414 <LCD_BackLightOn>
}
 800249a:	bf00      	nop
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	20000718 	.word	0x20000718

080024a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024ac:	4b0e      	ldr	r3, [pc, #56]	@ (80024e8 <HAL_Init+0x40>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a0d      	ldr	r2, [pc, #52]	@ (80024e8 <HAL_Init+0x40>)
 80024b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024b8:	4b0b      	ldr	r3, [pc, #44]	@ (80024e8 <HAL_Init+0x40>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a0a      	ldr	r2, [pc, #40]	@ (80024e8 <HAL_Init+0x40>)
 80024be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80024c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024c4:	4b08      	ldr	r3, [pc, #32]	@ (80024e8 <HAL_Init+0x40>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a07      	ldr	r2, [pc, #28]	@ (80024e8 <HAL_Init+0x40>)
 80024ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024d0:	2003      	movs	r0, #3
 80024d2:	f000 f8fc 	bl	80026ce <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024d6:	200f      	movs	r0, #15
 80024d8:	f7fe fc6e 	bl	8000db8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024dc:	f7fe fc40 	bl	8000d60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	40023c00 	.word	0x40023c00

080024ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024f0:	4b06      	ldr	r3, [pc, #24]	@ (800250c <HAL_IncTick+0x20>)
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	461a      	mov	r2, r3
 80024f6:	4b06      	ldr	r3, [pc, #24]	@ (8002510 <HAL_IncTick+0x24>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4413      	add	r3, r2
 80024fc:	4a04      	ldr	r2, [pc, #16]	@ (8002510 <HAL_IncTick+0x24>)
 80024fe:	6013      	str	r3, [r2, #0]
}
 8002500:	bf00      	nop
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop
 800250c:	20000008 	.word	0x20000008
 8002510:	2000071c 	.word	0x2000071c

08002514 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  return uwTick;
 8002518:	4b03      	ldr	r3, [pc, #12]	@ (8002528 <HAL_GetTick+0x14>)
 800251a:	681b      	ldr	r3, [r3, #0]
}
 800251c:	4618      	mov	r0, r3
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	2000071c 	.word	0x2000071c

0800252c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002534:	f7ff ffee 	bl	8002514 <HAL_GetTick>
 8002538:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002544:	d005      	beq.n	8002552 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002546:	4b0a      	ldr	r3, [pc, #40]	@ (8002570 <HAL_Delay+0x44>)
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	461a      	mov	r2, r3
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	4413      	add	r3, r2
 8002550:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002552:	bf00      	nop
 8002554:	f7ff ffde 	bl	8002514 <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	68fa      	ldr	r2, [r7, #12]
 8002560:	429a      	cmp	r2, r3
 8002562:	d8f7      	bhi.n	8002554 <HAL_Delay+0x28>
  {
  }
}
 8002564:	bf00      	nop
 8002566:	bf00      	nop
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	20000008 	.word	0x20000008

08002574 <__NVIC_SetPriorityGrouping>:
{
 8002574:	b480      	push	{r7}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f003 0307 	and.w	r3, r3, #7
 8002582:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002584:	4b0c      	ldr	r3, [pc, #48]	@ (80025b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800258a:	68ba      	ldr	r2, [r7, #8]
 800258c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002590:	4013      	ands	r3, r2
 8002592:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800259c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025a6:	4a04      	ldr	r2, [pc, #16]	@ (80025b8 <__NVIC_SetPriorityGrouping+0x44>)
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	60d3      	str	r3, [r2, #12]
}
 80025ac:	bf00      	nop
 80025ae:	3714      	adds	r7, #20
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr
 80025b8:	e000ed00 	.word	0xe000ed00

080025bc <__NVIC_GetPriorityGrouping>:
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025c0:	4b04      	ldr	r3, [pc, #16]	@ (80025d4 <__NVIC_GetPriorityGrouping+0x18>)
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	0a1b      	lsrs	r3, r3, #8
 80025c6:	f003 0307 	and.w	r3, r3, #7
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	e000ed00 	.word	0xe000ed00

080025d8 <__NVIC_EnableIRQ>:
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	4603      	mov	r3, r0
 80025e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	db0b      	blt.n	8002602 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ea:	79fb      	ldrb	r3, [r7, #7]
 80025ec:	f003 021f 	and.w	r2, r3, #31
 80025f0:	4907      	ldr	r1, [pc, #28]	@ (8002610 <__NVIC_EnableIRQ+0x38>)
 80025f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f6:	095b      	lsrs	r3, r3, #5
 80025f8:	2001      	movs	r0, #1
 80025fa:	fa00 f202 	lsl.w	r2, r0, r2
 80025fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002602:	bf00      	nop
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	e000e100 	.word	0xe000e100

08002614 <__NVIC_SetPriority>:
{
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	4603      	mov	r3, r0
 800261c:	6039      	str	r1, [r7, #0]
 800261e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002620:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002624:	2b00      	cmp	r3, #0
 8002626:	db0a      	blt.n	800263e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	b2da      	uxtb	r2, r3
 800262c:	490c      	ldr	r1, [pc, #48]	@ (8002660 <__NVIC_SetPriority+0x4c>)
 800262e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002632:	0112      	lsls	r2, r2, #4
 8002634:	b2d2      	uxtb	r2, r2
 8002636:	440b      	add	r3, r1
 8002638:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800263c:	e00a      	b.n	8002654 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	b2da      	uxtb	r2, r3
 8002642:	4908      	ldr	r1, [pc, #32]	@ (8002664 <__NVIC_SetPriority+0x50>)
 8002644:	79fb      	ldrb	r3, [r7, #7]
 8002646:	f003 030f 	and.w	r3, r3, #15
 800264a:	3b04      	subs	r3, #4
 800264c:	0112      	lsls	r2, r2, #4
 800264e:	b2d2      	uxtb	r2, r2
 8002650:	440b      	add	r3, r1
 8002652:	761a      	strb	r2, [r3, #24]
}
 8002654:	bf00      	nop
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr
 8002660:	e000e100 	.word	0xe000e100
 8002664:	e000ed00 	.word	0xe000ed00

08002668 <NVIC_EncodePriority>:
{
 8002668:	b480      	push	{r7}
 800266a:	b089      	sub	sp, #36	@ 0x24
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	f003 0307 	and.w	r3, r3, #7
 800267a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	f1c3 0307 	rsb	r3, r3, #7
 8002682:	2b04      	cmp	r3, #4
 8002684:	bf28      	it	cs
 8002686:	2304      	movcs	r3, #4
 8002688:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	3304      	adds	r3, #4
 800268e:	2b06      	cmp	r3, #6
 8002690:	d902      	bls.n	8002698 <NVIC_EncodePriority+0x30>
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	3b03      	subs	r3, #3
 8002696:	e000      	b.n	800269a <NVIC_EncodePriority+0x32>
 8002698:	2300      	movs	r3, #0
 800269a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800269c:	f04f 32ff 	mov.w	r2, #4294967295
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	fa02 f303 	lsl.w	r3, r2, r3
 80026a6:	43da      	mvns	r2, r3
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	401a      	ands	r2, r3
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026b0:	f04f 31ff 	mov.w	r1, #4294967295
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	fa01 f303 	lsl.w	r3, r1, r3
 80026ba:	43d9      	mvns	r1, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026c0:	4313      	orrs	r3, r2
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3724      	adds	r7, #36	@ 0x24
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr

080026ce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b082      	sub	sp, #8
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f7ff ff4c 	bl	8002574 <__NVIC_SetPriorityGrouping>
}
 80026dc:	bf00      	nop
 80026de:	3708      	adds	r7, #8
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b086      	sub	sp, #24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	4603      	mov	r3, r0
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
 80026f0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026f2:	2300      	movs	r3, #0
 80026f4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026f6:	f7ff ff61 	bl	80025bc <__NVIC_GetPriorityGrouping>
 80026fa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	68b9      	ldr	r1, [r7, #8]
 8002700:	6978      	ldr	r0, [r7, #20]
 8002702:	f7ff ffb1 	bl	8002668 <NVIC_EncodePriority>
 8002706:	4602      	mov	r2, r0
 8002708:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800270c:	4611      	mov	r1, r2
 800270e:	4618      	mov	r0, r3
 8002710:	f7ff ff80 	bl	8002614 <__NVIC_SetPriority>
}
 8002714:	bf00      	nop
 8002716:	3718      	adds	r7, #24
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
 8002722:	4603      	mov	r3, r0
 8002724:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272a:	4618      	mov	r0, r3
 800272c:	f7ff ff54 	bl	80025d8 <__NVIC_EnableIRQ>
}
 8002730:	bf00      	nop
 8002732:	3708      	adds	r7, #8
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}

08002738 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002740:	2300      	movs	r3, #0
 8002742:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002744:	f7ff fee6 	bl	8002514 <HAL_GetTick>
 8002748:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d101      	bne.n	8002754 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e099      	b.n	8002888 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2202      	movs	r2, #2
 8002758:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f022 0201 	bic.w	r2, r2, #1
 8002772:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002774:	e00f      	b.n	8002796 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002776:	f7ff fecd 	bl	8002514 <HAL_GetTick>
 800277a:	4602      	mov	r2, r0
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b05      	cmp	r3, #5
 8002782:	d908      	bls.n	8002796 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2220      	movs	r2, #32
 8002788:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2203      	movs	r2, #3
 800278e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e078      	b.n	8002888 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0301 	and.w	r3, r3, #1
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d1e8      	bne.n	8002776 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80027ac:	697a      	ldr	r2, [r7, #20]
 80027ae:	4b38      	ldr	r3, [pc, #224]	@ (8002890 <HAL_DMA_Init+0x158>)
 80027b0:	4013      	ands	r3, r2
 80027b2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	685a      	ldr	r2, [r3, #4]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	691b      	ldr	r3, [r3, #16]
 80027c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a1b      	ldr	r3, [r3, #32]
 80027e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027e2:	697a      	ldr	r2, [r7, #20]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ec:	2b04      	cmp	r3, #4
 80027ee:	d107      	bne.n	8002800 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f8:	4313      	orrs	r3, r2
 80027fa:	697a      	ldr	r2, [r7, #20]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	697a      	ldr	r2, [r7, #20]
 8002806:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	695b      	ldr	r3, [r3, #20]
 800280e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	f023 0307 	bic.w	r3, r3, #7
 8002816:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800281c:	697a      	ldr	r2, [r7, #20]
 800281e:	4313      	orrs	r3, r2
 8002820:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002826:	2b04      	cmp	r3, #4
 8002828:	d117      	bne.n	800285a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800282e:	697a      	ldr	r2, [r7, #20]
 8002830:	4313      	orrs	r3, r2
 8002832:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002838:	2b00      	cmp	r3, #0
 800283a:	d00e      	beq.n	800285a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800283c:	6878      	ldr	r0, [r7, #4]
 800283e:	f000 fa91 	bl	8002d64 <DMA_CheckFifoParam>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d008      	beq.n	800285a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2240      	movs	r2, #64	@ 0x40
 800284c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2201      	movs	r2, #1
 8002852:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002856:	2301      	movs	r3, #1
 8002858:	e016      	b.n	8002888 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	697a      	ldr	r2, [r7, #20]
 8002860:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f000 fa48 	bl	8002cf8 <DMA_CalcBaseAndBitshift>
 8002868:	4603      	mov	r3, r0
 800286a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002870:	223f      	movs	r2, #63	@ 0x3f
 8002872:	409a      	lsls	r2, r3
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2201      	movs	r2, #1
 8002882:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002886:	2300      	movs	r3, #0
}
 8002888:	4618      	mov	r0, r3
 800288a:	3718      	adds	r7, #24
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	f010803f 	.word	0xf010803f

08002894 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b086      	sub	sp, #24
 8002898:	af00      	add	r7, sp, #0
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	607a      	str	r2, [r7, #4]
 80028a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028a2:	2300      	movs	r3, #0
 80028a4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028aa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d101      	bne.n	80028ba <HAL_DMA_Start_IT+0x26>
 80028b6:	2302      	movs	r3, #2
 80028b8:	e040      	b.n	800293c <HAL_DMA_Start_IT+0xa8>
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2201      	movs	r2, #1
 80028be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d12f      	bne.n	800292e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2202      	movs	r2, #2
 80028d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2200      	movs	r2, #0
 80028da:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	68b9      	ldr	r1, [r7, #8]
 80028e2:	68f8      	ldr	r0, [r7, #12]
 80028e4:	f000 f9da 	bl	8002c9c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ec:	223f      	movs	r2, #63	@ 0x3f
 80028ee:	409a      	lsls	r2, r3
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f042 0216 	orr.w	r2, r2, #22
 8002902:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002908:	2b00      	cmp	r3, #0
 800290a:	d007      	beq.n	800291c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f042 0208 	orr.w	r2, r2, #8
 800291a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f042 0201 	orr.w	r2, r2, #1
 800292a:	601a      	str	r2, [r3, #0]
 800292c:	e005      	b.n	800293a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002936:	2302      	movs	r3, #2
 8002938:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800293a:	7dfb      	ldrb	r3, [r7, #23]
}
 800293c:	4618      	mov	r0, r3
 800293e:	3718      	adds	r7, #24
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002952:	b2db      	uxtb	r3, r3
 8002954:	2b02      	cmp	r3, #2
 8002956:	d004      	beq.n	8002962 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2280      	movs	r2, #128	@ 0x80
 800295c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e00c      	b.n	800297c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2205      	movs	r2, #5
 8002966:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f022 0201 	bic.w	r2, r2, #1
 8002978:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b086      	sub	sp, #24
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002990:	2300      	movs	r3, #0
 8002992:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002994:	4b8e      	ldr	r3, [pc, #568]	@ (8002bd0 <HAL_DMA_IRQHandler+0x248>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a8e      	ldr	r2, [pc, #568]	@ (8002bd4 <HAL_DMA_IRQHandler+0x24c>)
 800299a:	fba2 2303 	umull	r2, r3, r2, r3
 800299e:	0a9b      	lsrs	r3, r3, #10
 80029a0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029a6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b2:	2208      	movs	r2, #8
 80029b4:	409a      	lsls	r2, r3
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	4013      	ands	r3, r2
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d01a      	beq.n	80029f4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0304 	and.w	r3, r3, #4
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d013      	beq.n	80029f4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f022 0204 	bic.w	r2, r2, #4
 80029da:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029e0:	2208      	movs	r2, #8
 80029e2:	409a      	lsls	r2, r3
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ec:	f043 0201 	orr.w	r2, r3, #1
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029f8:	2201      	movs	r2, #1
 80029fa:	409a      	lsls	r2, r3
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	4013      	ands	r3, r2
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d012      	beq.n	8002a2a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	695b      	ldr	r3, [r3, #20]
 8002a0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d00b      	beq.n	8002a2a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a16:	2201      	movs	r2, #1
 8002a18:	409a      	lsls	r2, r3
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a22:	f043 0202 	orr.w	r2, r3, #2
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a2e:	2204      	movs	r2, #4
 8002a30:	409a      	lsls	r2, r3
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	4013      	ands	r3, r2
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d012      	beq.n	8002a60 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0302 	and.w	r3, r3, #2
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d00b      	beq.n	8002a60 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a4c:	2204      	movs	r2, #4
 8002a4e:	409a      	lsls	r2, r3
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a58:	f043 0204 	orr.w	r2, r3, #4
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a64:	2210      	movs	r2, #16
 8002a66:	409a      	lsls	r2, r3
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d043      	beq.n	8002af8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0308 	and.w	r3, r3, #8
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d03c      	beq.n	8002af8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a82:	2210      	movs	r2, #16
 8002a84:	409a      	lsls	r2, r3
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d018      	beq.n	8002aca <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d108      	bne.n	8002ab8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d024      	beq.n	8002af8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	4798      	blx	r3
 8002ab6:	e01f      	b.n	8002af8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d01b      	beq.n	8002af8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	4798      	blx	r3
 8002ac8:	e016      	b.n	8002af8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d107      	bne.n	8002ae8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f022 0208 	bic.w	r2, r2, #8
 8002ae6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d003      	beq.n	8002af8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002afc:	2220      	movs	r2, #32
 8002afe:	409a      	lsls	r2, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	4013      	ands	r3, r2
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	f000 808f 	beq.w	8002c28 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0310 	and.w	r3, r3, #16
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	f000 8087 	beq.w	8002c28 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b1e:	2220      	movs	r2, #32
 8002b20:	409a      	lsls	r2, r3
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	2b05      	cmp	r3, #5
 8002b30:	d136      	bne.n	8002ba0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f022 0216 	bic.w	r2, r2, #22
 8002b40:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	695a      	ldr	r2, [r3, #20]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b50:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d103      	bne.n	8002b62 <HAL_DMA_IRQHandler+0x1da>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d007      	beq.n	8002b72 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f022 0208 	bic.w	r2, r2, #8
 8002b70:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b76:	223f      	movs	r2, #63	@ 0x3f
 8002b78:	409a      	lsls	r2, r3
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2201      	movs	r2, #1
 8002b82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d07e      	beq.n	8002c94 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	4798      	blx	r3
        }
        return;
 8002b9e:	e079      	b.n	8002c94 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d01d      	beq.n	8002bea <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d10d      	bne.n	8002bd8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d031      	beq.n	8002c28 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	4798      	blx	r3
 8002bcc:	e02c      	b.n	8002c28 <HAL_DMA_IRQHandler+0x2a0>
 8002bce:	bf00      	nop
 8002bd0:	20000000 	.word	0x20000000
 8002bd4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d023      	beq.n	8002c28 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	4798      	blx	r3
 8002be8:	e01e      	b.n	8002c28 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d10f      	bne.n	8002c18 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 0210 	bic.w	r2, r2, #16
 8002c06:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2200      	movs	r2, #0
 8002c14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d003      	beq.n	8002c28 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d032      	beq.n	8002c96 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c34:	f003 0301 	and.w	r3, r3, #1
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d022      	beq.n	8002c82 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2205      	movs	r2, #5
 8002c40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f022 0201 	bic.w	r2, r2, #1
 8002c52:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	3301      	adds	r3, #1
 8002c58:	60bb      	str	r3, [r7, #8]
 8002c5a:	697a      	ldr	r2, [r7, #20]
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d307      	bcc.n	8002c70 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d1f2      	bne.n	8002c54 <HAL_DMA_IRQHandler+0x2cc>
 8002c6e:	e000      	b.n	8002c72 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002c70:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2201      	movs	r2, #1
 8002c76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d005      	beq.n	8002c96 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	4798      	blx	r3
 8002c92:	e000      	b.n	8002c96 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002c94:	bf00      	nop
    }
  }
}
 8002c96:	3718      	adds	r7, #24
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}

08002c9c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b085      	sub	sp, #20
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	60b9      	str	r1, [r7, #8]
 8002ca6:	607a      	str	r2, [r7, #4]
 8002ca8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002cb8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	683a      	ldr	r2, [r7, #0]
 8002cc0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	2b40      	cmp	r3, #64	@ 0x40
 8002cc8:	d108      	bne.n	8002cdc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	68ba      	ldr	r2, [r7, #8]
 8002cd8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002cda:	e007      	b.n	8002cec <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	68ba      	ldr	r2, [r7, #8]
 8002ce2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	60da      	str	r2, [r3, #12]
}
 8002cec:	bf00      	nop
 8002cee:	3714      	adds	r7, #20
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	3b10      	subs	r3, #16
 8002d08:	4a14      	ldr	r2, [pc, #80]	@ (8002d5c <DMA_CalcBaseAndBitshift+0x64>)
 8002d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d0e:	091b      	lsrs	r3, r3, #4
 8002d10:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d12:	4a13      	ldr	r2, [pc, #76]	@ (8002d60 <DMA_CalcBaseAndBitshift+0x68>)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	4413      	add	r3, r2
 8002d18:	781b      	ldrb	r3, [r3, #0]
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2b03      	cmp	r3, #3
 8002d24:	d909      	bls.n	8002d3a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002d2e:	f023 0303 	bic.w	r3, r3, #3
 8002d32:	1d1a      	adds	r2, r3, #4
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d38:	e007      	b.n	8002d4a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002d42:	f023 0303 	bic.w	r3, r3, #3
 8002d46:	687a      	ldr	r2, [r7, #4]
 8002d48:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3714      	adds	r7, #20
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop
 8002d5c:	aaaaaaab 	.word	0xaaaaaaab
 8002d60:	0800a118 	.word	0x0800a118

08002d64 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b085      	sub	sp, #20
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d74:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	699b      	ldr	r3, [r3, #24]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d11f      	bne.n	8002dbe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	2b03      	cmp	r3, #3
 8002d82:	d856      	bhi.n	8002e32 <DMA_CheckFifoParam+0xce>
 8002d84:	a201      	add	r2, pc, #4	@ (adr r2, 8002d8c <DMA_CheckFifoParam+0x28>)
 8002d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d8a:	bf00      	nop
 8002d8c:	08002d9d 	.word	0x08002d9d
 8002d90:	08002daf 	.word	0x08002daf
 8002d94:	08002d9d 	.word	0x08002d9d
 8002d98:	08002e33 	.word	0x08002e33
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002da0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d046      	beq.n	8002e36 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dac:	e043      	b.n	8002e36 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002db6:	d140      	bne.n	8002e3a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dbc:	e03d      	b.n	8002e3a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	699b      	ldr	r3, [r3, #24]
 8002dc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002dc6:	d121      	bne.n	8002e0c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	2b03      	cmp	r3, #3
 8002dcc:	d837      	bhi.n	8002e3e <DMA_CheckFifoParam+0xda>
 8002dce:	a201      	add	r2, pc, #4	@ (adr r2, 8002dd4 <DMA_CheckFifoParam+0x70>)
 8002dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dd4:	08002de5 	.word	0x08002de5
 8002dd8:	08002deb 	.word	0x08002deb
 8002ddc:	08002de5 	.word	0x08002de5
 8002de0:	08002dfd 	.word	0x08002dfd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	73fb      	strb	r3, [r7, #15]
      break;
 8002de8:	e030      	b.n	8002e4c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d025      	beq.n	8002e42 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dfa:	e022      	b.n	8002e42 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e00:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e04:	d11f      	bne.n	8002e46 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e0a:	e01c      	b.n	8002e46 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	d903      	bls.n	8002e1a <DMA_CheckFifoParam+0xb6>
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	2b03      	cmp	r3, #3
 8002e16:	d003      	beq.n	8002e20 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e18:	e018      	b.n	8002e4c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	73fb      	strb	r3, [r7, #15]
      break;
 8002e1e:	e015      	b.n	8002e4c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d00e      	beq.n	8002e4a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	73fb      	strb	r3, [r7, #15]
      break;
 8002e30:	e00b      	b.n	8002e4a <DMA_CheckFifoParam+0xe6>
      break;
 8002e32:	bf00      	nop
 8002e34:	e00a      	b.n	8002e4c <DMA_CheckFifoParam+0xe8>
      break;
 8002e36:	bf00      	nop
 8002e38:	e008      	b.n	8002e4c <DMA_CheckFifoParam+0xe8>
      break;
 8002e3a:	bf00      	nop
 8002e3c:	e006      	b.n	8002e4c <DMA_CheckFifoParam+0xe8>
      break;
 8002e3e:	bf00      	nop
 8002e40:	e004      	b.n	8002e4c <DMA_CheckFifoParam+0xe8>
      break;
 8002e42:	bf00      	nop
 8002e44:	e002      	b.n	8002e4c <DMA_CheckFifoParam+0xe8>
      break;   
 8002e46:	bf00      	nop
 8002e48:	e000      	b.n	8002e4c <DMA_CheckFifoParam+0xe8>
      break;
 8002e4a:	bf00      	nop
    }
  } 
  
  return status; 
 8002e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	3714      	adds	r7, #20
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop

08002e5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b089      	sub	sp, #36	@ 0x24
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e66:	2300      	movs	r3, #0
 8002e68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e72:	2300      	movs	r3, #0
 8002e74:	61fb      	str	r3, [r7, #28]
 8002e76:	e159      	b.n	800312c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e78:	2201      	movs	r2, #1
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	697a      	ldr	r2, [r7, #20]
 8002e88:	4013      	ands	r3, r2
 8002e8a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e8c:	693a      	ldr	r2, [r7, #16]
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	f040 8148 	bne.w	8003126 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	f003 0303 	and.w	r3, r3, #3
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d005      	beq.n	8002eae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d130      	bne.n	8002f10 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	005b      	lsls	r3, r3, #1
 8002eb8:	2203      	movs	r2, #3
 8002eba:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebe:	43db      	mvns	r3, r3
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	68da      	ldr	r2, [r3, #12]
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	005b      	lsls	r3, r3, #1
 8002ece:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed2:	69ba      	ldr	r2, [r7, #24]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eec:	43db      	mvns	r3, r3
 8002eee:	69ba      	ldr	r2, [r7, #24]
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	091b      	lsrs	r3, r3, #4
 8002efa:	f003 0201 	and.w	r2, r3, #1
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	fa02 f303 	lsl.w	r3, r2, r3
 8002f04:	69ba      	ldr	r2, [r7, #24]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	69ba      	ldr	r2, [r7, #24]
 8002f0e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f003 0303 	and.w	r3, r3, #3
 8002f18:	2b03      	cmp	r3, #3
 8002f1a:	d017      	beq.n	8002f4c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	005b      	lsls	r3, r3, #1
 8002f26:	2203      	movs	r2, #3
 8002f28:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2c:	43db      	mvns	r3, r3
 8002f2e:	69ba      	ldr	r2, [r7, #24]
 8002f30:	4013      	ands	r3, r2
 8002f32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	689a      	ldr	r2, [r3, #8]
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f40:	69ba      	ldr	r2, [r7, #24]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	69ba      	ldr	r2, [r7, #24]
 8002f4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f003 0303 	and.w	r3, r3, #3
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d123      	bne.n	8002fa0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	08da      	lsrs	r2, r3, #3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	3208      	adds	r2, #8
 8002f60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f64:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	f003 0307 	and.w	r3, r3, #7
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	220f      	movs	r2, #15
 8002f70:	fa02 f303 	lsl.w	r3, r2, r3
 8002f74:	43db      	mvns	r3, r3
 8002f76:	69ba      	ldr	r2, [r7, #24]
 8002f78:	4013      	ands	r3, r2
 8002f7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	691a      	ldr	r2, [r3, #16]
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	f003 0307 	and.w	r3, r3, #7
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8c:	69ba      	ldr	r2, [r7, #24]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	08da      	lsrs	r2, r3, #3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	3208      	adds	r2, #8
 8002f9a:	69b9      	ldr	r1, [r7, #24]
 8002f9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	2203      	movs	r2, #3
 8002fac:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb0:	43db      	mvns	r3, r3
 8002fb2:	69ba      	ldr	r2, [r7, #24]
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f003 0203 	and.w	r2, r3, #3
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	005b      	lsls	r3, r3, #1
 8002fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	f000 80a2 	beq.w	8003126 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	60fb      	str	r3, [r7, #12]
 8002fe6:	4b57      	ldr	r3, [pc, #348]	@ (8003144 <HAL_GPIO_Init+0x2e8>)
 8002fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fea:	4a56      	ldr	r2, [pc, #344]	@ (8003144 <HAL_GPIO_Init+0x2e8>)
 8002fec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ff0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ff2:	4b54      	ldr	r3, [pc, #336]	@ (8003144 <HAL_GPIO_Init+0x2e8>)
 8002ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ff6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ffa:	60fb      	str	r3, [r7, #12]
 8002ffc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ffe:	4a52      	ldr	r2, [pc, #328]	@ (8003148 <HAL_GPIO_Init+0x2ec>)
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	089b      	lsrs	r3, r3, #2
 8003004:	3302      	adds	r3, #2
 8003006:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800300a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	f003 0303 	and.w	r3, r3, #3
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	220f      	movs	r2, #15
 8003016:	fa02 f303 	lsl.w	r3, r2, r3
 800301a:	43db      	mvns	r3, r3
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	4013      	ands	r3, r2
 8003020:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	4a49      	ldr	r2, [pc, #292]	@ (800314c <HAL_GPIO_Init+0x2f0>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d019      	beq.n	800305e <HAL_GPIO_Init+0x202>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4a48      	ldr	r2, [pc, #288]	@ (8003150 <HAL_GPIO_Init+0x2f4>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d013      	beq.n	800305a <HAL_GPIO_Init+0x1fe>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a47      	ldr	r2, [pc, #284]	@ (8003154 <HAL_GPIO_Init+0x2f8>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d00d      	beq.n	8003056 <HAL_GPIO_Init+0x1fa>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a46      	ldr	r2, [pc, #280]	@ (8003158 <HAL_GPIO_Init+0x2fc>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d007      	beq.n	8003052 <HAL_GPIO_Init+0x1f6>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a45      	ldr	r2, [pc, #276]	@ (800315c <HAL_GPIO_Init+0x300>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d101      	bne.n	800304e <HAL_GPIO_Init+0x1f2>
 800304a:	2304      	movs	r3, #4
 800304c:	e008      	b.n	8003060 <HAL_GPIO_Init+0x204>
 800304e:	2307      	movs	r3, #7
 8003050:	e006      	b.n	8003060 <HAL_GPIO_Init+0x204>
 8003052:	2303      	movs	r3, #3
 8003054:	e004      	b.n	8003060 <HAL_GPIO_Init+0x204>
 8003056:	2302      	movs	r3, #2
 8003058:	e002      	b.n	8003060 <HAL_GPIO_Init+0x204>
 800305a:	2301      	movs	r3, #1
 800305c:	e000      	b.n	8003060 <HAL_GPIO_Init+0x204>
 800305e:	2300      	movs	r3, #0
 8003060:	69fa      	ldr	r2, [r7, #28]
 8003062:	f002 0203 	and.w	r2, r2, #3
 8003066:	0092      	lsls	r2, r2, #2
 8003068:	4093      	lsls	r3, r2
 800306a:	69ba      	ldr	r2, [r7, #24]
 800306c:	4313      	orrs	r3, r2
 800306e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003070:	4935      	ldr	r1, [pc, #212]	@ (8003148 <HAL_GPIO_Init+0x2ec>)
 8003072:	69fb      	ldr	r3, [r7, #28]
 8003074:	089b      	lsrs	r3, r3, #2
 8003076:	3302      	adds	r3, #2
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800307e:	4b38      	ldr	r3, [pc, #224]	@ (8003160 <HAL_GPIO_Init+0x304>)
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	43db      	mvns	r3, r3
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	4013      	ands	r3, r2
 800308c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d003      	beq.n	80030a2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800309a:	69ba      	ldr	r2, [r7, #24]
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	4313      	orrs	r3, r2
 80030a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030a2:	4a2f      	ldr	r2, [pc, #188]	@ (8003160 <HAL_GPIO_Init+0x304>)
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030a8:	4b2d      	ldr	r3, [pc, #180]	@ (8003160 <HAL_GPIO_Init+0x304>)
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	43db      	mvns	r3, r3
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	4013      	ands	r3, r2
 80030b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d003      	beq.n	80030cc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80030c4:	69ba      	ldr	r2, [r7, #24]
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030cc:	4a24      	ldr	r2, [pc, #144]	@ (8003160 <HAL_GPIO_Init+0x304>)
 80030ce:	69bb      	ldr	r3, [r7, #24]
 80030d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030d2:	4b23      	ldr	r3, [pc, #140]	@ (8003160 <HAL_GPIO_Init+0x304>)
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	43db      	mvns	r3, r3
 80030dc:	69ba      	ldr	r2, [r7, #24]
 80030de:	4013      	ands	r3, r2
 80030e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d003      	beq.n	80030f6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80030ee:	69ba      	ldr	r2, [r7, #24]
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030f6:	4a1a      	ldr	r2, [pc, #104]	@ (8003160 <HAL_GPIO_Init+0x304>)
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030fc:	4b18      	ldr	r3, [pc, #96]	@ (8003160 <HAL_GPIO_Init+0x304>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	43db      	mvns	r3, r3
 8003106:	69ba      	ldr	r2, [r7, #24]
 8003108:	4013      	ands	r3, r2
 800310a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d003      	beq.n	8003120 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003118:	69ba      	ldr	r2, [r7, #24]
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	4313      	orrs	r3, r2
 800311e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003120:	4a0f      	ldr	r2, [pc, #60]	@ (8003160 <HAL_GPIO_Init+0x304>)
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	3301      	adds	r3, #1
 800312a:	61fb      	str	r3, [r7, #28]
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	2b0f      	cmp	r3, #15
 8003130:	f67f aea2 	bls.w	8002e78 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003134:	bf00      	nop
 8003136:	bf00      	nop
 8003138:	3724      	adds	r7, #36	@ 0x24
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	40023800 	.word	0x40023800
 8003148:	40013800 	.word	0x40013800
 800314c:	40020000 	.word	0x40020000
 8003150:	40020400 	.word	0x40020400
 8003154:	40020800 	.word	0x40020800
 8003158:	40020c00 	.word	0x40020c00
 800315c:	40021000 	.word	0x40021000
 8003160:	40013c00 	.word	0x40013c00

08003164 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003164:	b480      	push	{r7}
 8003166:	b085      	sub	sp, #20
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	460b      	mov	r3, r1
 800316e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	691a      	ldr	r2, [r3, #16]
 8003174:	887b      	ldrh	r3, [r7, #2]
 8003176:	4013      	ands	r3, r2
 8003178:	2b00      	cmp	r3, #0
 800317a:	d002      	beq.n	8003182 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800317c:	2301      	movs	r3, #1
 800317e:	73fb      	strb	r3, [r7, #15]
 8003180:	e001      	b.n	8003186 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003182:	2300      	movs	r3, #0
 8003184:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003186:	7bfb      	ldrb	r3, [r7, #15]
}
 8003188:	4618      	mov	r0, r3
 800318a:	3714      	adds	r7, #20
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr

08003194 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
 800319c:	460b      	mov	r3, r1
 800319e:	807b      	strh	r3, [r7, #2]
 80031a0:	4613      	mov	r3, r2
 80031a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031a4:	787b      	ldrb	r3, [r7, #1]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d003      	beq.n	80031b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031aa:	887a      	ldrh	r2, [r7, #2]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80031b0:	e003      	b.n	80031ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80031b2:	887b      	ldrh	r3, [r7, #2]
 80031b4:	041a      	lsls	r2, r3, #16
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	619a      	str	r2, [r3, #24]
}
 80031ba:	bf00      	nop
 80031bc:	370c      	adds	r7, #12
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
	...

080031c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e12b      	b.n	8003432 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d106      	bne.n	80031f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f7fd fb9c 	bl	800092c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2224      	movs	r2, #36	@ 0x24
 80031f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f022 0201 	bic.w	r2, r2, #1
 800320a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800321a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800322a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800322c:	f001 f8da 	bl	80043e4 <HAL_RCC_GetPCLK1Freq>
 8003230:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	4a81      	ldr	r2, [pc, #516]	@ (800343c <HAL_I2C_Init+0x274>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d807      	bhi.n	800324c <HAL_I2C_Init+0x84>
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	4a80      	ldr	r2, [pc, #512]	@ (8003440 <HAL_I2C_Init+0x278>)
 8003240:	4293      	cmp	r3, r2
 8003242:	bf94      	ite	ls
 8003244:	2301      	movls	r3, #1
 8003246:	2300      	movhi	r3, #0
 8003248:	b2db      	uxtb	r3, r3
 800324a:	e006      	b.n	800325a <HAL_I2C_Init+0x92>
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	4a7d      	ldr	r2, [pc, #500]	@ (8003444 <HAL_I2C_Init+0x27c>)
 8003250:	4293      	cmp	r3, r2
 8003252:	bf94      	ite	ls
 8003254:	2301      	movls	r3, #1
 8003256:	2300      	movhi	r3, #0
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e0e7      	b.n	8003432 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	4a78      	ldr	r2, [pc, #480]	@ (8003448 <HAL_I2C_Init+0x280>)
 8003266:	fba2 2303 	umull	r2, r3, r2, r3
 800326a:	0c9b      	lsrs	r3, r3, #18
 800326c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68ba      	ldr	r2, [r7, #8]
 800327e:	430a      	orrs	r2, r1
 8003280:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	6a1b      	ldr	r3, [r3, #32]
 8003288:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	4a6a      	ldr	r2, [pc, #424]	@ (800343c <HAL_I2C_Init+0x274>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d802      	bhi.n	800329c <HAL_I2C_Init+0xd4>
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	3301      	adds	r3, #1
 800329a:	e009      	b.n	80032b0 <HAL_I2C_Init+0xe8>
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80032a2:	fb02 f303 	mul.w	r3, r2, r3
 80032a6:	4a69      	ldr	r2, [pc, #420]	@ (800344c <HAL_I2C_Init+0x284>)
 80032a8:	fba2 2303 	umull	r2, r3, r2, r3
 80032ac:	099b      	lsrs	r3, r3, #6
 80032ae:	3301      	adds	r3, #1
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	6812      	ldr	r2, [r2, #0]
 80032b4:	430b      	orrs	r3, r1
 80032b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	69db      	ldr	r3, [r3, #28]
 80032be:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80032c2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	495c      	ldr	r1, [pc, #368]	@ (800343c <HAL_I2C_Init+0x274>)
 80032cc:	428b      	cmp	r3, r1
 80032ce:	d819      	bhi.n	8003304 <HAL_I2C_Init+0x13c>
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	1e59      	subs	r1, r3, #1
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	005b      	lsls	r3, r3, #1
 80032da:	fbb1 f3f3 	udiv	r3, r1, r3
 80032de:	1c59      	adds	r1, r3, #1
 80032e0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80032e4:	400b      	ands	r3, r1
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d00a      	beq.n	8003300 <HAL_I2C_Init+0x138>
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	1e59      	subs	r1, r3, #1
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	005b      	lsls	r3, r3, #1
 80032f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80032f8:	3301      	adds	r3, #1
 80032fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032fe:	e051      	b.n	80033a4 <HAL_I2C_Init+0x1dc>
 8003300:	2304      	movs	r3, #4
 8003302:	e04f      	b.n	80033a4 <HAL_I2C_Init+0x1dc>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d111      	bne.n	8003330 <HAL_I2C_Init+0x168>
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	1e58      	subs	r0, r3, #1
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6859      	ldr	r1, [r3, #4]
 8003314:	460b      	mov	r3, r1
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	440b      	add	r3, r1
 800331a:	fbb0 f3f3 	udiv	r3, r0, r3
 800331e:	3301      	adds	r3, #1
 8003320:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003324:	2b00      	cmp	r3, #0
 8003326:	bf0c      	ite	eq
 8003328:	2301      	moveq	r3, #1
 800332a:	2300      	movne	r3, #0
 800332c:	b2db      	uxtb	r3, r3
 800332e:	e012      	b.n	8003356 <HAL_I2C_Init+0x18e>
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	1e58      	subs	r0, r3, #1
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6859      	ldr	r1, [r3, #4]
 8003338:	460b      	mov	r3, r1
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	440b      	add	r3, r1
 800333e:	0099      	lsls	r1, r3, #2
 8003340:	440b      	add	r3, r1
 8003342:	fbb0 f3f3 	udiv	r3, r0, r3
 8003346:	3301      	adds	r3, #1
 8003348:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800334c:	2b00      	cmp	r3, #0
 800334e:	bf0c      	ite	eq
 8003350:	2301      	moveq	r3, #1
 8003352:	2300      	movne	r3, #0
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d001      	beq.n	800335e <HAL_I2C_Init+0x196>
 800335a:	2301      	movs	r3, #1
 800335c:	e022      	b.n	80033a4 <HAL_I2C_Init+0x1dc>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d10e      	bne.n	8003384 <HAL_I2C_Init+0x1bc>
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	1e58      	subs	r0, r3, #1
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6859      	ldr	r1, [r3, #4]
 800336e:	460b      	mov	r3, r1
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	440b      	add	r3, r1
 8003374:	fbb0 f3f3 	udiv	r3, r0, r3
 8003378:	3301      	adds	r3, #1
 800337a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800337e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003382:	e00f      	b.n	80033a4 <HAL_I2C_Init+0x1dc>
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	1e58      	subs	r0, r3, #1
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6859      	ldr	r1, [r3, #4]
 800338c:	460b      	mov	r3, r1
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	440b      	add	r3, r1
 8003392:	0099      	lsls	r1, r3, #2
 8003394:	440b      	add	r3, r1
 8003396:	fbb0 f3f3 	udiv	r3, r0, r3
 800339a:	3301      	adds	r3, #1
 800339c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033a0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80033a4:	6879      	ldr	r1, [r7, #4]
 80033a6:	6809      	ldr	r1, [r1, #0]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	69da      	ldr	r2, [r3, #28]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6a1b      	ldr	r3, [r3, #32]
 80033be:	431a      	orrs	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	430a      	orrs	r2, r1
 80033c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80033d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	6911      	ldr	r1, [r2, #16]
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	68d2      	ldr	r2, [r2, #12]
 80033de:	4311      	orrs	r1, r2
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	6812      	ldr	r2, [r2, #0]
 80033e4:	430b      	orrs	r3, r1
 80033e6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	695a      	ldr	r2, [r3, #20]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	699b      	ldr	r3, [r3, #24]
 80033fa:	431a      	orrs	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	430a      	orrs	r2, r1
 8003402:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f042 0201 	orr.w	r2, r2, #1
 8003412:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2220      	movs	r2, #32
 800341e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003430:	2300      	movs	r3, #0
}
 8003432:	4618      	mov	r0, r3
 8003434:	3710      	adds	r7, #16
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	000186a0 	.word	0x000186a0
 8003440:	001e847f 	.word	0x001e847f
 8003444:	003d08ff 	.word	0x003d08ff
 8003448:	431bde83 	.word	0x431bde83
 800344c:	10624dd3 	.word	0x10624dd3

08003450 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b088      	sub	sp, #32
 8003454:	af02      	add	r7, sp, #8
 8003456:	60f8      	str	r0, [r7, #12]
 8003458:	607a      	str	r2, [r7, #4]
 800345a:	461a      	mov	r2, r3
 800345c:	460b      	mov	r3, r1
 800345e:	817b      	strh	r3, [r7, #10]
 8003460:	4613      	mov	r3, r2
 8003462:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003464:	f7ff f856 	bl	8002514 <HAL_GetTick>
 8003468:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003470:	b2db      	uxtb	r3, r3
 8003472:	2b20      	cmp	r3, #32
 8003474:	f040 80e0 	bne.w	8003638 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	9300      	str	r3, [sp, #0]
 800347c:	2319      	movs	r3, #25
 800347e:	2201      	movs	r2, #1
 8003480:	4970      	ldr	r1, [pc, #448]	@ (8003644 <HAL_I2C_Master_Transmit+0x1f4>)
 8003482:	68f8      	ldr	r0, [r7, #12]
 8003484:	f000 f964 	bl	8003750 <I2C_WaitOnFlagUntilTimeout>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d001      	beq.n	8003492 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800348e:	2302      	movs	r3, #2
 8003490:	e0d3      	b.n	800363a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003498:	2b01      	cmp	r3, #1
 800349a:	d101      	bne.n	80034a0 <HAL_I2C_Master_Transmit+0x50>
 800349c:	2302      	movs	r3, #2
 800349e:	e0cc      	b.n	800363a <HAL_I2C_Master_Transmit+0x1ea>
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0301 	and.w	r3, r3, #1
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d007      	beq.n	80034c6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f042 0201 	orr.w	r2, r2, #1
 80034c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034d4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2221      	movs	r2, #33	@ 0x21
 80034da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2210      	movs	r2, #16
 80034e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2200      	movs	r2, #0
 80034ea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	893a      	ldrh	r2, [r7, #8]
 80034f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034fc:	b29a      	uxth	r2, r3
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	4a50      	ldr	r2, [pc, #320]	@ (8003648 <HAL_I2C_Master_Transmit+0x1f8>)
 8003506:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003508:	8979      	ldrh	r1, [r7, #10]
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	6a3a      	ldr	r2, [r7, #32]
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f000 f89c 	bl	800364c <I2C_MasterRequestWrite>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d001      	beq.n	800351e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e08d      	b.n	800363a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800351e:	2300      	movs	r3, #0
 8003520:	613b      	str	r3, [r7, #16]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	695b      	ldr	r3, [r3, #20]
 8003528:	613b      	str	r3, [r7, #16]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	699b      	ldr	r3, [r3, #24]
 8003530:	613b      	str	r3, [r7, #16]
 8003532:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003534:	e066      	b.n	8003604 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003536:	697a      	ldr	r2, [r7, #20]
 8003538:	6a39      	ldr	r1, [r7, #32]
 800353a:	68f8      	ldr	r0, [r7, #12]
 800353c:	f000 fa22 	bl	8003984 <I2C_WaitOnTXEFlagUntilTimeout>
 8003540:	4603      	mov	r3, r0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d00d      	beq.n	8003562 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354a:	2b04      	cmp	r3, #4
 800354c:	d107      	bne.n	800355e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800355c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e06b      	b.n	800363a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003566:	781a      	ldrb	r2, [r3, #0]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003572:	1c5a      	adds	r2, r3, #1
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800357c:	b29b      	uxth	r3, r3
 800357e:	3b01      	subs	r3, #1
 8003580:	b29a      	uxth	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800358a:	3b01      	subs	r3, #1
 800358c:	b29a      	uxth	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	695b      	ldr	r3, [r3, #20]
 8003598:	f003 0304 	and.w	r3, r3, #4
 800359c:	2b04      	cmp	r3, #4
 800359e:	d11b      	bne.n	80035d8 <HAL_I2C_Master_Transmit+0x188>
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d017      	beq.n	80035d8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ac:	781a      	ldrb	r2, [r3, #0]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b8:	1c5a      	adds	r2, r3, #1
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	3b01      	subs	r3, #1
 80035c6:	b29a      	uxth	r2, r3
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035d0:	3b01      	subs	r3, #1
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035d8:	697a      	ldr	r2, [r7, #20]
 80035da:	6a39      	ldr	r1, [r7, #32]
 80035dc:	68f8      	ldr	r0, [r7, #12]
 80035de:	f000 fa19 	bl	8003a14 <I2C_WaitOnBTFFlagUntilTimeout>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00d      	beq.n	8003604 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ec:	2b04      	cmp	r3, #4
 80035ee:	d107      	bne.n	8003600 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035fe:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e01a      	b.n	800363a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003608:	2b00      	cmp	r3, #0
 800360a:	d194      	bne.n	8003536 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800361a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2220      	movs	r2, #32
 8003620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003634:	2300      	movs	r3, #0
 8003636:	e000      	b.n	800363a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003638:	2302      	movs	r3, #2
  }
}
 800363a:	4618      	mov	r0, r3
 800363c:	3718      	adds	r7, #24
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	00100002 	.word	0x00100002
 8003648:	ffff0000 	.word	0xffff0000

0800364c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b088      	sub	sp, #32
 8003650:	af02      	add	r7, sp, #8
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	607a      	str	r2, [r7, #4]
 8003656:	603b      	str	r3, [r7, #0]
 8003658:	460b      	mov	r3, r1
 800365a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003660:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	2b08      	cmp	r3, #8
 8003666:	d006      	beq.n	8003676 <I2C_MasterRequestWrite+0x2a>
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	2b01      	cmp	r3, #1
 800366c:	d003      	beq.n	8003676 <I2C_MasterRequestWrite+0x2a>
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003674:	d108      	bne.n	8003688 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003684:	601a      	str	r2, [r3, #0]
 8003686:	e00b      	b.n	80036a0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800368c:	2b12      	cmp	r3, #18
 800368e:	d107      	bne.n	80036a0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800369e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	9300      	str	r3, [sp, #0]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80036ac:	68f8      	ldr	r0, [r7, #12]
 80036ae:	f000 f84f 	bl	8003750 <I2C_WaitOnFlagUntilTimeout>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d00d      	beq.n	80036d4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036c6:	d103      	bne.n	80036d0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036ce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80036d0:	2303      	movs	r3, #3
 80036d2:	e035      	b.n	8003740 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	691b      	ldr	r3, [r3, #16]
 80036d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036dc:	d108      	bne.n	80036f0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036de:	897b      	ldrh	r3, [r7, #10]
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	461a      	mov	r2, r3
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80036ec:	611a      	str	r2, [r3, #16]
 80036ee:	e01b      	b.n	8003728 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80036f0:	897b      	ldrh	r3, [r7, #10]
 80036f2:	11db      	asrs	r3, r3, #7
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	f003 0306 	and.w	r3, r3, #6
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	f063 030f 	orn	r3, r3, #15
 8003700:	b2da      	uxtb	r2, r3
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	490e      	ldr	r1, [pc, #56]	@ (8003748 <I2C_MasterRequestWrite+0xfc>)
 800370e:	68f8      	ldr	r0, [r7, #12]
 8003710:	f000 f898 	bl	8003844 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d001      	beq.n	800371e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e010      	b.n	8003740 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800371e:	897b      	ldrh	r3, [r7, #10]
 8003720:	b2da      	uxtb	r2, r3
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	4907      	ldr	r1, [pc, #28]	@ (800374c <I2C_MasterRequestWrite+0x100>)
 800372e:	68f8      	ldr	r0, [r7, #12]
 8003730:	f000 f888 	bl	8003844 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d001      	beq.n	800373e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e000      	b.n	8003740 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800373e:	2300      	movs	r3, #0
}
 8003740:	4618      	mov	r0, r3
 8003742:	3718      	adds	r7, #24
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	00010008 	.word	0x00010008
 800374c:	00010002 	.word	0x00010002

08003750 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b084      	sub	sp, #16
 8003754:	af00      	add	r7, sp, #0
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	603b      	str	r3, [r7, #0]
 800375c:	4613      	mov	r3, r2
 800375e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003760:	e048      	b.n	80037f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003768:	d044      	beq.n	80037f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800376a:	f7fe fed3 	bl	8002514 <HAL_GetTick>
 800376e:	4602      	mov	r2, r0
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	683a      	ldr	r2, [r7, #0]
 8003776:	429a      	cmp	r2, r3
 8003778:	d302      	bcc.n	8003780 <I2C_WaitOnFlagUntilTimeout+0x30>
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d139      	bne.n	80037f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	0c1b      	lsrs	r3, r3, #16
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b01      	cmp	r3, #1
 8003788:	d10d      	bne.n	80037a6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	695b      	ldr	r3, [r3, #20]
 8003790:	43da      	mvns	r2, r3
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	4013      	ands	r3, r2
 8003796:	b29b      	uxth	r3, r3
 8003798:	2b00      	cmp	r3, #0
 800379a:	bf0c      	ite	eq
 800379c:	2301      	moveq	r3, #1
 800379e:	2300      	movne	r3, #0
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	461a      	mov	r2, r3
 80037a4:	e00c      	b.n	80037c0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	699b      	ldr	r3, [r3, #24]
 80037ac:	43da      	mvns	r2, r3
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	4013      	ands	r3, r2
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	bf0c      	ite	eq
 80037b8:	2301      	moveq	r3, #1
 80037ba:	2300      	movne	r3, #0
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	461a      	mov	r2, r3
 80037c0:	79fb      	ldrb	r3, [r7, #7]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d116      	bne.n	80037f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2200      	movs	r2, #0
 80037ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2220      	movs	r2, #32
 80037d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2200      	movs	r2, #0
 80037d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e0:	f043 0220 	orr.w	r2, r3, #32
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2200      	movs	r2, #0
 80037ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e023      	b.n	800383c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	0c1b      	lsrs	r3, r3, #16
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d10d      	bne.n	800381a <I2C_WaitOnFlagUntilTimeout+0xca>
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	695b      	ldr	r3, [r3, #20]
 8003804:	43da      	mvns	r2, r3
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	4013      	ands	r3, r2
 800380a:	b29b      	uxth	r3, r3
 800380c:	2b00      	cmp	r3, #0
 800380e:	bf0c      	ite	eq
 8003810:	2301      	moveq	r3, #1
 8003812:	2300      	movne	r3, #0
 8003814:	b2db      	uxtb	r3, r3
 8003816:	461a      	mov	r2, r3
 8003818:	e00c      	b.n	8003834 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	43da      	mvns	r2, r3
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	4013      	ands	r3, r2
 8003826:	b29b      	uxth	r3, r3
 8003828:	2b00      	cmp	r3, #0
 800382a:	bf0c      	ite	eq
 800382c:	2301      	moveq	r3, #1
 800382e:	2300      	movne	r3, #0
 8003830:	b2db      	uxtb	r3, r3
 8003832:	461a      	mov	r2, r3
 8003834:	79fb      	ldrb	r3, [r7, #7]
 8003836:	429a      	cmp	r2, r3
 8003838:	d093      	beq.n	8003762 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800383a:	2300      	movs	r3, #0
}
 800383c:	4618      	mov	r0, r3
 800383e:	3710      	adds	r7, #16
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	607a      	str	r2, [r7, #4]
 8003850:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003852:	e071      	b.n	8003938 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	695b      	ldr	r3, [r3, #20]
 800385a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800385e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003862:	d123      	bne.n	80038ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003872:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800387c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2200      	movs	r2, #0
 8003882:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2220      	movs	r2, #32
 8003888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003898:	f043 0204 	orr.w	r2, r3, #4
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e067      	b.n	800397c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b2:	d041      	beq.n	8003938 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038b4:	f7fe fe2e 	bl	8002514 <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d302      	bcc.n	80038ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d136      	bne.n	8003938 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	0c1b      	lsrs	r3, r3, #16
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	d10c      	bne.n	80038ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	695b      	ldr	r3, [r3, #20]
 80038da:	43da      	mvns	r2, r3
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	4013      	ands	r3, r2
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	bf14      	ite	ne
 80038e6:	2301      	movne	r3, #1
 80038e8:	2300      	moveq	r3, #0
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	e00b      	b.n	8003906 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	699b      	ldr	r3, [r3, #24]
 80038f4:	43da      	mvns	r2, r3
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	4013      	ands	r3, r2
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	bf14      	ite	ne
 8003900:	2301      	movne	r3, #1
 8003902:	2300      	moveq	r3, #0
 8003904:	b2db      	uxtb	r3, r3
 8003906:	2b00      	cmp	r3, #0
 8003908:	d016      	beq.n	8003938 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2200      	movs	r2, #0
 800390e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2220      	movs	r2, #32
 8003914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003924:	f043 0220 	orr.w	r2, r3, #32
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2200      	movs	r2, #0
 8003930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e021      	b.n	800397c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	0c1b      	lsrs	r3, r3, #16
 800393c:	b2db      	uxtb	r3, r3
 800393e:	2b01      	cmp	r3, #1
 8003940:	d10c      	bne.n	800395c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	695b      	ldr	r3, [r3, #20]
 8003948:	43da      	mvns	r2, r3
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	4013      	ands	r3, r2
 800394e:	b29b      	uxth	r3, r3
 8003950:	2b00      	cmp	r3, #0
 8003952:	bf14      	ite	ne
 8003954:	2301      	movne	r3, #1
 8003956:	2300      	moveq	r3, #0
 8003958:	b2db      	uxtb	r3, r3
 800395a:	e00b      	b.n	8003974 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	699b      	ldr	r3, [r3, #24]
 8003962:	43da      	mvns	r2, r3
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	4013      	ands	r3, r2
 8003968:	b29b      	uxth	r3, r3
 800396a:	2b00      	cmp	r3, #0
 800396c:	bf14      	ite	ne
 800396e:	2301      	movne	r3, #1
 8003970:	2300      	moveq	r3, #0
 8003972:	b2db      	uxtb	r3, r3
 8003974:	2b00      	cmp	r3, #0
 8003976:	f47f af6d 	bne.w	8003854 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800397a:	2300      	movs	r3, #0
}
 800397c:	4618      	mov	r0, r3
 800397e:	3710      	adds	r7, #16
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003990:	e034      	b.n	80039fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003992:	68f8      	ldr	r0, [r7, #12]
 8003994:	f000 f886 	bl	8003aa4 <I2C_IsAcknowledgeFailed>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d001      	beq.n	80039a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e034      	b.n	8003a0c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039a8:	d028      	beq.n	80039fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039aa:	f7fe fdb3 	bl	8002514 <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	68ba      	ldr	r2, [r7, #8]
 80039b6:	429a      	cmp	r2, r3
 80039b8:	d302      	bcc.n	80039c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d11d      	bne.n	80039fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039ca:	2b80      	cmp	r3, #128	@ 0x80
 80039cc:	d016      	beq.n	80039fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2220      	movs	r2, #32
 80039d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e8:	f043 0220 	orr.w	r2, r3, #32
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e007      	b.n	8003a0c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	695b      	ldr	r3, [r3, #20]
 8003a02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a06:	2b80      	cmp	r3, #128	@ 0x80
 8003a08:	d1c3      	bne.n	8003992 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3710      	adds	r7, #16
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	60b9      	str	r1, [r7, #8]
 8003a1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a20:	e034      	b.n	8003a8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a22:	68f8      	ldr	r0, [r7, #12]
 8003a24:	f000 f83e 	bl	8003aa4 <I2C_IsAcknowledgeFailed>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e034      	b.n	8003a9c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a38:	d028      	beq.n	8003a8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a3a:	f7fe fd6b 	bl	8002514 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	68ba      	ldr	r2, [r7, #8]
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d302      	bcc.n	8003a50 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d11d      	bne.n	8003a8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	695b      	ldr	r3, [r3, #20]
 8003a56:	f003 0304 	and.w	r3, r3, #4
 8003a5a:	2b04      	cmp	r3, #4
 8003a5c:	d016      	beq.n	8003a8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2220      	movs	r2, #32
 8003a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a78:	f043 0220 	orr.w	r2, r3, #32
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2200      	movs	r2, #0
 8003a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	e007      	b.n	8003a9c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	f003 0304 	and.w	r3, r3, #4
 8003a96:	2b04      	cmp	r3, #4
 8003a98:	d1c3      	bne.n	8003a22 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a9a:	2300      	movs	r3, #0
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3710      	adds	r7, #16
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	695b      	ldr	r3, [r3, #20]
 8003ab2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ab6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003aba:	d11b      	bne.n	8003af4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ac4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2220      	movs	r2, #32
 8003ad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae0:	f043 0204 	orr.w	r2, r3, #4
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e000      	b.n	8003af6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003af4:	2300      	movs	r3, #0
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr
	...

08003b04 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b086      	sub	sp, #24
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d101      	bne.n	8003b16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e267      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d075      	beq.n	8003c0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b22:	4b88      	ldr	r3, [pc, #544]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f003 030c 	and.w	r3, r3, #12
 8003b2a:	2b04      	cmp	r3, #4
 8003b2c:	d00c      	beq.n	8003b48 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b2e:	4b85      	ldr	r3, [pc, #532]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b36:	2b08      	cmp	r3, #8
 8003b38:	d112      	bne.n	8003b60 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b3a:	4b82      	ldr	r3, [pc, #520]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b46:	d10b      	bne.n	8003b60 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b48:	4b7e      	ldr	r3, [pc, #504]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d05b      	beq.n	8003c0c <HAL_RCC_OscConfig+0x108>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d157      	bne.n	8003c0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e242      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b68:	d106      	bne.n	8003b78 <HAL_RCC_OscConfig+0x74>
 8003b6a:	4b76      	ldr	r3, [pc, #472]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a75      	ldr	r2, [pc, #468]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b74:	6013      	str	r3, [r2, #0]
 8003b76:	e01d      	b.n	8003bb4 <HAL_RCC_OscConfig+0xb0>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b80:	d10c      	bne.n	8003b9c <HAL_RCC_OscConfig+0x98>
 8003b82:	4b70      	ldr	r3, [pc, #448]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a6f      	ldr	r2, [pc, #444]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b8c:	6013      	str	r3, [r2, #0]
 8003b8e:	4b6d      	ldr	r3, [pc, #436]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a6c      	ldr	r2, [pc, #432]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b98:	6013      	str	r3, [r2, #0]
 8003b9a:	e00b      	b.n	8003bb4 <HAL_RCC_OscConfig+0xb0>
 8003b9c:	4b69      	ldr	r3, [pc, #420]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a68      	ldr	r2, [pc, #416]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003ba2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ba6:	6013      	str	r3, [r2, #0]
 8003ba8:	4b66      	ldr	r3, [pc, #408]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a65      	ldr	r2, [pc, #404]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003bae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d013      	beq.n	8003be4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bbc:	f7fe fcaa 	bl	8002514 <HAL_GetTick>
 8003bc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bc2:	e008      	b.n	8003bd6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bc4:	f7fe fca6 	bl	8002514 <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	2b64      	cmp	r3, #100	@ 0x64
 8003bd0:	d901      	bls.n	8003bd6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	e207      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bd6:	4b5b      	ldr	r3, [pc, #364]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d0f0      	beq.n	8003bc4 <HAL_RCC_OscConfig+0xc0>
 8003be2:	e014      	b.n	8003c0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003be4:	f7fe fc96 	bl	8002514 <HAL_GetTick>
 8003be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bea:	e008      	b.n	8003bfe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bec:	f7fe fc92 	bl	8002514 <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	2b64      	cmp	r3, #100	@ 0x64
 8003bf8:	d901      	bls.n	8003bfe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e1f3      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bfe:	4b51      	ldr	r3, [pc, #324]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d1f0      	bne.n	8003bec <HAL_RCC_OscConfig+0xe8>
 8003c0a:	e000      	b.n	8003c0e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d063      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c1a:	4b4a      	ldr	r3, [pc, #296]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	f003 030c 	and.w	r3, r3, #12
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d00b      	beq.n	8003c3e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c26:	4b47      	ldr	r3, [pc, #284]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c2e:	2b08      	cmp	r3, #8
 8003c30:	d11c      	bne.n	8003c6c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c32:	4b44      	ldr	r3, [pc, #272]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d116      	bne.n	8003c6c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c3e:	4b41      	ldr	r3, [pc, #260]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d005      	beq.n	8003c56 <HAL_RCC_OscConfig+0x152>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d001      	beq.n	8003c56 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e1c7      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c56:	4b3b      	ldr	r3, [pc, #236]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	00db      	lsls	r3, r3, #3
 8003c64:	4937      	ldr	r1, [pc, #220]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c6a:	e03a      	b.n	8003ce2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d020      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c74:	4b34      	ldr	r3, [pc, #208]	@ (8003d48 <HAL_RCC_OscConfig+0x244>)
 8003c76:	2201      	movs	r2, #1
 8003c78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c7a:	f7fe fc4b 	bl	8002514 <HAL_GetTick>
 8003c7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c80:	e008      	b.n	8003c94 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c82:	f7fe fc47 	bl	8002514 <HAL_GetTick>
 8003c86:	4602      	mov	r2, r0
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d901      	bls.n	8003c94 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c90:	2303      	movs	r3, #3
 8003c92:	e1a8      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c94:	4b2b      	ldr	r3, [pc, #172]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0302 	and.w	r3, r3, #2
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d0f0      	beq.n	8003c82 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ca0:	4b28      	ldr	r3, [pc, #160]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	691b      	ldr	r3, [r3, #16]
 8003cac:	00db      	lsls	r3, r3, #3
 8003cae:	4925      	ldr	r1, [pc, #148]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	600b      	str	r3, [r1, #0]
 8003cb4:	e015      	b.n	8003ce2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cb6:	4b24      	ldr	r3, [pc, #144]	@ (8003d48 <HAL_RCC_OscConfig+0x244>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cbc:	f7fe fc2a 	bl	8002514 <HAL_GetTick>
 8003cc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cc2:	e008      	b.n	8003cd6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cc4:	f7fe fc26 	bl	8002514 <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d901      	bls.n	8003cd6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e187      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cd6:	4b1b      	ldr	r3, [pc, #108]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0302 	and.w	r3, r3, #2
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1f0      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0308 	and.w	r3, r3, #8
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d036      	beq.n	8003d5c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d016      	beq.n	8003d24 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cf6:	4b15      	ldr	r3, [pc, #84]	@ (8003d4c <HAL_RCC_OscConfig+0x248>)
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cfc:	f7fe fc0a 	bl	8002514 <HAL_GetTick>
 8003d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d02:	e008      	b.n	8003d16 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d04:	f7fe fc06 	bl	8002514 <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d901      	bls.n	8003d16 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e167      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d16:	4b0b      	ldr	r3, [pc, #44]	@ (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003d18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d0f0      	beq.n	8003d04 <HAL_RCC_OscConfig+0x200>
 8003d22:	e01b      	b.n	8003d5c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d24:	4b09      	ldr	r3, [pc, #36]	@ (8003d4c <HAL_RCC_OscConfig+0x248>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d2a:	f7fe fbf3 	bl	8002514 <HAL_GetTick>
 8003d2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d30:	e00e      	b.n	8003d50 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d32:	f7fe fbef 	bl	8002514 <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d907      	bls.n	8003d50 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d40:	2303      	movs	r3, #3
 8003d42:	e150      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
 8003d44:	40023800 	.word	0x40023800
 8003d48:	42470000 	.word	0x42470000
 8003d4c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d50:	4b88      	ldr	r3, [pc, #544]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003d52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1ea      	bne.n	8003d32 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0304 	and.w	r3, r3, #4
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f000 8097 	beq.w	8003e98 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d6e:	4b81      	ldr	r3, [pc, #516]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10f      	bne.n	8003d9a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	60bb      	str	r3, [r7, #8]
 8003d7e:	4b7d      	ldr	r3, [pc, #500]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d82:	4a7c      	ldr	r2, [pc, #496]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003d84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d88:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d8a:	4b7a      	ldr	r3, [pc, #488]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d92:	60bb      	str	r3, [r7, #8]
 8003d94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d96:	2301      	movs	r3, #1
 8003d98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d9a:	4b77      	ldr	r3, [pc, #476]	@ (8003f78 <HAL_RCC_OscConfig+0x474>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d118      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003da6:	4b74      	ldr	r3, [pc, #464]	@ (8003f78 <HAL_RCC_OscConfig+0x474>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a73      	ldr	r2, [pc, #460]	@ (8003f78 <HAL_RCC_OscConfig+0x474>)
 8003dac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003db0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003db2:	f7fe fbaf 	bl	8002514 <HAL_GetTick>
 8003db6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003db8:	e008      	b.n	8003dcc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dba:	f7fe fbab 	bl	8002514 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d901      	bls.n	8003dcc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e10c      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dcc:	4b6a      	ldr	r3, [pc, #424]	@ (8003f78 <HAL_RCC_OscConfig+0x474>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d0f0      	beq.n	8003dba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d106      	bne.n	8003dee <HAL_RCC_OscConfig+0x2ea>
 8003de0:	4b64      	ldr	r3, [pc, #400]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003de2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003de4:	4a63      	ldr	r2, [pc, #396]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003de6:	f043 0301 	orr.w	r3, r3, #1
 8003dea:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dec:	e01c      	b.n	8003e28 <HAL_RCC_OscConfig+0x324>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	2b05      	cmp	r3, #5
 8003df4:	d10c      	bne.n	8003e10 <HAL_RCC_OscConfig+0x30c>
 8003df6:	4b5f      	ldr	r3, [pc, #380]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003df8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dfa:	4a5e      	ldr	r2, [pc, #376]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003dfc:	f043 0304 	orr.w	r3, r3, #4
 8003e00:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e02:	4b5c      	ldr	r3, [pc, #368]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e06:	4a5b      	ldr	r2, [pc, #364]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e08:	f043 0301 	orr.w	r3, r3, #1
 8003e0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e0e:	e00b      	b.n	8003e28 <HAL_RCC_OscConfig+0x324>
 8003e10:	4b58      	ldr	r3, [pc, #352]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e14:	4a57      	ldr	r2, [pc, #348]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e16:	f023 0301 	bic.w	r3, r3, #1
 8003e1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e1c:	4b55      	ldr	r3, [pc, #340]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e20:	4a54      	ldr	r2, [pc, #336]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e22:	f023 0304 	bic.w	r3, r3, #4
 8003e26:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d015      	beq.n	8003e5c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e30:	f7fe fb70 	bl	8002514 <HAL_GetTick>
 8003e34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e36:	e00a      	b.n	8003e4e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e38:	f7fe fb6c 	bl	8002514 <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d901      	bls.n	8003e4e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e0cb      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e4e:	4b49      	ldr	r3, [pc, #292]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e52:	f003 0302 	and.w	r3, r3, #2
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d0ee      	beq.n	8003e38 <HAL_RCC_OscConfig+0x334>
 8003e5a:	e014      	b.n	8003e86 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e5c:	f7fe fb5a 	bl	8002514 <HAL_GetTick>
 8003e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e62:	e00a      	b.n	8003e7a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e64:	f7fe fb56 	bl	8002514 <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e0b5      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e7a:	4b3e      	ldr	r3, [pc, #248]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d1ee      	bne.n	8003e64 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e86:	7dfb      	ldrb	r3, [r7, #23]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d105      	bne.n	8003e98 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e8c:	4b39      	ldr	r3, [pc, #228]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e90:	4a38      	ldr	r2, [pc, #224]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e96:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	699b      	ldr	r3, [r3, #24]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	f000 80a1 	beq.w	8003fe4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ea2:	4b34      	ldr	r3, [pc, #208]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f003 030c 	and.w	r3, r3, #12
 8003eaa:	2b08      	cmp	r3, #8
 8003eac:	d05c      	beq.n	8003f68 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	699b      	ldr	r3, [r3, #24]
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d141      	bne.n	8003f3a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eb6:	4b31      	ldr	r3, [pc, #196]	@ (8003f7c <HAL_RCC_OscConfig+0x478>)
 8003eb8:	2200      	movs	r2, #0
 8003eba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ebc:	f7fe fb2a 	bl	8002514 <HAL_GetTick>
 8003ec0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ec2:	e008      	b.n	8003ed6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ec4:	f7fe fb26 	bl	8002514 <HAL_GetTick>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	2b02      	cmp	r3, #2
 8003ed0:	d901      	bls.n	8003ed6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	e087      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ed6:	4b27      	ldr	r3, [pc, #156]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d1f0      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	69da      	ldr	r2, [r3, #28]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a1b      	ldr	r3, [r3, #32]
 8003eea:	431a      	orrs	r2, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef0:	019b      	lsls	r3, r3, #6
 8003ef2:	431a      	orrs	r2, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef8:	085b      	lsrs	r3, r3, #1
 8003efa:	3b01      	subs	r3, #1
 8003efc:	041b      	lsls	r3, r3, #16
 8003efe:	431a      	orrs	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f04:	061b      	lsls	r3, r3, #24
 8003f06:	491b      	ldr	r1, [pc, #108]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f0c:	4b1b      	ldr	r3, [pc, #108]	@ (8003f7c <HAL_RCC_OscConfig+0x478>)
 8003f0e:	2201      	movs	r2, #1
 8003f10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f12:	f7fe faff 	bl	8002514 <HAL_GetTick>
 8003f16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f18:	e008      	b.n	8003f2c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f1a:	f7fe fafb 	bl	8002514 <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	d901      	bls.n	8003f2c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e05c      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f2c:	4b11      	ldr	r3, [pc, #68]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d0f0      	beq.n	8003f1a <HAL_RCC_OscConfig+0x416>
 8003f38:	e054      	b.n	8003fe4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f3a:	4b10      	ldr	r3, [pc, #64]	@ (8003f7c <HAL_RCC_OscConfig+0x478>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f40:	f7fe fae8 	bl	8002514 <HAL_GetTick>
 8003f44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f46:	e008      	b.n	8003f5a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f48:	f7fe fae4 	bl	8002514 <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e045      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f5a:	4b06      	ldr	r3, [pc, #24]	@ (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d1f0      	bne.n	8003f48 <HAL_RCC_OscConfig+0x444>
 8003f66:	e03d      	b.n	8003fe4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	699b      	ldr	r3, [r3, #24]
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d107      	bne.n	8003f80 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e038      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
 8003f74:	40023800 	.word	0x40023800
 8003f78:	40007000 	.word	0x40007000
 8003f7c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f80:	4b1b      	ldr	r3, [pc, #108]	@ (8003ff0 <HAL_RCC_OscConfig+0x4ec>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d028      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d121      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d11a      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003fb6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d111      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fc6:	085b      	lsrs	r3, r3, #1
 8003fc8:	3b01      	subs	r3, #1
 8003fca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d107      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fda:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d001      	beq.n	8003fe4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e000      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3718      	adds	r7, #24
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	40023800 	.word	0x40023800

08003ff4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d101      	bne.n	8004008 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e0cc      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004008:	4b68      	ldr	r3, [pc, #416]	@ (80041ac <HAL_RCC_ClockConfig+0x1b8>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0307 	and.w	r3, r3, #7
 8004010:	683a      	ldr	r2, [r7, #0]
 8004012:	429a      	cmp	r2, r3
 8004014:	d90c      	bls.n	8004030 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004016:	4b65      	ldr	r3, [pc, #404]	@ (80041ac <HAL_RCC_ClockConfig+0x1b8>)
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	b2d2      	uxtb	r2, r2
 800401c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800401e:	4b63      	ldr	r3, [pc, #396]	@ (80041ac <HAL_RCC_ClockConfig+0x1b8>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0307 	and.w	r3, r3, #7
 8004026:	683a      	ldr	r2, [r7, #0]
 8004028:	429a      	cmp	r2, r3
 800402a:	d001      	beq.n	8004030 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e0b8      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0302 	and.w	r3, r3, #2
 8004038:	2b00      	cmp	r3, #0
 800403a:	d020      	beq.n	800407e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0304 	and.w	r3, r3, #4
 8004044:	2b00      	cmp	r3, #0
 8004046:	d005      	beq.n	8004054 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004048:	4b59      	ldr	r3, [pc, #356]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	4a58      	ldr	r2, [pc, #352]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 800404e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004052:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0308 	and.w	r3, r3, #8
 800405c:	2b00      	cmp	r3, #0
 800405e:	d005      	beq.n	800406c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004060:	4b53      	ldr	r3, [pc, #332]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	4a52      	ldr	r2, [pc, #328]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004066:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800406a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800406c:	4b50      	ldr	r3, [pc, #320]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	494d      	ldr	r1, [pc, #308]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 800407a:	4313      	orrs	r3, r2
 800407c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0301 	and.w	r3, r3, #1
 8004086:	2b00      	cmp	r3, #0
 8004088:	d044      	beq.n	8004114 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	2b01      	cmp	r3, #1
 8004090:	d107      	bne.n	80040a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004092:	4b47      	ldr	r3, [pc, #284]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800409a:	2b00      	cmp	r3, #0
 800409c:	d119      	bne.n	80040d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e07f      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	2b02      	cmp	r3, #2
 80040a8:	d003      	beq.n	80040b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040ae:	2b03      	cmp	r3, #3
 80040b0:	d107      	bne.n	80040c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040b2:	4b3f      	ldr	r3, [pc, #252]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d109      	bne.n	80040d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e06f      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040c2:	4b3b      	ldr	r3, [pc, #236]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0302 	and.w	r3, r3, #2
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d101      	bne.n	80040d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e067      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040d2:	4b37      	ldr	r3, [pc, #220]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f023 0203 	bic.w	r2, r3, #3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	4934      	ldr	r1, [pc, #208]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 80040e0:	4313      	orrs	r3, r2
 80040e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040e4:	f7fe fa16 	bl	8002514 <HAL_GetTick>
 80040e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ea:	e00a      	b.n	8004102 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040ec:	f7fe fa12 	bl	8002514 <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e04f      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004102:	4b2b      	ldr	r3, [pc, #172]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f003 020c 	and.w	r2, r3, #12
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	429a      	cmp	r2, r3
 8004112:	d1eb      	bne.n	80040ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004114:	4b25      	ldr	r3, [pc, #148]	@ (80041ac <HAL_RCC_ClockConfig+0x1b8>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0307 	and.w	r3, r3, #7
 800411c:	683a      	ldr	r2, [r7, #0]
 800411e:	429a      	cmp	r2, r3
 8004120:	d20c      	bcs.n	800413c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004122:	4b22      	ldr	r3, [pc, #136]	@ (80041ac <HAL_RCC_ClockConfig+0x1b8>)
 8004124:	683a      	ldr	r2, [r7, #0]
 8004126:	b2d2      	uxtb	r2, r2
 8004128:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800412a:	4b20      	ldr	r3, [pc, #128]	@ (80041ac <HAL_RCC_ClockConfig+0x1b8>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0307 	and.w	r3, r3, #7
 8004132:	683a      	ldr	r2, [r7, #0]
 8004134:	429a      	cmp	r2, r3
 8004136:	d001      	beq.n	800413c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e032      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0304 	and.w	r3, r3, #4
 8004144:	2b00      	cmp	r3, #0
 8004146:	d008      	beq.n	800415a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004148:	4b19      	ldr	r3, [pc, #100]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	4916      	ldr	r1, [pc, #88]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004156:	4313      	orrs	r3, r2
 8004158:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0308 	and.w	r3, r3, #8
 8004162:	2b00      	cmp	r3, #0
 8004164:	d009      	beq.n	800417a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004166:	4b12      	ldr	r3, [pc, #72]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	691b      	ldr	r3, [r3, #16]
 8004172:	00db      	lsls	r3, r3, #3
 8004174:	490e      	ldr	r1, [pc, #56]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004176:	4313      	orrs	r3, r2
 8004178:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800417a:	f000 f821 	bl	80041c0 <HAL_RCC_GetSysClockFreq>
 800417e:	4602      	mov	r2, r0
 8004180:	4b0b      	ldr	r3, [pc, #44]	@ (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	091b      	lsrs	r3, r3, #4
 8004186:	f003 030f 	and.w	r3, r3, #15
 800418a:	490a      	ldr	r1, [pc, #40]	@ (80041b4 <HAL_RCC_ClockConfig+0x1c0>)
 800418c:	5ccb      	ldrb	r3, [r1, r3]
 800418e:	fa22 f303 	lsr.w	r3, r2, r3
 8004192:	4a09      	ldr	r2, [pc, #36]	@ (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004194:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004196:	4b09      	ldr	r3, [pc, #36]	@ (80041bc <HAL_RCC_ClockConfig+0x1c8>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4618      	mov	r0, r3
 800419c:	f7fc fe0c 	bl	8000db8 <HAL_InitTick>

  return HAL_OK;
 80041a0:	2300      	movs	r3, #0
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	3710      	adds	r7, #16
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	40023c00 	.word	0x40023c00
 80041b0:	40023800 	.word	0x40023800
 80041b4:	0800a0c8 	.word	0x0800a0c8
 80041b8:	20000000 	.word	0x20000000
 80041bc:	20000004 	.word	0x20000004

080041c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041c4:	b094      	sub	sp, #80	@ 0x50
 80041c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80041c8:	2300      	movs	r3, #0
 80041ca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80041cc:	2300      	movs	r3, #0
 80041ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80041d0:	2300      	movs	r3, #0
 80041d2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80041d4:	2300      	movs	r3, #0
 80041d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041d8:	4b79      	ldr	r3, [pc, #484]	@ (80043c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f003 030c 	and.w	r3, r3, #12
 80041e0:	2b08      	cmp	r3, #8
 80041e2:	d00d      	beq.n	8004200 <HAL_RCC_GetSysClockFreq+0x40>
 80041e4:	2b08      	cmp	r3, #8
 80041e6:	f200 80e1 	bhi.w	80043ac <HAL_RCC_GetSysClockFreq+0x1ec>
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d002      	beq.n	80041f4 <HAL_RCC_GetSysClockFreq+0x34>
 80041ee:	2b04      	cmp	r3, #4
 80041f0:	d003      	beq.n	80041fa <HAL_RCC_GetSysClockFreq+0x3a>
 80041f2:	e0db      	b.n	80043ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80041f4:	4b73      	ldr	r3, [pc, #460]	@ (80043c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80041f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041f8:	e0db      	b.n	80043b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80041fa:	4b73      	ldr	r3, [pc, #460]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x208>)
 80041fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041fe:	e0d8      	b.n	80043b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004200:	4b6f      	ldr	r3, [pc, #444]	@ (80043c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004208:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800420a:	4b6d      	ldr	r3, [pc, #436]	@ (80043c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004212:	2b00      	cmp	r3, #0
 8004214:	d063      	beq.n	80042de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004216:	4b6a      	ldr	r3, [pc, #424]	@ (80043c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	099b      	lsrs	r3, r3, #6
 800421c:	2200      	movs	r2, #0
 800421e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004220:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004224:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004228:	633b      	str	r3, [r7, #48]	@ 0x30
 800422a:	2300      	movs	r3, #0
 800422c:	637b      	str	r3, [r7, #52]	@ 0x34
 800422e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004232:	4622      	mov	r2, r4
 8004234:	462b      	mov	r3, r5
 8004236:	f04f 0000 	mov.w	r0, #0
 800423a:	f04f 0100 	mov.w	r1, #0
 800423e:	0159      	lsls	r1, r3, #5
 8004240:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004244:	0150      	lsls	r0, r2, #5
 8004246:	4602      	mov	r2, r0
 8004248:	460b      	mov	r3, r1
 800424a:	4621      	mov	r1, r4
 800424c:	1a51      	subs	r1, r2, r1
 800424e:	6139      	str	r1, [r7, #16]
 8004250:	4629      	mov	r1, r5
 8004252:	eb63 0301 	sbc.w	r3, r3, r1
 8004256:	617b      	str	r3, [r7, #20]
 8004258:	f04f 0200 	mov.w	r2, #0
 800425c:	f04f 0300 	mov.w	r3, #0
 8004260:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004264:	4659      	mov	r1, fp
 8004266:	018b      	lsls	r3, r1, #6
 8004268:	4651      	mov	r1, sl
 800426a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800426e:	4651      	mov	r1, sl
 8004270:	018a      	lsls	r2, r1, #6
 8004272:	4651      	mov	r1, sl
 8004274:	ebb2 0801 	subs.w	r8, r2, r1
 8004278:	4659      	mov	r1, fp
 800427a:	eb63 0901 	sbc.w	r9, r3, r1
 800427e:	f04f 0200 	mov.w	r2, #0
 8004282:	f04f 0300 	mov.w	r3, #0
 8004286:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800428a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800428e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004292:	4690      	mov	r8, r2
 8004294:	4699      	mov	r9, r3
 8004296:	4623      	mov	r3, r4
 8004298:	eb18 0303 	adds.w	r3, r8, r3
 800429c:	60bb      	str	r3, [r7, #8]
 800429e:	462b      	mov	r3, r5
 80042a0:	eb49 0303 	adc.w	r3, r9, r3
 80042a4:	60fb      	str	r3, [r7, #12]
 80042a6:	f04f 0200 	mov.w	r2, #0
 80042aa:	f04f 0300 	mov.w	r3, #0
 80042ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80042b2:	4629      	mov	r1, r5
 80042b4:	024b      	lsls	r3, r1, #9
 80042b6:	4621      	mov	r1, r4
 80042b8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80042bc:	4621      	mov	r1, r4
 80042be:	024a      	lsls	r2, r1, #9
 80042c0:	4610      	mov	r0, r2
 80042c2:	4619      	mov	r1, r3
 80042c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042c6:	2200      	movs	r2, #0
 80042c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80042d0:	f7fb ffde 	bl	8000290 <__aeabi_uldivmod>
 80042d4:	4602      	mov	r2, r0
 80042d6:	460b      	mov	r3, r1
 80042d8:	4613      	mov	r3, r2
 80042da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042dc:	e058      	b.n	8004390 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042de:	4b38      	ldr	r3, [pc, #224]	@ (80043c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	099b      	lsrs	r3, r3, #6
 80042e4:	2200      	movs	r2, #0
 80042e6:	4618      	mov	r0, r3
 80042e8:	4611      	mov	r1, r2
 80042ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80042ee:	623b      	str	r3, [r7, #32]
 80042f0:	2300      	movs	r3, #0
 80042f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80042f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80042f8:	4642      	mov	r2, r8
 80042fa:	464b      	mov	r3, r9
 80042fc:	f04f 0000 	mov.w	r0, #0
 8004300:	f04f 0100 	mov.w	r1, #0
 8004304:	0159      	lsls	r1, r3, #5
 8004306:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800430a:	0150      	lsls	r0, r2, #5
 800430c:	4602      	mov	r2, r0
 800430e:	460b      	mov	r3, r1
 8004310:	4641      	mov	r1, r8
 8004312:	ebb2 0a01 	subs.w	sl, r2, r1
 8004316:	4649      	mov	r1, r9
 8004318:	eb63 0b01 	sbc.w	fp, r3, r1
 800431c:	f04f 0200 	mov.w	r2, #0
 8004320:	f04f 0300 	mov.w	r3, #0
 8004324:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004328:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800432c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004330:	ebb2 040a 	subs.w	r4, r2, sl
 8004334:	eb63 050b 	sbc.w	r5, r3, fp
 8004338:	f04f 0200 	mov.w	r2, #0
 800433c:	f04f 0300 	mov.w	r3, #0
 8004340:	00eb      	lsls	r3, r5, #3
 8004342:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004346:	00e2      	lsls	r2, r4, #3
 8004348:	4614      	mov	r4, r2
 800434a:	461d      	mov	r5, r3
 800434c:	4643      	mov	r3, r8
 800434e:	18e3      	adds	r3, r4, r3
 8004350:	603b      	str	r3, [r7, #0]
 8004352:	464b      	mov	r3, r9
 8004354:	eb45 0303 	adc.w	r3, r5, r3
 8004358:	607b      	str	r3, [r7, #4]
 800435a:	f04f 0200 	mov.w	r2, #0
 800435e:	f04f 0300 	mov.w	r3, #0
 8004362:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004366:	4629      	mov	r1, r5
 8004368:	028b      	lsls	r3, r1, #10
 800436a:	4621      	mov	r1, r4
 800436c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004370:	4621      	mov	r1, r4
 8004372:	028a      	lsls	r2, r1, #10
 8004374:	4610      	mov	r0, r2
 8004376:	4619      	mov	r1, r3
 8004378:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800437a:	2200      	movs	r2, #0
 800437c:	61bb      	str	r3, [r7, #24]
 800437e:	61fa      	str	r2, [r7, #28]
 8004380:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004384:	f7fb ff84 	bl	8000290 <__aeabi_uldivmod>
 8004388:	4602      	mov	r2, r0
 800438a:	460b      	mov	r3, r1
 800438c:	4613      	mov	r3, r2
 800438e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004390:	4b0b      	ldr	r3, [pc, #44]	@ (80043c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	0c1b      	lsrs	r3, r3, #16
 8004396:	f003 0303 	and.w	r3, r3, #3
 800439a:	3301      	adds	r3, #1
 800439c:	005b      	lsls	r3, r3, #1
 800439e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80043a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80043a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043aa:	e002      	b.n	80043b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80043ac:	4b05      	ldr	r3, [pc, #20]	@ (80043c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80043ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3750      	adds	r7, #80	@ 0x50
 80043b8:	46bd      	mov	sp, r7
 80043ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043be:	bf00      	nop
 80043c0:	40023800 	.word	0x40023800
 80043c4:	00f42400 	.word	0x00f42400
 80043c8:	007a1200 	.word	0x007a1200

080043cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043cc:	b480      	push	{r7}
 80043ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043d0:	4b03      	ldr	r3, [pc, #12]	@ (80043e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80043d2:	681b      	ldr	r3, [r3, #0]
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	20000000 	.word	0x20000000

080043e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80043e8:	f7ff fff0 	bl	80043cc <HAL_RCC_GetHCLKFreq>
 80043ec:	4602      	mov	r2, r0
 80043ee:	4b05      	ldr	r3, [pc, #20]	@ (8004404 <HAL_RCC_GetPCLK1Freq+0x20>)
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	0a9b      	lsrs	r3, r3, #10
 80043f4:	f003 0307 	and.w	r3, r3, #7
 80043f8:	4903      	ldr	r1, [pc, #12]	@ (8004408 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043fa:	5ccb      	ldrb	r3, [r1, r3]
 80043fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004400:	4618      	mov	r0, r3
 8004402:	bd80      	pop	{r7, pc}
 8004404:	40023800 	.word	0x40023800
 8004408:	0800a0d8 	.word	0x0800a0d8

0800440c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004410:	f7ff ffdc 	bl	80043cc <HAL_RCC_GetHCLKFreq>
 8004414:	4602      	mov	r2, r0
 8004416:	4b05      	ldr	r3, [pc, #20]	@ (800442c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	0b5b      	lsrs	r3, r3, #13
 800441c:	f003 0307 	and.w	r3, r3, #7
 8004420:	4903      	ldr	r1, [pc, #12]	@ (8004430 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004422:	5ccb      	ldrb	r3, [r1, r3]
 8004424:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004428:	4618      	mov	r0, r3
 800442a:	bd80      	pop	{r7, pc}
 800442c:	40023800 	.word	0x40023800
 8004430:	0800a0d8 	.word	0x0800a0d8

08004434 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
 800443c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	220f      	movs	r2, #15
 8004442:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004444:	4b12      	ldr	r3, [pc, #72]	@ (8004490 <HAL_RCC_GetClockConfig+0x5c>)
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	f003 0203 	and.w	r2, r3, #3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004450:	4b0f      	ldr	r3, [pc, #60]	@ (8004490 <HAL_RCC_GetClockConfig+0x5c>)
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800445c:	4b0c      	ldr	r3, [pc, #48]	@ (8004490 <HAL_RCC_GetClockConfig+0x5c>)
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004468:	4b09      	ldr	r3, [pc, #36]	@ (8004490 <HAL_RCC_GetClockConfig+0x5c>)
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	08db      	lsrs	r3, r3, #3
 800446e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004476:	4b07      	ldr	r3, [pc, #28]	@ (8004494 <HAL_RCC_GetClockConfig+0x60>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0207 	and.w	r2, r3, #7
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	601a      	str	r2, [r3, #0]
}
 8004482:	bf00      	nop
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr
 800448e:	bf00      	nop
 8004490:	40023800 	.word	0x40023800
 8004494:	40023c00 	.word	0x40023c00

08004498 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b082      	sub	sp, #8
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d101      	bne.n	80044aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
 80044a8:	e07b      	b.n	80045a2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d108      	bne.n	80044c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044ba:	d009      	beq.n	80044d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	61da      	str	r2, [r3, #28]
 80044c2:	e005      	b.n	80044d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d106      	bne.n	80044f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f7fc fb84 	bl	8000bf8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2202      	movs	r2, #2
 80044f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004506:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004518:	431a      	orrs	r2, r3
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	68db      	ldr	r3, [r3, #12]
 800451e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004522:	431a      	orrs	r2, r3
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	691b      	ldr	r3, [r3, #16]
 8004528:	f003 0302 	and.w	r3, r3, #2
 800452c:	431a      	orrs	r2, r3
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	695b      	ldr	r3, [r3, #20]
 8004532:	f003 0301 	and.w	r3, r3, #1
 8004536:	431a      	orrs	r2, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	699b      	ldr	r3, [r3, #24]
 800453c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004540:	431a      	orrs	r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	69db      	ldr	r3, [r3, #28]
 8004546:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800454a:	431a      	orrs	r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6a1b      	ldr	r3, [r3, #32]
 8004550:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004554:	ea42 0103 	orr.w	r1, r2, r3
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800455c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	430a      	orrs	r2, r1
 8004566:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	699b      	ldr	r3, [r3, #24]
 800456c:	0c1b      	lsrs	r3, r3, #16
 800456e:	f003 0104 	and.w	r1, r3, #4
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004576:	f003 0210 	and.w	r2, r3, #16
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	430a      	orrs	r2, r1
 8004580:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	69da      	ldr	r2, [r3, #28]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004590:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80045a0:	2300      	movs	r3, #0
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3708      	adds	r7, #8
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
	...

080045ac <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b086      	sub	sp, #24
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	607a      	str	r2, [r7, #4]
 80045b8:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80045c0:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80045c8:	7dfb      	ldrb	r3, [r7, #23]
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d00c      	beq.n	80045e8 <HAL_SPI_TransmitReceive_DMA+0x3c>
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045d4:	d106      	bne.n	80045e4 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d102      	bne.n	80045e4 <HAL_SPI_TransmitReceive_DMA+0x38>
 80045de:	7dfb      	ldrb	r3, [r7, #23]
 80045e0:	2b04      	cmp	r3, #4
 80045e2:	d001      	beq.n	80045e8 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80045e4:	2302      	movs	r3, #2
 80045e6:	e0cf      	b.n	8004788 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d005      	beq.n	80045fa <HAL_SPI_TransmitReceive_DMA+0x4e>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d002      	beq.n	80045fa <HAL_SPI_TransmitReceive_DMA+0x4e>
 80045f4:	887b      	ldrh	r3, [r7, #2]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d101      	bne.n	80045fe <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e0c4      	b.n	8004788 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004604:	2b01      	cmp	r3, #1
 8004606:	d101      	bne.n	800460c <HAL_SPI_TransmitReceive_DMA+0x60>
 8004608:	2302      	movs	r3, #2
 800460a:	e0bd      	b.n	8004788 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800461a:	b2db      	uxtb	r3, r3
 800461c:	2b04      	cmp	r3, #4
 800461e:	d003      	beq.n	8004628 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2205      	movs	r2, #5
 8004624:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2200      	movs	r2, #0
 800462c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	68ba      	ldr	r2, [r7, #8]
 8004632:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	887a      	ldrh	r2, [r7, #2]
 8004638:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	887a      	ldrh	r2, [r7, #2]
 800463e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	887a      	ldrh	r2, [r7, #2]
 800464a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	887a      	ldrh	r2, [r7, #2]
 8004650:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2200      	movs	r2, #0
 8004656:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2200      	movs	r2, #0
 800465c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b04      	cmp	r3, #4
 8004668:	d108      	bne.n	800467c <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800466e:	4a48      	ldr	r2, [pc, #288]	@ (8004790 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8004670:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004676:	4a47      	ldr	r2, [pc, #284]	@ (8004794 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8004678:	63da      	str	r2, [r3, #60]	@ 0x3c
 800467a:	e007      	b.n	800468c <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004680:	4a45      	ldr	r2, [pc, #276]	@ (8004798 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8004682:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004688:	4a44      	ldr	r2, [pc, #272]	@ (800479c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 800468a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004690:	4a43      	ldr	r2, [pc, #268]	@ (80047a0 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8004692:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004698:	2200      	movs	r2, #0
 800469a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	330c      	adds	r3, #12
 80046a6:	4619      	mov	r1, r3
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046ac:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046b2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80046b4:	f7fe f8ee 	bl	8002894 <HAL_DMA_Start_IT>
 80046b8:	4603      	mov	r3, r0
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d00b      	beq.n	80046d6 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046c2:	f043 0210 	orr.w	r2, r3, #16
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2200      	movs	r2, #0
 80046ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e058      	b.n	8004788 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	685a      	ldr	r2, [r3, #4]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f042 0201 	orr.w	r2, r2, #1
 80046e4:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046ea:	2200      	movs	r2, #0
 80046ec:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046f2:	2200      	movs	r2, #0
 80046f4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046fa:	2200      	movs	r2, #0
 80046fc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004702:	2200      	movs	r2, #0
 8004704:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800470e:	4619      	mov	r1, r3
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	330c      	adds	r3, #12
 8004716:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800471c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800471e:	f7fe f8b9 	bl	8002894 <HAL_DMA_Start_IT>
 8004722:	4603      	mov	r3, r0
 8004724:	2b00      	cmp	r3, #0
 8004726:	d00b      	beq.n	8004740 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800472c:	f043 0210 	orr.w	r2, r3, #16
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e023      	b.n	8004788 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800474a:	2b40      	cmp	r3, #64	@ 0x40
 800474c:	d007      	beq.n	800475e <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800475c:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	685a      	ldr	r2, [r3, #4]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f042 0220 	orr.w	r2, r2, #32
 8004774:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	685a      	ldr	r2, [r3, #4]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f042 0202 	orr.w	r2, r2, #2
 8004784:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004786:	2300      	movs	r3, #0
}
 8004788:	4618      	mov	r0, r3
 800478a:	3718      	adds	r7, #24
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}
 8004790:	08004b2d 	.word	0x08004b2d
 8004794:	080049f5 	.word	0x080049f5
 8004798:	08004b49 	.word	0x08004b49
 800479c:	08004a9d 	.word	0x08004a9d
 80047a0:	08004b65 	.word	0x08004b65

080047a4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b088      	sub	sp, #32
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	099b      	lsrs	r3, r3, #6
 80047c0:	f003 0301 	and.w	r3, r3, #1
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d10f      	bne.n	80047e8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d00a      	beq.n	80047e8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	099b      	lsrs	r3, r3, #6
 80047d6:	f003 0301 	and.w	r3, r3, #1
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d004      	beq.n	80047e8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	4798      	blx	r3
    return;
 80047e6:	e0d7      	b.n	8004998 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80047e8:	69bb      	ldr	r3, [r7, #24]
 80047ea:	085b      	lsrs	r3, r3, #1
 80047ec:	f003 0301 	and.w	r3, r3, #1
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d00a      	beq.n	800480a <HAL_SPI_IRQHandler+0x66>
 80047f4:	69fb      	ldr	r3, [r7, #28]
 80047f6:	09db      	lsrs	r3, r3, #7
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d004      	beq.n	800480a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	4798      	blx	r3
    return;
 8004808:	e0c6      	b.n	8004998 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800480a:	69bb      	ldr	r3, [r7, #24]
 800480c:	095b      	lsrs	r3, r3, #5
 800480e:	f003 0301 	and.w	r3, r3, #1
 8004812:	2b00      	cmp	r3, #0
 8004814:	d10c      	bne.n	8004830 <HAL_SPI_IRQHandler+0x8c>
 8004816:	69bb      	ldr	r3, [r7, #24]
 8004818:	099b      	lsrs	r3, r3, #6
 800481a:	f003 0301 	and.w	r3, r3, #1
 800481e:	2b00      	cmp	r3, #0
 8004820:	d106      	bne.n	8004830 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004822:	69bb      	ldr	r3, [r7, #24]
 8004824:	0a1b      	lsrs	r3, r3, #8
 8004826:	f003 0301 	and.w	r3, r3, #1
 800482a:	2b00      	cmp	r3, #0
 800482c:	f000 80b4 	beq.w	8004998 <HAL_SPI_IRQHandler+0x1f4>
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	095b      	lsrs	r3, r3, #5
 8004834:	f003 0301 	and.w	r3, r3, #1
 8004838:	2b00      	cmp	r3, #0
 800483a:	f000 80ad 	beq.w	8004998 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800483e:	69bb      	ldr	r3, [r7, #24]
 8004840:	099b      	lsrs	r3, r3, #6
 8004842:	f003 0301 	and.w	r3, r3, #1
 8004846:	2b00      	cmp	r3, #0
 8004848:	d023      	beq.n	8004892 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b03      	cmp	r3, #3
 8004854:	d011      	beq.n	800487a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800485a:	f043 0204 	orr.w	r2, r3, #4
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004862:	2300      	movs	r3, #0
 8004864:	617b      	str	r3, [r7, #20]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	68db      	ldr	r3, [r3, #12]
 800486c:	617b      	str	r3, [r7, #20]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	617b      	str	r3, [r7, #20]
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	e00b      	b.n	8004892 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800487a:	2300      	movs	r3, #0
 800487c:	613b      	str	r3, [r7, #16]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	613b      	str	r3, [r7, #16]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	613b      	str	r3, [r7, #16]
 800488e:	693b      	ldr	r3, [r7, #16]
        return;
 8004890:	e082      	b.n	8004998 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	095b      	lsrs	r3, r3, #5
 8004896:	f003 0301 	and.w	r3, r3, #1
 800489a:	2b00      	cmp	r3, #0
 800489c:	d014      	beq.n	80048c8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048a2:	f043 0201 	orr.w	r2, r3, #1
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80048aa:	2300      	movs	r3, #0
 80048ac:	60fb      	str	r3, [r7, #12]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	60fb      	str	r3, [r7, #12]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048c4:	601a      	str	r2, [r3, #0]
 80048c6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	0a1b      	lsrs	r3, r3, #8
 80048cc:	f003 0301 	and.w	r3, r3, #1
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d00c      	beq.n	80048ee <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048d8:	f043 0208 	orr.w	r2, r3, #8
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80048e0:	2300      	movs	r3, #0
 80048e2:	60bb      	str	r3, [r7, #8]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	60bb      	str	r3, [r7, #8]
 80048ec:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d04f      	beq.n	8004996 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	685a      	ldr	r2, [r3, #4]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004904:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2201      	movs	r2, #1
 800490a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800490e:	69fb      	ldr	r3, [r7, #28]
 8004910:	f003 0302 	and.w	r3, r3, #2
 8004914:	2b00      	cmp	r3, #0
 8004916:	d104      	bne.n	8004922 <HAL_SPI_IRQHandler+0x17e>
 8004918:	69fb      	ldr	r3, [r7, #28]
 800491a:	f003 0301 	and.w	r3, r3, #1
 800491e:	2b00      	cmp	r3, #0
 8004920:	d034      	beq.n	800498c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	685a      	ldr	r2, [r3, #4]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f022 0203 	bic.w	r2, r2, #3
 8004930:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004936:	2b00      	cmp	r3, #0
 8004938:	d011      	beq.n	800495e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800493e:	4a18      	ldr	r2, [pc, #96]	@ (80049a0 <HAL_SPI_IRQHandler+0x1fc>)
 8004940:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004946:	4618      	mov	r0, r3
 8004948:	f7fd fffc 	bl	8002944 <HAL_DMA_Abort_IT>
 800494c:	4603      	mov	r3, r0
 800494e:	2b00      	cmp	r3, #0
 8004950:	d005      	beq.n	800495e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004956:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004962:	2b00      	cmp	r3, #0
 8004964:	d016      	beq.n	8004994 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800496a:	4a0d      	ldr	r2, [pc, #52]	@ (80049a0 <HAL_SPI_IRQHandler+0x1fc>)
 800496c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004972:	4618      	mov	r0, r3
 8004974:	f7fd ffe6 	bl	8002944 <HAL_DMA_Abort_IT>
 8004978:	4603      	mov	r3, r0
 800497a:	2b00      	cmp	r3, #0
 800497c:	d00a      	beq.n	8004994 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004982:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800498a:	e003      	b.n	8004994 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f000 f827 	bl	80049e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004992:	e000      	b.n	8004996 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004994:	bf00      	nop
    return;
 8004996:	bf00      	nop
  }
}
 8004998:	3720      	adds	r7, #32
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	08004ba5 	.word	0x08004ba5

080049a4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80049ac:	bf00      	nop
 80049ae:	370c      	adds	r7, #12
 80049b0:	46bd      	mov	sp, r7
 80049b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b6:	4770      	bx	lr

080049b8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80049c0:	bf00      	nop
 80049c2:	370c      	adds	r7, #12
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80049d4:	bf00      	nop
 80049d6:	370c      	adds	r7, #12
 80049d8:	46bd      	mov	sp, r7
 80049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049de:	4770      	bx	lr

080049e0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80049e8:	bf00      	nop
 80049ea:	370c      	adds	r7, #12
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr

080049f4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a00:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a02:	f7fd fd87 	bl	8002514 <HAL_GetTick>
 8004a06:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a16:	d03b      	beq.n	8004a90 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	685a      	ldr	r2, [r3, #4]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f022 0220 	bic.w	r2, r2, #32
 8004a26:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d10d      	bne.n	8004a4c <SPI_DMAReceiveCplt+0x58>
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a38:	d108      	bne.n	8004a4c <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	685a      	ldr	r2, [r3, #4]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f022 0203 	bic.w	r2, r2, #3
 8004a48:	605a      	str	r2, [r3, #4]
 8004a4a:	e007      	b.n	8004a5c <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	685a      	ldr	r2, [r3, #4]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f022 0201 	bic.w	r2, r2, #1
 8004a5a:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004a5c:	68ba      	ldr	r2, [r7, #8]
 8004a5e:	2164      	movs	r1, #100	@ 0x64
 8004a60:	68f8      	ldr	r0, [r7, #12]
 8004a62:	f000 f93b 	bl	8004cdc <SPI_EndRxTransaction>
 8004a66:	4603      	mov	r3, r0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d002      	beq.n	8004a72 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2220      	movs	r2, #32
 8004a70:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2200      	movs	r2, #0
 8004a76:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d003      	beq.n	8004a90 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004a88:	68f8      	ldr	r0, [r7, #12]
 8004a8a:	f7ff ffa9 	bl	80049e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004a8e:	e002      	b.n	8004a96 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8004a90:	68f8      	ldr	r0, [r7, #12]
 8004a92:	f7ff ff87 	bl	80049a4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004a96:	3710      	adds	r7, #16
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}

08004a9c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b084      	sub	sp, #16
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa8:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004aaa:	f7fd fd33 	bl	8002514 <HAL_GetTick>
 8004aae:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004aba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004abe:	d02f      	beq.n	8004b20 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	685a      	ldr	r2, [r3, #4]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f022 0220 	bic.w	r2, r2, #32
 8004ace:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004ad0:	68ba      	ldr	r2, [r7, #8]
 8004ad2:	2164      	movs	r1, #100	@ 0x64
 8004ad4:	68f8      	ldr	r0, [r7, #12]
 8004ad6:	f000 f967 	bl	8004da8 <SPI_EndRxTxTransaction>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d005      	beq.n	8004aec <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ae4:	f043 0220 	orr.w	r2, r3, #32
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	685a      	ldr	r2, [r3, #4]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f022 0203 	bic.w	r2, r2, #3
 8004afa:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2200      	movs	r2, #0
 8004b00:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2200      	movs	r2, #0
 8004b06:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d003      	beq.n	8004b20 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004b18:	68f8      	ldr	r0, [r7, #12]
 8004b1a:	f7ff ff61 	bl	80049e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004b1e:	e002      	b.n	8004b26 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8004b20:	68f8      	ldr	r0, [r7, #12]
 8004b22:	f7fd fabf 	bl	80020a4 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b26:	3710      	adds	r7, #16
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b38:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8004b3a:	68f8      	ldr	r0, [r7, #12]
 8004b3c:	f7ff ff3c 	bl	80049b8 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b40:	bf00      	nop
 8004b42:	3710      	adds	r7, #16
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}

08004b48 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b084      	sub	sp, #16
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b54:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8004b56:	68f8      	ldr	r0, [r7, #12]
 8004b58:	f7ff ff38 	bl	80049cc <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b5c:	bf00      	nop
 8004b5e:	3710      	adds	r7, #16
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}

08004b64 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b70:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	685a      	ldr	r2, [r3, #4]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f022 0203 	bic.w	r2, r2, #3
 8004b80:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b86:	f043 0210 	orr.w	r2, r3, #16
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2201      	movs	r2, #1
 8004b92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004b96:	68f8      	ldr	r0, [r7, #12]
 8004b98:	f7ff ff22 	bl	80049e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b9c:	bf00      	nop
 8004b9e:	3710      	adds	r7, #16
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b084      	sub	sp, #16
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004bbe:	68f8      	ldr	r0, [r7, #12]
 8004bc0:	f7ff ff0e 	bl	80049e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004bc4:	bf00      	nop
 8004bc6:	3710      	adds	r7, #16
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b088      	sub	sp, #32
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	60b9      	str	r1, [r7, #8]
 8004bd6:	603b      	str	r3, [r7, #0]
 8004bd8:	4613      	mov	r3, r2
 8004bda:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004bdc:	f7fd fc9a 	bl	8002514 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004be4:	1a9b      	subs	r3, r3, r2
 8004be6:	683a      	ldr	r2, [r7, #0]
 8004be8:	4413      	add	r3, r2
 8004bea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004bec:	f7fd fc92 	bl	8002514 <HAL_GetTick>
 8004bf0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004bf2:	4b39      	ldr	r3, [pc, #228]	@ (8004cd8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	015b      	lsls	r3, r3, #5
 8004bf8:	0d1b      	lsrs	r3, r3, #20
 8004bfa:	69fa      	ldr	r2, [r7, #28]
 8004bfc:	fb02 f303 	mul.w	r3, r2, r3
 8004c00:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c02:	e055      	b.n	8004cb0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c0a:	d051      	beq.n	8004cb0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c0c:	f7fd fc82 	bl	8002514 <HAL_GetTick>
 8004c10:	4602      	mov	r2, r0
 8004c12:	69bb      	ldr	r3, [r7, #24]
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	69fa      	ldr	r2, [r7, #28]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d902      	bls.n	8004c22 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d13d      	bne.n	8004c9e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	685a      	ldr	r2, [r3, #4]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004c30:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c3a:	d111      	bne.n	8004c60 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c44:	d004      	beq.n	8004c50 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c4e:	d107      	bne.n	8004c60 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c5e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c68:	d10f      	bne.n	8004c8a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c78:	601a      	str	r2, [r3, #0]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c88:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004c9a:	2303      	movs	r3, #3
 8004c9c:	e018      	b.n	8004cd0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d102      	bne.n	8004caa <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	61fb      	str	r3, [r7, #28]
 8004ca8:	e002      	b.n	8004cb0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	3b01      	subs	r3, #1
 8004cae:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	689a      	ldr	r2, [r3, #8]
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	4013      	ands	r3, r2
 8004cba:	68ba      	ldr	r2, [r7, #8]
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	bf0c      	ite	eq
 8004cc0:	2301      	moveq	r3, #1
 8004cc2:	2300      	movne	r3, #0
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	461a      	mov	r2, r3
 8004cc8:	79fb      	ldrb	r3, [r7, #7]
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d19a      	bne.n	8004c04 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004cce:	2300      	movs	r3, #0
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3720      	adds	r7, #32
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}
 8004cd8:	20000000 	.word	0x20000000

08004cdc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b086      	sub	sp, #24
 8004ce0:	af02      	add	r7, sp, #8
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cf0:	d111      	bne.n	8004d16 <SPI_EndRxTransaction+0x3a>
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cfa:	d004      	beq.n	8004d06 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d04:	d107      	bne.n	8004d16 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d14:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d1e:	d12a      	bne.n	8004d76 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d28:	d012      	beq.n	8004d50 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	9300      	str	r3, [sp, #0]
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	2200      	movs	r2, #0
 8004d32:	2180      	movs	r1, #128	@ 0x80
 8004d34:	68f8      	ldr	r0, [r7, #12]
 8004d36:	f7ff ff49 	bl	8004bcc <SPI_WaitFlagStateUntilTimeout>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d02d      	beq.n	8004d9c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d44:	f043 0220 	orr.w	r2, r3, #32
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	e026      	b.n	8004d9e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	9300      	str	r3, [sp, #0]
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	2200      	movs	r2, #0
 8004d58:	2101      	movs	r1, #1
 8004d5a:	68f8      	ldr	r0, [r7, #12]
 8004d5c:	f7ff ff36 	bl	8004bcc <SPI_WaitFlagStateUntilTimeout>
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d01a      	beq.n	8004d9c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d6a:	f043 0220 	orr.w	r2, r3, #32
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	e013      	b.n	8004d9e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	9300      	str	r3, [sp, #0]
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	2101      	movs	r1, #1
 8004d80:	68f8      	ldr	r0, [r7, #12]
 8004d82:	f7ff ff23 	bl	8004bcc <SPI_WaitFlagStateUntilTimeout>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d007      	beq.n	8004d9c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d90:	f043 0220 	orr.w	r2, r3, #32
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e000      	b.n	8004d9e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3710      	adds	r7, #16
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
	...

08004da8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b088      	sub	sp, #32
 8004dac:	af02      	add	r7, sp, #8
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	60b9      	str	r1, [r7, #8]
 8004db2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	9300      	str	r3, [sp, #0]
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	2102      	movs	r1, #2
 8004dbe:	68f8      	ldr	r0, [r7, #12]
 8004dc0:	f7ff ff04 	bl	8004bcc <SPI_WaitFlagStateUntilTimeout>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d007      	beq.n	8004dda <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dce:	f043 0220 	orr.w	r2, r3, #32
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	e032      	b.n	8004e40 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004dda:	4b1b      	ldr	r3, [pc, #108]	@ (8004e48 <SPI_EndRxTxTransaction+0xa0>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a1b      	ldr	r2, [pc, #108]	@ (8004e4c <SPI_EndRxTxTransaction+0xa4>)
 8004de0:	fba2 2303 	umull	r2, r3, r2, r3
 8004de4:	0d5b      	lsrs	r3, r3, #21
 8004de6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004dea:	fb02 f303 	mul.w	r3, r2, r3
 8004dee:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004df8:	d112      	bne.n	8004e20 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	9300      	str	r3, [sp, #0]
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	2200      	movs	r2, #0
 8004e02:	2180      	movs	r1, #128	@ 0x80
 8004e04:	68f8      	ldr	r0, [r7, #12]
 8004e06:	f7ff fee1 	bl	8004bcc <SPI_WaitFlagStateUntilTimeout>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d016      	beq.n	8004e3e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e14:	f043 0220 	orr.w	r2, r3, #32
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e00f      	b.n	8004e40 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d00a      	beq.n	8004e3c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e36:	2b80      	cmp	r3, #128	@ 0x80
 8004e38:	d0f2      	beq.n	8004e20 <SPI_EndRxTxTransaction+0x78>
 8004e3a:	e000      	b.n	8004e3e <SPI_EndRxTxTransaction+0x96>
        break;
 8004e3c:	bf00      	nop
  }

  return HAL_OK;
 8004e3e:	2300      	movs	r3, #0
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	3718      	adds	r7, #24
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}
 8004e48:	20000000 	.word	0x20000000
 8004e4c:	165e9f81 	.word	0x165e9f81

08004e50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b082      	sub	sp, #8
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d101      	bne.n	8004e62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e041      	b.n	8004ee6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d106      	bne.n	8004e7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2200      	movs	r2, #0
 8004e72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f7fc fa6e 	bl	8001358 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2202      	movs	r2, #2
 8004e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	3304      	adds	r3, #4
 8004e8c:	4619      	mov	r1, r3
 8004e8e:	4610      	mov	r0, r2
 8004e90:	f000 fca0 	bl	80057d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2201      	movs	r2, #1
 8004e98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ee4:	2300      	movs	r3, #0
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3708      	adds	r7, #8
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
	...

08004ef0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b085      	sub	sp, #20
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d001      	beq.n	8004f08 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e044      	b.n	8004f92 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2202      	movs	r2, #2
 8004f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68da      	ldr	r2, [r3, #12]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f042 0201 	orr.w	r2, r2, #1
 8004f1e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a1e      	ldr	r2, [pc, #120]	@ (8004fa0 <HAL_TIM_Base_Start_IT+0xb0>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d018      	beq.n	8004f5c <HAL_TIM_Base_Start_IT+0x6c>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f32:	d013      	beq.n	8004f5c <HAL_TIM_Base_Start_IT+0x6c>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a1a      	ldr	r2, [pc, #104]	@ (8004fa4 <HAL_TIM_Base_Start_IT+0xb4>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d00e      	beq.n	8004f5c <HAL_TIM_Base_Start_IT+0x6c>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a19      	ldr	r2, [pc, #100]	@ (8004fa8 <HAL_TIM_Base_Start_IT+0xb8>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d009      	beq.n	8004f5c <HAL_TIM_Base_Start_IT+0x6c>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a17      	ldr	r2, [pc, #92]	@ (8004fac <HAL_TIM_Base_Start_IT+0xbc>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d004      	beq.n	8004f5c <HAL_TIM_Base_Start_IT+0x6c>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a16      	ldr	r2, [pc, #88]	@ (8004fb0 <HAL_TIM_Base_Start_IT+0xc0>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d111      	bne.n	8004f80 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	f003 0307 	and.w	r3, r3, #7
 8004f66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2b06      	cmp	r3, #6
 8004f6c:	d010      	beq.n	8004f90 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f042 0201 	orr.w	r2, r2, #1
 8004f7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f7e:	e007      	b.n	8004f90 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f042 0201 	orr.w	r2, r2, #1
 8004f8e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3714      	adds	r7, #20
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr
 8004f9e:	bf00      	nop
 8004fa0:	40010000 	.word	0x40010000
 8004fa4:	40000400 	.word	0x40000400
 8004fa8:	40000800 	.word	0x40000800
 8004fac:	40000c00 	.word	0x40000c00
 8004fb0:	40014000 	.word	0x40014000

08004fb4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b082      	sub	sp, #8
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d101      	bne.n	8004fc6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e041      	b.n	800504a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d106      	bne.n	8004fe0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 f839 	bl	8005052 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2202      	movs	r2, #2
 8004fe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	3304      	adds	r3, #4
 8004ff0:	4619      	mov	r1, r3
 8004ff2:	4610      	mov	r0, r2
 8004ff4:	f000 fbee 	bl	80057d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2201      	movs	r2, #1
 8005004:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2201      	movs	r2, #1
 800500c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2201      	movs	r2, #1
 8005014:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2201      	movs	r2, #1
 800501c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2201      	movs	r2, #1
 8005024:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2201      	movs	r2, #1
 800502c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2201      	movs	r2, #1
 800503c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005048:	2300      	movs	r3, #0
}
 800504a:	4618      	mov	r0, r3
 800504c:	3708      	adds	r7, #8
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}

08005052 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005052:	b480      	push	{r7}
 8005054:	b083      	sub	sp, #12
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800505a:	bf00      	nop
 800505c:	370c      	adds	r7, #12
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr
	...

08005068 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d109      	bne.n	800508c <HAL_TIM_PWM_Start+0x24>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800507e:	b2db      	uxtb	r3, r3
 8005080:	2b01      	cmp	r3, #1
 8005082:	bf14      	ite	ne
 8005084:	2301      	movne	r3, #1
 8005086:	2300      	moveq	r3, #0
 8005088:	b2db      	uxtb	r3, r3
 800508a:	e022      	b.n	80050d2 <HAL_TIM_PWM_Start+0x6a>
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	2b04      	cmp	r3, #4
 8005090:	d109      	bne.n	80050a6 <HAL_TIM_PWM_Start+0x3e>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005098:	b2db      	uxtb	r3, r3
 800509a:	2b01      	cmp	r3, #1
 800509c:	bf14      	ite	ne
 800509e:	2301      	movne	r3, #1
 80050a0:	2300      	moveq	r3, #0
 80050a2:	b2db      	uxtb	r3, r3
 80050a4:	e015      	b.n	80050d2 <HAL_TIM_PWM_Start+0x6a>
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	2b08      	cmp	r3, #8
 80050aa:	d109      	bne.n	80050c0 <HAL_TIM_PWM_Start+0x58>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	2b01      	cmp	r3, #1
 80050b6:	bf14      	ite	ne
 80050b8:	2301      	movne	r3, #1
 80050ba:	2300      	moveq	r3, #0
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	e008      	b.n	80050d2 <HAL_TIM_PWM_Start+0x6a>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	bf14      	ite	ne
 80050cc:	2301      	movne	r3, #1
 80050ce:	2300      	moveq	r3, #0
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d001      	beq.n	80050da <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	e068      	b.n	80051ac <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d104      	bne.n	80050ea <HAL_TIM_PWM_Start+0x82>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2202      	movs	r2, #2
 80050e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050e8:	e013      	b.n	8005112 <HAL_TIM_PWM_Start+0xaa>
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	2b04      	cmp	r3, #4
 80050ee:	d104      	bne.n	80050fa <HAL_TIM_PWM_Start+0x92>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2202      	movs	r2, #2
 80050f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050f8:	e00b      	b.n	8005112 <HAL_TIM_PWM_Start+0xaa>
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	2b08      	cmp	r3, #8
 80050fe:	d104      	bne.n	800510a <HAL_TIM_PWM_Start+0xa2>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2202      	movs	r2, #2
 8005104:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005108:	e003      	b.n	8005112 <HAL_TIM_PWM_Start+0xaa>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2202      	movs	r2, #2
 800510e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	2201      	movs	r2, #1
 8005118:	6839      	ldr	r1, [r7, #0]
 800511a:	4618      	mov	r0, r3
 800511c:	f000 fe06 	bl	8005d2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a23      	ldr	r2, [pc, #140]	@ (80051b4 <HAL_TIM_PWM_Start+0x14c>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d107      	bne.n	800513a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005138:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a1d      	ldr	r2, [pc, #116]	@ (80051b4 <HAL_TIM_PWM_Start+0x14c>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d018      	beq.n	8005176 <HAL_TIM_PWM_Start+0x10e>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800514c:	d013      	beq.n	8005176 <HAL_TIM_PWM_Start+0x10e>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a19      	ldr	r2, [pc, #100]	@ (80051b8 <HAL_TIM_PWM_Start+0x150>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d00e      	beq.n	8005176 <HAL_TIM_PWM_Start+0x10e>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a17      	ldr	r2, [pc, #92]	@ (80051bc <HAL_TIM_PWM_Start+0x154>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d009      	beq.n	8005176 <HAL_TIM_PWM_Start+0x10e>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a16      	ldr	r2, [pc, #88]	@ (80051c0 <HAL_TIM_PWM_Start+0x158>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d004      	beq.n	8005176 <HAL_TIM_PWM_Start+0x10e>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a14      	ldr	r2, [pc, #80]	@ (80051c4 <HAL_TIM_PWM_Start+0x15c>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d111      	bne.n	800519a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	f003 0307 	and.w	r3, r3, #7
 8005180:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2b06      	cmp	r3, #6
 8005186:	d010      	beq.n	80051aa <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f042 0201 	orr.w	r2, r2, #1
 8005196:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005198:	e007      	b.n	80051aa <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f042 0201 	orr.w	r2, r2, #1
 80051a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051aa:	2300      	movs	r3, #0
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3710      	adds	r7, #16
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}
 80051b4:	40010000 	.word	0x40010000
 80051b8:	40000400 	.word	0x40000400
 80051bc:	40000800 	.word	0x40000800
 80051c0:	40000c00 	.word	0x40000c00
 80051c4:	40014000 	.word	0x40014000

080051c8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b082      	sub	sp, #8
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	2200      	movs	r2, #0
 80051d8:	6839      	ldr	r1, [r7, #0]
 80051da:	4618      	mov	r0, r3
 80051dc:	f000 fda6 	bl	8005d2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a29      	ldr	r2, [pc, #164]	@ (800528c <HAL_TIM_PWM_Stop+0xc4>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d117      	bne.n	800521a <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	6a1a      	ldr	r2, [r3, #32]
 80051f0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80051f4:	4013      	ands	r3, r2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d10f      	bne.n	800521a <HAL_TIM_PWM_Stop+0x52>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	6a1a      	ldr	r2, [r3, #32]
 8005200:	f240 4344 	movw	r3, #1092	@ 0x444
 8005204:	4013      	ands	r3, r2
 8005206:	2b00      	cmp	r3, #0
 8005208:	d107      	bne.n	800521a <HAL_TIM_PWM_Stop+0x52>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005218:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	6a1a      	ldr	r2, [r3, #32]
 8005220:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005224:	4013      	ands	r3, r2
 8005226:	2b00      	cmp	r3, #0
 8005228:	d10f      	bne.n	800524a <HAL_TIM_PWM_Stop+0x82>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	6a1a      	ldr	r2, [r3, #32]
 8005230:	f240 4344 	movw	r3, #1092	@ 0x444
 8005234:	4013      	ands	r3, r2
 8005236:	2b00      	cmp	r3, #0
 8005238:	d107      	bne.n	800524a <HAL_TIM_PWM_Stop+0x82>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f022 0201 	bic.w	r2, r2, #1
 8005248:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d104      	bne.n	800525a <HAL_TIM_PWM_Stop+0x92>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005258:	e013      	b.n	8005282 <HAL_TIM_PWM_Stop+0xba>
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	2b04      	cmp	r3, #4
 800525e:	d104      	bne.n	800526a <HAL_TIM_PWM_Stop+0xa2>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005268:	e00b      	b.n	8005282 <HAL_TIM_PWM_Stop+0xba>
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	2b08      	cmp	r3, #8
 800526e:	d104      	bne.n	800527a <HAL_TIM_PWM_Stop+0xb2>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005278:	e003      	b.n	8005282 <HAL_TIM_PWM_Stop+0xba>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2201      	movs	r2, #1
 800527e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8005282:	2300      	movs	r3, #0
}
 8005284:	4618      	mov	r0, r3
 8005286:	3708      	adds	r7, #8
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}
 800528c:	40010000 	.word	0x40010000

08005290 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b084      	sub	sp, #16
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	68db      	ldr	r3, [r3, #12]
 800529e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	691b      	ldr	r3, [r3, #16]
 80052a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	f003 0302 	and.w	r3, r3, #2
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d020      	beq.n	80052f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	f003 0302 	and.w	r3, r3, #2
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d01b      	beq.n	80052f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f06f 0202 	mvn.w	r2, #2
 80052c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2201      	movs	r2, #1
 80052ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	699b      	ldr	r3, [r3, #24]
 80052d2:	f003 0303 	and.w	r3, r3, #3
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d003      	beq.n	80052e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f000 fa5b 	bl	8005796 <HAL_TIM_IC_CaptureCallback>
 80052e0:	e005      	b.n	80052ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f000 fa4d 	bl	8005782 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f000 fa5e 	bl	80057aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	f003 0304 	and.w	r3, r3, #4
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d020      	beq.n	8005340 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	f003 0304 	and.w	r3, r3, #4
 8005304:	2b00      	cmp	r3, #0
 8005306:	d01b      	beq.n	8005340 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f06f 0204 	mvn.w	r2, #4
 8005310:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2202      	movs	r2, #2
 8005316:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	699b      	ldr	r3, [r3, #24]
 800531e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005322:	2b00      	cmp	r3, #0
 8005324:	d003      	beq.n	800532e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f000 fa35 	bl	8005796 <HAL_TIM_IC_CaptureCallback>
 800532c:	e005      	b.n	800533a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f000 fa27 	bl	8005782 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f000 fa38 	bl	80057aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2200      	movs	r2, #0
 800533e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	f003 0308 	and.w	r3, r3, #8
 8005346:	2b00      	cmp	r3, #0
 8005348:	d020      	beq.n	800538c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	f003 0308 	and.w	r3, r3, #8
 8005350:	2b00      	cmp	r3, #0
 8005352:	d01b      	beq.n	800538c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f06f 0208 	mvn.w	r2, #8
 800535c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2204      	movs	r2, #4
 8005362:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	69db      	ldr	r3, [r3, #28]
 800536a:	f003 0303 	and.w	r3, r3, #3
 800536e:	2b00      	cmp	r3, #0
 8005370:	d003      	beq.n	800537a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f000 fa0f 	bl	8005796 <HAL_TIM_IC_CaptureCallback>
 8005378:	e005      	b.n	8005386 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f000 fa01 	bl	8005782 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005380:	6878      	ldr	r0, [r7, #4]
 8005382:	f000 fa12 	bl	80057aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2200      	movs	r2, #0
 800538a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	f003 0310 	and.w	r3, r3, #16
 8005392:	2b00      	cmp	r3, #0
 8005394:	d020      	beq.n	80053d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	f003 0310 	and.w	r3, r3, #16
 800539c:	2b00      	cmp	r3, #0
 800539e:	d01b      	beq.n	80053d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f06f 0210 	mvn.w	r2, #16
 80053a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2208      	movs	r2, #8
 80053ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	69db      	ldr	r3, [r3, #28]
 80053b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d003      	beq.n	80053c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 f9e9 	bl	8005796 <HAL_TIM_IC_CaptureCallback>
 80053c4:	e005      	b.n	80053d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 f9db 	bl	8005782 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053cc:	6878      	ldr	r0, [r7, #4]
 80053ce:	f000 f9ec 	bl	80057aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	f003 0301 	and.w	r3, r3, #1
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00c      	beq.n	80053fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f003 0301 	and.w	r3, r3, #1
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d007      	beq.n	80053fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f06f 0201 	mvn.w	r2, #1
 80053f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f7fb fba8 	bl	8000b4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005402:	2b00      	cmp	r3, #0
 8005404:	d00c      	beq.n	8005420 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800540c:	2b00      	cmp	r3, #0
 800540e:	d007      	beq.n	8005420 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 fd24 	bl	8005e68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00c      	beq.n	8005444 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005430:	2b00      	cmp	r3, #0
 8005432:	d007      	beq.n	8005444 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800543c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f000 f9bd 	bl	80057be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	f003 0320 	and.w	r3, r3, #32
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00c      	beq.n	8005468 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f003 0320 	and.w	r3, r3, #32
 8005454:	2b00      	cmp	r3, #0
 8005456:	d007      	beq.n	8005468 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f06f 0220 	mvn.w	r2, #32
 8005460:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 fcf6 	bl	8005e54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005468:	bf00      	nop
 800546a:	3710      	adds	r7, #16
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}

08005470 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b086      	sub	sp, #24
 8005474:	af00      	add	r7, sp, #0
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800547c:	2300      	movs	r3, #0
 800547e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005486:	2b01      	cmp	r3, #1
 8005488:	d101      	bne.n	800548e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800548a:	2302      	movs	r3, #2
 800548c:	e0ae      	b.n	80055ec <HAL_TIM_PWM_ConfigChannel+0x17c>
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2201      	movs	r2, #1
 8005492:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2b0c      	cmp	r3, #12
 800549a:	f200 809f 	bhi.w	80055dc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800549e:	a201      	add	r2, pc, #4	@ (adr r2, 80054a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80054a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054a4:	080054d9 	.word	0x080054d9
 80054a8:	080055dd 	.word	0x080055dd
 80054ac:	080055dd 	.word	0x080055dd
 80054b0:	080055dd 	.word	0x080055dd
 80054b4:	08005519 	.word	0x08005519
 80054b8:	080055dd 	.word	0x080055dd
 80054bc:	080055dd 	.word	0x080055dd
 80054c0:	080055dd 	.word	0x080055dd
 80054c4:	0800555b 	.word	0x0800555b
 80054c8:	080055dd 	.word	0x080055dd
 80054cc:	080055dd 	.word	0x080055dd
 80054d0:	080055dd 	.word	0x080055dd
 80054d4:	0800559b 	.word	0x0800559b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	68b9      	ldr	r1, [r7, #8]
 80054de:	4618      	mov	r0, r3
 80054e0:	f000 f9fe 	bl	80058e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	699a      	ldr	r2, [r3, #24]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f042 0208 	orr.w	r2, r2, #8
 80054f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	699a      	ldr	r2, [r3, #24]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f022 0204 	bic.w	r2, r2, #4
 8005502:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	6999      	ldr	r1, [r3, #24]
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	691a      	ldr	r2, [r3, #16]
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	430a      	orrs	r2, r1
 8005514:	619a      	str	r2, [r3, #24]
      break;
 8005516:	e064      	b.n	80055e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	68b9      	ldr	r1, [r7, #8]
 800551e:	4618      	mov	r0, r3
 8005520:	f000 fa44 	bl	80059ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	699a      	ldr	r2, [r3, #24]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005532:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	699a      	ldr	r2, [r3, #24]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005542:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	6999      	ldr	r1, [r3, #24]
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	691b      	ldr	r3, [r3, #16]
 800554e:	021a      	lsls	r2, r3, #8
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	430a      	orrs	r2, r1
 8005556:	619a      	str	r2, [r3, #24]
      break;
 8005558:	e043      	b.n	80055e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	68b9      	ldr	r1, [r7, #8]
 8005560:	4618      	mov	r0, r3
 8005562:	f000 fa8f 	bl	8005a84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	69da      	ldr	r2, [r3, #28]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f042 0208 	orr.w	r2, r2, #8
 8005574:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	69da      	ldr	r2, [r3, #28]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f022 0204 	bic.w	r2, r2, #4
 8005584:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	69d9      	ldr	r1, [r3, #28]
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	691a      	ldr	r2, [r3, #16]
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	430a      	orrs	r2, r1
 8005596:	61da      	str	r2, [r3, #28]
      break;
 8005598:	e023      	b.n	80055e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	68b9      	ldr	r1, [r7, #8]
 80055a0:	4618      	mov	r0, r3
 80055a2:	f000 fad9 	bl	8005b58 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	69da      	ldr	r2, [r3, #28]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80055b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	69da      	ldr	r2, [r3, #28]
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	69d9      	ldr	r1, [r3, #28]
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	691b      	ldr	r3, [r3, #16]
 80055d0:	021a      	lsls	r2, r3, #8
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	430a      	orrs	r2, r1
 80055d8:	61da      	str	r2, [r3, #28]
      break;
 80055da:	e002      	b.n	80055e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	75fb      	strb	r3, [r7, #23]
      break;
 80055e0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2200      	movs	r2, #0
 80055e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80055ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3718      	adds	r7, #24
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055fe:	2300      	movs	r3, #0
 8005600:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005608:	2b01      	cmp	r3, #1
 800560a:	d101      	bne.n	8005610 <HAL_TIM_ConfigClockSource+0x1c>
 800560c:	2302      	movs	r3, #2
 800560e:	e0b4      	b.n	800577a <HAL_TIM_ConfigClockSource+0x186>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2202      	movs	r2, #2
 800561c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800562e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005636:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	68ba      	ldr	r2, [r7, #8]
 800563e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005648:	d03e      	beq.n	80056c8 <HAL_TIM_ConfigClockSource+0xd4>
 800564a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800564e:	f200 8087 	bhi.w	8005760 <HAL_TIM_ConfigClockSource+0x16c>
 8005652:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005656:	f000 8086 	beq.w	8005766 <HAL_TIM_ConfigClockSource+0x172>
 800565a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800565e:	d87f      	bhi.n	8005760 <HAL_TIM_ConfigClockSource+0x16c>
 8005660:	2b70      	cmp	r3, #112	@ 0x70
 8005662:	d01a      	beq.n	800569a <HAL_TIM_ConfigClockSource+0xa6>
 8005664:	2b70      	cmp	r3, #112	@ 0x70
 8005666:	d87b      	bhi.n	8005760 <HAL_TIM_ConfigClockSource+0x16c>
 8005668:	2b60      	cmp	r3, #96	@ 0x60
 800566a:	d050      	beq.n	800570e <HAL_TIM_ConfigClockSource+0x11a>
 800566c:	2b60      	cmp	r3, #96	@ 0x60
 800566e:	d877      	bhi.n	8005760 <HAL_TIM_ConfigClockSource+0x16c>
 8005670:	2b50      	cmp	r3, #80	@ 0x50
 8005672:	d03c      	beq.n	80056ee <HAL_TIM_ConfigClockSource+0xfa>
 8005674:	2b50      	cmp	r3, #80	@ 0x50
 8005676:	d873      	bhi.n	8005760 <HAL_TIM_ConfigClockSource+0x16c>
 8005678:	2b40      	cmp	r3, #64	@ 0x40
 800567a:	d058      	beq.n	800572e <HAL_TIM_ConfigClockSource+0x13a>
 800567c:	2b40      	cmp	r3, #64	@ 0x40
 800567e:	d86f      	bhi.n	8005760 <HAL_TIM_ConfigClockSource+0x16c>
 8005680:	2b30      	cmp	r3, #48	@ 0x30
 8005682:	d064      	beq.n	800574e <HAL_TIM_ConfigClockSource+0x15a>
 8005684:	2b30      	cmp	r3, #48	@ 0x30
 8005686:	d86b      	bhi.n	8005760 <HAL_TIM_ConfigClockSource+0x16c>
 8005688:	2b20      	cmp	r3, #32
 800568a:	d060      	beq.n	800574e <HAL_TIM_ConfigClockSource+0x15a>
 800568c:	2b20      	cmp	r3, #32
 800568e:	d867      	bhi.n	8005760 <HAL_TIM_ConfigClockSource+0x16c>
 8005690:	2b00      	cmp	r3, #0
 8005692:	d05c      	beq.n	800574e <HAL_TIM_ConfigClockSource+0x15a>
 8005694:	2b10      	cmp	r3, #16
 8005696:	d05a      	beq.n	800574e <HAL_TIM_ConfigClockSource+0x15a>
 8005698:	e062      	b.n	8005760 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80056aa:	f000 fb1f 	bl	8005cec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80056bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	68ba      	ldr	r2, [r7, #8]
 80056c4:	609a      	str	r2, [r3, #8]
      break;
 80056c6:	e04f      	b.n	8005768 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80056d8:	f000 fb08 	bl	8005cec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	689a      	ldr	r2, [r3, #8]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80056ea:	609a      	str	r2, [r3, #8]
      break;
 80056ec:	e03c      	b.n	8005768 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056fa:	461a      	mov	r2, r3
 80056fc:	f000 fa7c 	bl	8005bf8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	2150      	movs	r1, #80	@ 0x50
 8005706:	4618      	mov	r0, r3
 8005708:	f000 fad5 	bl	8005cb6 <TIM_ITRx_SetConfig>
      break;
 800570c:	e02c      	b.n	8005768 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800571a:	461a      	mov	r2, r3
 800571c:	f000 fa9b 	bl	8005c56 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2160      	movs	r1, #96	@ 0x60
 8005726:	4618      	mov	r0, r3
 8005728:	f000 fac5 	bl	8005cb6 <TIM_ITRx_SetConfig>
      break;
 800572c:	e01c      	b.n	8005768 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800573a:	461a      	mov	r2, r3
 800573c:	f000 fa5c 	bl	8005bf8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2140      	movs	r1, #64	@ 0x40
 8005746:	4618      	mov	r0, r3
 8005748:	f000 fab5 	bl	8005cb6 <TIM_ITRx_SetConfig>
      break;
 800574c:	e00c      	b.n	8005768 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4619      	mov	r1, r3
 8005758:	4610      	mov	r0, r2
 800575a:	f000 faac 	bl	8005cb6 <TIM_ITRx_SetConfig>
      break;
 800575e:	e003      	b.n	8005768 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	73fb      	strb	r3, [r7, #15]
      break;
 8005764:	e000      	b.n	8005768 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005766:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2200      	movs	r2, #0
 8005774:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005778:	7bfb      	ldrb	r3, [r7, #15]
}
 800577a:	4618      	mov	r0, r3
 800577c:	3710      	adds	r7, #16
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}

08005782 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005782:	b480      	push	{r7}
 8005784:	b083      	sub	sp, #12
 8005786:	af00      	add	r7, sp, #0
 8005788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800578a:	bf00      	nop
 800578c:	370c      	adds	r7, #12
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr

08005796 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005796:	b480      	push	{r7}
 8005798:	b083      	sub	sp, #12
 800579a:	af00      	add	r7, sp, #0
 800579c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800579e:	bf00      	nop
 80057a0:	370c      	adds	r7, #12
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr

080057aa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80057aa:	b480      	push	{r7}
 80057ac:	b083      	sub	sp, #12
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80057b2:	bf00      	nop
 80057b4:	370c      	adds	r7, #12
 80057b6:	46bd      	mov	sp, r7
 80057b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057bc:	4770      	bx	lr

080057be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80057be:	b480      	push	{r7}
 80057c0:	b083      	sub	sp, #12
 80057c2:	af00      	add	r7, sp, #0
 80057c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80057c6:	bf00      	nop
 80057c8:	370c      	adds	r7, #12
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr
	...

080057d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b085      	sub	sp, #20
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
 80057dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4a37      	ldr	r2, [pc, #220]	@ (80058c4 <TIM_Base_SetConfig+0xf0>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d00f      	beq.n	800580c <TIM_Base_SetConfig+0x38>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057f2:	d00b      	beq.n	800580c <TIM_Base_SetConfig+0x38>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4a34      	ldr	r2, [pc, #208]	@ (80058c8 <TIM_Base_SetConfig+0xf4>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d007      	beq.n	800580c <TIM_Base_SetConfig+0x38>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	4a33      	ldr	r2, [pc, #204]	@ (80058cc <TIM_Base_SetConfig+0xf8>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d003      	beq.n	800580c <TIM_Base_SetConfig+0x38>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	4a32      	ldr	r2, [pc, #200]	@ (80058d0 <TIM_Base_SetConfig+0xfc>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d108      	bne.n	800581e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005812:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	68fa      	ldr	r2, [r7, #12]
 800581a:	4313      	orrs	r3, r2
 800581c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a28      	ldr	r2, [pc, #160]	@ (80058c4 <TIM_Base_SetConfig+0xf0>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d01b      	beq.n	800585e <TIM_Base_SetConfig+0x8a>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800582c:	d017      	beq.n	800585e <TIM_Base_SetConfig+0x8a>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a25      	ldr	r2, [pc, #148]	@ (80058c8 <TIM_Base_SetConfig+0xf4>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d013      	beq.n	800585e <TIM_Base_SetConfig+0x8a>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a24      	ldr	r2, [pc, #144]	@ (80058cc <TIM_Base_SetConfig+0xf8>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d00f      	beq.n	800585e <TIM_Base_SetConfig+0x8a>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4a23      	ldr	r2, [pc, #140]	@ (80058d0 <TIM_Base_SetConfig+0xfc>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d00b      	beq.n	800585e <TIM_Base_SetConfig+0x8a>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a22      	ldr	r2, [pc, #136]	@ (80058d4 <TIM_Base_SetConfig+0x100>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d007      	beq.n	800585e <TIM_Base_SetConfig+0x8a>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	4a21      	ldr	r2, [pc, #132]	@ (80058d8 <TIM_Base_SetConfig+0x104>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d003      	beq.n	800585e <TIM_Base_SetConfig+0x8a>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	4a20      	ldr	r2, [pc, #128]	@ (80058dc <TIM_Base_SetConfig+0x108>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d108      	bne.n	8005870 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005864:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	68db      	ldr	r3, [r3, #12]
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	4313      	orrs	r3, r2
 800586e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	695b      	ldr	r3, [r3, #20]
 800587a:	4313      	orrs	r3, r2
 800587c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	689a      	ldr	r2, [r3, #8]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a0c      	ldr	r2, [pc, #48]	@ (80058c4 <TIM_Base_SetConfig+0xf0>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d103      	bne.n	800589e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	691a      	ldr	r2, [r3, #16]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f043 0204 	orr.w	r2, r3, #4
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2201      	movs	r2, #1
 80058ae:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	601a      	str	r2, [r3, #0]
}
 80058b6:	bf00      	nop
 80058b8:	3714      	adds	r7, #20
 80058ba:	46bd      	mov	sp, r7
 80058bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c0:	4770      	bx	lr
 80058c2:	bf00      	nop
 80058c4:	40010000 	.word	0x40010000
 80058c8:	40000400 	.word	0x40000400
 80058cc:	40000800 	.word	0x40000800
 80058d0:	40000c00 	.word	0x40000c00
 80058d4:	40014000 	.word	0x40014000
 80058d8:	40014400 	.word	0x40014400
 80058dc:	40014800 	.word	0x40014800

080058e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b087      	sub	sp, #28
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
 80058e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6a1b      	ldr	r3, [r3, #32]
 80058ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6a1b      	ldr	r3, [r3, #32]
 80058f4:	f023 0201 	bic.w	r2, r3, #1
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	699b      	ldr	r3, [r3, #24]
 8005906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800590e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f023 0303 	bic.w	r3, r3, #3
 8005916:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	68fa      	ldr	r2, [r7, #12]
 800591e:	4313      	orrs	r3, r2
 8005920:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	f023 0302 	bic.w	r3, r3, #2
 8005928:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	697a      	ldr	r2, [r7, #20]
 8005930:	4313      	orrs	r3, r2
 8005932:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	4a1c      	ldr	r2, [pc, #112]	@ (80059a8 <TIM_OC1_SetConfig+0xc8>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d10c      	bne.n	8005956 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	f023 0308 	bic.w	r3, r3, #8
 8005942:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	697a      	ldr	r2, [r7, #20]
 800594a:	4313      	orrs	r3, r2
 800594c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	f023 0304 	bic.w	r3, r3, #4
 8005954:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	4a13      	ldr	r2, [pc, #76]	@ (80059a8 <TIM_OC1_SetConfig+0xc8>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d111      	bne.n	8005982 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005964:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800596c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	695b      	ldr	r3, [r3, #20]
 8005972:	693a      	ldr	r2, [r7, #16]
 8005974:	4313      	orrs	r3, r2
 8005976:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	699b      	ldr	r3, [r3, #24]
 800597c:	693a      	ldr	r2, [r7, #16]
 800597e:	4313      	orrs	r3, r2
 8005980:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	693a      	ldr	r2, [r7, #16]
 8005986:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	68fa      	ldr	r2, [r7, #12]
 800598c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	685a      	ldr	r2, [r3, #4]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	697a      	ldr	r2, [r7, #20]
 800599a:	621a      	str	r2, [r3, #32]
}
 800599c:	bf00      	nop
 800599e:	371c      	adds	r7, #28
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr
 80059a8:	40010000 	.word	0x40010000

080059ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b087      	sub	sp, #28
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6a1b      	ldr	r3, [r3, #32]
 80059ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6a1b      	ldr	r3, [r3, #32]
 80059c0:	f023 0210 	bic.w	r2, r3, #16
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	699b      	ldr	r3, [r3, #24]
 80059d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	021b      	lsls	r3, r3, #8
 80059ea:	68fa      	ldr	r2, [r7, #12]
 80059ec:	4313      	orrs	r3, r2
 80059ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	f023 0320 	bic.w	r3, r3, #32
 80059f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	011b      	lsls	r3, r3, #4
 80059fe:	697a      	ldr	r2, [r7, #20]
 8005a00:	4313      	orrs	r3, r2
 8005a02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	4a1e      	ldr	r2, [pc, #120]	@ (8005a80 <TIM_OC2_SetConfig+0xd4>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d10d      	bne.n	8005a28 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	011b      	lsls	r3, r3, #4
 8005a1a:	697a      	ldr	r2, [r7, #20]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a26:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a15      	ldr	r2, [pc, #84]	@ (8005a80 <TIM_OC2_SetConfig+0xd4>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d113      	bne.n	8005a58 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a36:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005a3e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	695b      	ldr	r3, [r3, #20]
 8005a44:	009b      	lsls	r3, r3, #2
 8005a46:	693a      	ldr	r2, [r7, #16]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	699b      	ldr	r3, [r3, #24]
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	693a      	ldr	r2, [r7, #16]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	693a      	ldr	r2, [r7, #16]
 8005a5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	68fa      	ldr	r2, [r7, #12]
 8005a62:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	685a      	ldr	r2, [r3, #4]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	697a      	ldr	r2, [r7, #20]
 8005a70:	621a      	str	r2, [r3, #32]
}
 8005a72:	bf00      	nop
 8005a74:	371c      	adds	r7, #28
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr
 8005a7e:	bf00      	nop
 8005a80:	40010000 	.word	0x40010000

08005a84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b087      	sub	sp, #28
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
 8005a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a1b      	ldr	r3, [r3, #32]
 8005a92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a1b      	ldr	r3, [r3, #32]
 8005a98:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	69db      	ldr	r3, [r3, #28]
 8005aaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ab2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f023 0303 	bic.w	r3, r3, #3
 8005aba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	68fa      	ldr	r2, [r7, #12]
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005acc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	021b      	lsls	r3, r3, #8
 8005ad4:	697a      	ldr	r2, [r7, #20]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a1d      	ldr	r2, [pc, #116]	@ (8005b54 <TIM_OC3_SetConfig+0xd0>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d10d      	bne.n	8005afe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005ae8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	68db      	ldr	r3, [r3, #12]
 8005aee:	021b      	lsls	r3, r3, #8
 8005af0:	697a      	ldr	r2, [r7, #20]
 8005af2:	4313      	orrs	r3, r2
 8005af4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005afc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4a14      	ldr	r2, [pc, #80]	@ (8005b54 <TIM_OC3_SetConfig+0xd0>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d113      	bne.n	8005b2e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	695b      	ldr	r3, [r3, #20]
 8005b1a:	011b      	lsls	r3, r3, #4
 8005b1c:	693a      	ldr	r2, [r7, #16]
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	699b      	ldr	r3, [r3, #24]
 8005b26:	011b      	lsls	r3, r3, #4
 8005b28:	693a      	ldr	r2, [r7, #16]
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	693a      	ldr	r2, [r7, #16]
 8005b32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	68fa      	ldr	r2, [r7, #12]
 8005b38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	685a      	ldr	r2, [r3, #4]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	697a      	ldr	r2, [r7, #20]
 8005b46:	621a      	str	r2, [r3, #32]
}
 8005b48:	bf00      	nop
 8005b4a:	371c      	adds	r7, #28
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b52:	4770      	bx	lr
 8005b54:	40010000 	.word	0x40010000

08005b58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b087      	sub	sp, #28
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
 8005b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6a1b      	ldr	r3, [r3, #32]
 8005b66:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6a1b      	ldr	r3, [r3, #32]
 8005b6c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	69db      	ldr	r3, [r3, #28]
 8005b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	021b      	lsls	r3, r3, #8
 8005b96:	68fa      	ldr	r2, [r7, #12]
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ba2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	031b      	lsls	r3, r3, #12
 8005baa:	693a      	ldr	r2, [r7, #16]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4a10      	ldr	r2, [pc, #64]	@ (8005bf4 <TIM_OC4_SetConfig+0x9c>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d109      	bne.n	8005bcc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005bbe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	695b      	ldr	r3, [r3, #20]
 8005bc4:	019b      	lsls	r3, r3, #6
 8005bc6:	697a      	ldr	r2, [r7, #20]
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	697a      	ldr	r2, [r7, #20]
 8005bd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	68fa      	ldr	r2, [r7, #12]
 8005bd6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	685a      	ldr	r2, [r3, #4]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	693a      	ldr	r2, [r7, #16]
 8005be4:	621a      	str	r2, [r3, #32]
}
 8005be6:	bf00      	nop
 8005be8:	371c      	adds	r7, #28
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr
 8005bf2:	bf00      	nop
 8005bf4:	40010000 	.word	0x40010000

08005bf8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b087      	sub	sp, #28
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	60b9      	str	r1, [r7, #8]
 8005c02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6a1b      	ldr	r3, [r3, #32]
 8005c08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	6a1b      	ldr	r3, [r3, #32]
 8005c0e:	f023 0201 	bic.w	r2, r3, #1
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	699b      	ldr	r3, [r3, #24]
 8005c1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	011b      	lsls	r3, r3, #4
 8005c28:	693a      	ldr	r2, [r7, #16]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	f023 030a 	bic.w	r3, r3, #10
 8005c34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c36:	697a      	ldr	r2, [r7, #20]
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	693a      	ldr	r2, [r7, #16]
 8005c42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	697a      	ldr	r2, [r7, #20]
 8005c48:	621a      	str	r2, [r3, #32]
}
 8005c4a:	bf00      	nop
 8005c4c:	371c      	adds	r7, #28
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr

08005c56 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c56:	b480      	push	{r7}
 8005c58:	b087      	sub	sp, #28
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	60f8      	str	r0, [r7, #12]
 8005c5e:	60b9      	str	r1, [r7, #8]
 8005c60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	6a1b      	ldr	r3, [r3, #32]
 8005c66:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6a1b      	ldr	r3, [r3, #32]
 8005c6c:	f023 0210 	bic.w	r2, r3, #16
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	699b      	ldr	r3, [r3, #24]
 8005c78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005c80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	031b      	lsls	r3, r3, #12
 8005c86:	693a      	ldr	r2, [r7, #16]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005c92:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	011b      	lsls	r3, r3, #4
 8005c98:	697a      	ldr	r2, [r7, #20]
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	693a      	ldr	r2, [r7, #16]
 8005ca2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	697a      	ldr	r2, [r7, #20]
 8005ca8:	621a      	str	r2, [r3, #32]
}
 8005caa:	bf00      	nop
 8005cac:	371c      	adds	r7, #28
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb4:	4770      	bx	lr

08005cb6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005cb6:	b480      	push	{r7}
 8005cb8:	b085      	sub	sp, #20
 8005cba:	af00      	add	r7, sp, #0
 8005cbc:	6078      	str	r0, [r7, #4]
 8005cbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ccc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005cce:	683a      	ldr	r2, [r7, #0]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	f043 0307 	orr.w	r3, r3, #7
 8005cd8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	68fa      	ldr	r2, [r7, #12]
 8005cde:	609a      	str	r2, [r3, #8]
}
 8005ce0:	bf00      	nop
 8005ce2:	3714      	adds	r7, #20
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr

08005cec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b087      	sub	sp, #28
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	60f8      	str	r0, [r7, #12]
 8005cf4:	60b9      	str	r1, [r7, #8]
 8005cf6:	607a      	str	r2, [r7, #4]
 8005cf8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d00:	697b      	ldr	r3, [r7, #20]
 8005d02:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	021a      	lsls	r2, r3, #8
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	431a      	orrs	r2, r3
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	697a      	ldr	r2, [r7, #20]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	697a      	ldr	r2, [r7, #20]
 8005d1e:	609a      	str	r2, [r3, #8]
}
 8005d20:	bf00      	nop
 8005d22:	371c      	adds	r7, #28
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr

08005d2c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b087      	sub	sp, #28
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	60f8      	str	r0, [r7, #12]
 8005d34:	60b9      	str	r1, [r7, #8]
 8005d36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	f003 031f 	and.w	r3, r3, #31
 8005d3e:	2201      	movs	r2, #1
 8005d40:	fa02 f303 	lsl.w	r3, r2, r3
 8005d44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6a1a      	ldr	r2, [r3, #32]
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	43db      	mvns	r3, r3
 8005d4e:	401a      	ands	r2, r3
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	6a1a      	ldr	r2, [r3, #32]
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	f003 031f 	and.w	r3, r3, #31
 8005d5e:	6879      	ldr	r1, [r7, #4]
 8005d60:	fa01 f303 	lsl.w	r3, r1, r3
 8005d64:	431a      	orrs	r2, r3
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	621a      	str	r2, [r3, #32]
}
 8005d6a:	bf00      	nop
 8005d6c:	371c      	adds	r7, #28
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr
	...

08005d78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b085      	sub	sp, #20
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d101      	bne.n	8005d90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d8c:	2302      	movs	r3, #2
 8005d8e:	e050      	b.n	8005e32 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2202      	movs	r2, #2
 8005d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005db6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	68fa      	ldr	r2, [r7, #12]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68fa      	ldr	r2, [r7, #12]
 8005dc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a1c      	ldr	r2, [pc, #112]	@ (8005e40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d018      	beq.n	8005e06 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ddc:	d013      	beq.n	8005e06 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a18      	ldr	r2, [pc, #96]	@ (8005e44 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d00e      	beq.n	8005e06 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a16      	ldr	r2, [pc, #88]	@ (8005e48 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d009      	beq.n	8005e06 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a15      	ldr	r2, [pc, #84]	@ (8005e4c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d004      	beq.n	8005e06 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a13      	ldr	r2, [pc, #76]	@ (8005e50 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d10c      	bne.n	8005e20 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e0c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	68ba      	ldr	r2, [r7, #8]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	68ba      	ldr	r2, [r7, #8]
 8005e1e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e30:	2300      	movs	r3, #0
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3714      	adds	r7, #20
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr
 8005e3e:	bf00      	nop
 8005e40:	40010000 	.word	0x40010000
 8005e44:	40000400 	.word	0x40000400
 8005e48:	40000800 	.word	0x40000800
 8005e4c:	40000c00 	.word	0x40000c00
 8005e50:	40014000 	.word	0x40014000

08005e54 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b083      	sub	sp, #12
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e5c:	bf00      	nop
 8005e5e:	370c      	adds	r7, #12
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e70:	bf00      	nop
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b082      	sub	sp, #8
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d101      	bne.n	8005e8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	e042      	b.n	8005f14 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e94:	b2db      	uxtb	r3, r3
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d106      	bne.n	8005ea8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f7fb fb44 	bl	8001530 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2224      	movs	r2, #36	@ 0x24
 8005eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	68da      	ldr	r2, [r3, #12]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ebe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f000 f973 	bl	80061ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	691a      	ldr	r2, [r3, #16]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005ed4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	695a      	ldr	r2, [r3, #20]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005ee4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	68da      	ldr	r2, [r3, #12]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ef4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2220      	movs	r2, #32
 8005f00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2220      	movs	r2, #32
 8005f08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005f12:	2300      	movs	r3, #0
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3708      	adds	r7, #8
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}

08005f1c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b08a      	sub	sp, #40	@ 0x28
 8005f20:	af02      	add	r7, sp, #8
 8005f22:	60f8      	str	r0, [r7, #12]
 8005f24:	60b9      	str	r1, [r7, #8]
 8005f26:	603b      	str	r3, [r7, #0]
 8005f28:	4613      	mov	r3, r2
 8005f2a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	2b20      	cmp	r3, #32
 8005f3a:	d175      	bne.n	8006028 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d002      	beq.n	8005f48 <HAL_UART_Transmit+0x2c>
 8005f42:	88fb      	ldrh	r3, [r7, #6]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d101      	bne.n	8005f4c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e06e      	b.n	800602a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2221      	movs	r2, #33	@ 0x21
 8005f56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f5a:	f7fc fadb 	bl	8002514 <HAL_GetTick>
 8005f5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	88fa      	ldrh	r2, [r7, #6]
 8005f64:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	88fa      	ldrh	r2, [r7, #6]
 8005f6a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f74:	d108      	bne.n	8005f88 <HAL_UART_Transmit+0x6c>
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	691b      	ldr	r3, [r3, #16]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d104      	bne.n	8005f88 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	61bb      	str	r3, [r7, #24]
 8005f86:	e003      	b.n	8005f90 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f90:	e02e      	b.n	8005ff0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	9300      	str	r3, [sp, #0]
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	2180      	movs	r1, #128	@ 0x80
 8005f9c:	68f8      	ldr	r0, [r7, #12]
 8005f9e:	f000 f848 	bl	8006032 <UART_WaitOnFlagUntilTimeout>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d005      	beq.n	8005fb4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2220      	movs	r2, #32
 8005fac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005fb0:	2303      	movs	r3, #3
 8005fb2:	e03a      	b.n	800602a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d10b      	bne.n	8005fd2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005fba:	69bb      	ldr	r3, [r7, #24]
 8005fbc:	881b      	ldrh	r3, [r3, #0]
 8005fbe:	461a      	mov	r2, r3
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fc8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005fca:	69bb      	ldr	r3, [r7, #24]
 8005fcc:	3302      	adds	r3, #2
 8005fce:	61bb      	str	r3, [r7, #24]
 8005fd0:	e007      	b.n	8005fe2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	781a      	ldrb	r2, [r3, #0]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	3301      	adds	r3, #1
 8005fe0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	3b01      	subs	r3, #1
 8005fea:	b29a      	uxth	r2, r3
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d1cb      	bne.n	8005f92 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	9300      	str	r3, [sp, #0]
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	2200      	movs	r2, #0
 8006002:	2140      	movs	r1, #64	@ 0x40
 8006004:	68f8      	ldr	r0, [r7, #12]
 8006006:	f000 f814 	bl	8006032 <UART_WaitOnFlagUntilTimeout>
 800600a:	4603      	mov	r3, r0
 800600c:	2b00      	cmp	r3, #0
 800600e:	d005      	beq.n	800601c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2220      	movs	r2, #32
 8006014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006018:	2303      	movs	r3, #3
 800601a:	e006      	b.n	800602a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2220      	movs	r2, #32
 8006020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006024:	2300      	movs	r3, #0
 8006026:	e000      	b.n	800602a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006028:	2302      	movs	r3, #2
  }
}
 800602a:	4618      	mov	r0, r3
 800602c:	3720      	adds	r7, #32
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}

08006032 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006032:	b580      	push	{r7, lr}
 8006034:	b086      	sub	sp, #24
 8006036:	af00      	add	r7, sp, #0
 8006038:	60f8      	str	r0, [r7, #12]
 800603a:	60b9      	str	r1, [r7, #8]
 800603c:	603b      	str	r3, [r7, #0]
 800603e:	4613      	mov	r3, r2
 8006040:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006042:	e03b      	b.n	80060bc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006044:	6a3b      	ldr	r3, [r7, #32]
 8006046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800604a:	d037      	beq.n	80060bc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800604c:	f7fc fa62 	bl	8002514 <HAL_GetTick>
 8006050:	4602      	mov	r2, r0
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	1ad3      	subs	r3, r2, r3
 8006056:	6a3a      	ldr	r2, [r7, #32]
 8006058:	429a      	cmp	r2, r3
 800605a:	d302      	bcc.n	8006062 <UART_WaitOnFlagUntilTimeout+0x30>
 800605c:	6a3b      	ldr	r3, [r7, #32]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d101      	bne.n	8006066 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006062:	2303      	movs	r3, #3
 8006064:	e03a      	b.n	80060dc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	68db      	ldr	r3, [r3, #12]
 800606c:	f003 0304 	and.w	r3, r3, #4
 8006070:	2b00      	cmp	r3, #0
 8006072:	d023      	beq.n	80060bc <UART_WaitOnFlagUntilTimeout+0x8a>
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	2b80      	cmp	r3, #128	@ 0x80
 8006078:	d020      	beq.n	80060bc <UART_WaitOnFlagUntilTimeout+0x8a>
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	2b40      	cmp	r3, #64	@ 0x40
 800607e:	d01d      	beq.n	80060bc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f003 0308 	and.w	r3, r3, #8
 800608a:	2b08      	cmp	r3, #8
 800608c:	d116      	bne.n	80060bc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800608e:	2300      	movs	r3, #0
 8006090:	617b      	str	r3, [r7, #20]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	617b      	str	r3, [r7, #20]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	617b      	str	r3, [r7, #20]
 80060a2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80060a4:	68f8      	ldr	r0, [r7, #12]
 80060a6:	f000 f81d 	bl	80060e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2208      	movs	r2, #8
 80060ae:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2200      	movs	r2, #0
 80060b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	e00f      	b.n	80060dc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	4013      	ands	r3, r2
 80060c6:	68ba      	ldr	r2, [r7, #8]
 80060c8:	429a      	cmp	r2, r3
 80060ca:	bf0c      	ite	eq
 80060cc:	2301      	moveq	r3, #1
 80060ce:	2300      	movne	r3, #0
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	461a      	mov	r2, r3
 80060d4:	79fb      	ldrb	r3, [r7, #7]
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d0b4      	beq.n	8006044 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80060da:	2300      	movs	r3, #0
}
 80060dc:	4618      	mov	r0, r3
 80060de:	3718      	adds	r7, #24
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}

080060e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b095      	sub	sp, #84	@ 0x54
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	330c      	adds	r3, #12
 80060f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060f6:	e853 3f00 	ldrex	r3, [r3]
 80060fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80060fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006102:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	330c      	adds	r3, #12
 800610a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800610c:	643a      	str	r2, [r7, #64]	@ 0x40
 800610e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006110:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006112:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006114:	e841 2300 	strex	r3, r2, [r1]
 8006118:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800611a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800611c:	2b00      	cmp	r3, #0
 800611e:	d1e5      	bne.n	80060ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	3314      	adds	r3, #20
 8006126:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006128:	6a3b      	ldr	r3, [r7, #32]
 800612a:	e853 3f00 	ldrex	r3, [r3]
 800612e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006130:	69fb      	ldr	r3, [r7, #28]
 8006132:	f023 0301 	bic.w	r3, r3, #1
 8006136:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	3314      	adds	r3, #20
 800613e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006140:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006142:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006144:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006146:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006148:	e841 2300 	strex	r3, r2, [r1]
 800614c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800614e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006150:	2b00      	cmp	r3, #0
 8006152:	d1e5      	bne.n	8006120 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006158:	2b01      	cmp	r3, #1
 800615a:	d119      	bne.n	8006190 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	330c      	adds	r3, #12
 8006162:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	e853 3f00 	ldrex	r3, [r3]
 800616a:	60bb      	str	r3, [r7, #8]
   return(result);
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	f023 0310 	bic.w	r3, r3, #16
 8006172:	647b      	str	r3, [r7, #68]	@ 0x44
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	330c      	adds	r3, #12
 800617a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800617c:	61ba      	str	r2, [r7, #24]
 800617e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006180:	6979      	ldr	r1, [r7, #20]
 8006182:	69ba      	ldr	r2, [r7, #24]
 8006184:	e841 2300 	strex	r3, r2, [r1]
 8006188:	613b      	str	r3, [r7, #16]
   return(result);
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d1e5      	bne.n	800615c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2220      	movs	r2, #32
 8006194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800619e:	bf00      	nop
 80061a0:	3754      	adds	r7, #84	@ 0x54
 80061a2:	46bd      	mov	sp, r7
 80061a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a8:	4770      	bx	lr
	...

080061ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061b0:	b0c0      	sub	sp, #256	@ 0x100
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	691b      	ldr	r3, [r3, #16]
 80061c0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80061c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061c8:	68d9      	ldr	r1, [r3, #12]
 80061ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	ea40 0301 	orr.w	r3, r0, r1
 80061d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80061d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061da:	689a      	ldr	r2, [r3, #8]
 80061dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061e0:	691b      	ldr	r3, [r3, #16]
 80061e2:	431a      	orrs	r2, r3
 80061e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061e8:	695b      	ldr	r3, [r3, #20]
 80061ea:	431a      	orrs	r2, r3
 80061ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061f0:	69db      	ldr	r3, [r3, #28]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80061f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006204:	f021 010c 	bic.w	r1, r1, #12
 8006208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006212:	430b      	orrs	r3, r1
 8006214:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	695b      	ldr	r3, [r3, #20]
 800621e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006226:	6999      	ldr	r1, [r3, #24]
 8006228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	ea40 0301 	orr.w	r3, r0, r1
 8006232:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	4b8f      	ldr	r3, [pc, #572]	@ (8006478 <UART_SetConfig+0x2cc>)
 800623c:	429a      	cmp	r2, r3
 800623e:	d005      	beq.n	800624c <UART_SetConfig+0xa0>
 8006240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	4b8d      	ldr	r3, [pc, #564]	@ (800647c <UART_SetConfig+0x2d0>)
 8006248:	429a      	cmp	r2, r3
 800624a:	d104      	bne.n	8006256 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800624c:	f7fe f8de 	bl	800440c <HAL_RCC_GetPCLK2Freq>
 8006250:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006254:	e003      	b.n	800625e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006256:	f7fe f8c5 	bl	80043e4 <HAL_RCC_GetPCLK1Freq>
 800625a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800625e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006262:	69db      	ldr	r3, [r3, #28]
 8006264:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006268:	f040 810c 	bne.w	8006484 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800626c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006270:	2200      	movs	r2, #0
 8006272:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006276:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800627a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800627e:	4622      	mov	r2, r4
 8006280:	462b      	mov	r3, r5
 8006282:	1891      	adds	r1, r2, r2
 8006284:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006286:	415b      	adcs	r3, r3
 8006288:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800628a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800628e:	4621      	mov	r1, r4
 8006290:	eb12 0801 	adds.w	r8, r2, r1
 8006294:	4629      	mov	r1, r5
 8006296:	eb43 0901 	adc.w	r9, r3, r1
 800629a:	f04f 0200 	mov.w	r2, #0
 800629e:	f04f 0300 	mov.w	r3, #0
 80062a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80062a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80062aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80062ae:	4690      	mov	r8, r2
 80062b0:	4699      	mov	r9, r3
 80062b2:	4623      	mov	r3, r4
 80062b4:	eb18 0303 	adds.w	r3, r8, r3
 80062b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80062bc:	462b      	mov	r3, r5
 80062be:	eb49 0303 	adc.w	r3, r9, r3
 80062c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80062c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80062d2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80062d6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80062da:	460b      	mov	r3, r1
 80062dc:	18db      	adds	r3, r3, r3
 80062de:	653b      	str	r3, [r7, #80]	@ 0x50
 80062e0:	4613      	mov	r3, r2
 80062e2:	eb42 0303 	adc.w	r3, r2, r3
 80062e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80062e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80062ec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80062f0:	f7f9 ffce 	bl	8000290 <__aeabi_uldivmod>
 80062f4:	4602      	mov	r2, r0
 80062f6:	460b      	mov	r3, r1
 80062f8:	4b61      	ldr	r3, [pc, #388]	@ (8006480 <UART_SetConfig+0x2d4>)
 80062fa:	fba3 2302 	umull	r2, r3, r3, r2
 80062fe:	095b      	lsrs	r3, r3, #5
 8006300:	011c      	lsls	r4, r3, #4
 8006302:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006306:	2200      	movs	r2, #0
 8006308:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800630c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006310:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006314:	4642      	mov	r2, r8
 8006316:	464b      	mov	r3, r9
 8006318:	1891      	adds	r1, r2, r2
 800631a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800631c:	415b      	adcs	r3, r3
 800631e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006320:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006324:	4641      	mov	r1, r8
 8006326:	eb12 0a01 	adds.w	sl, r2, r1
 800632a:	4649      	mov	r1, r9
 800632c:	eb43 0b01 	adc.w	fp, r3, r1
 8006330:	f04f 0200 	mov.w	r2, #0
 8006334:	f04f 0300 	mov.w	r3, #0
 8006338:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800633c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006340:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006344:	4692      	mov	sl, r2
 8006346:	469b      	mov	fp, r3
 8006348:	4643      	mov	r3, r8
 800634a:	eb1a 0303 	adds.w	r3, sl, r3
 800634e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006352:	464b      	mov	r3, r9
 8006354:	eb4b 0303 	adc.w	r3, fp, r3
 8006358:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800635c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	2200      	movs	r2, #0
 8006364:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006368:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800636c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006370:	460b      	mov	r3, r1
 8006372:	18db      	adds	r3, r3, r3
 8006374:	643b      	str	r3, [r7, #64]	@ 0x40
 8006376:	4613      	mov	r3, r2
 8006378:	eb42 0303 	adc.w	r3, r2, r3
 800637c:	647b      	str	r3, [r7, #68]	@ 0x44
 800637e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006382:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006386:	f7f9 ff83 	bl	8000290 <__aeabi_uldivmod>
 800638a:	4602      	mov	r2, r0
 800638c:	460b      	mov	r3, r1
 800638e:	4611      	mov	r1, r2
 8006390:	4b3b      	ldr	r3, [pc, #236]	@ (8006480 <UART_SetConfig+0x2d4>)
 8006392:	fba3 2301 	umull	r2, r3, r3, r1
 8006396:	095b      	lsrs	r3, r3, #5
 8006398:	2264      	movs	r2, #100	@ 0x64
 800639a:	fb02 f303 	mul.w	r3, r2, r3
 800639e:	1acb      	subs	r3, r1, r3
 80063a0:	00db      	lsls	r3, r3, #3
 80063a2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80063a6:	4b36      	ldr	r3, [pc, #216]	@ (8006480 <UART_SetConfig+0x2d4>)
 80063a8:	fba3 2302 	umull	r2, r3, r3, r2
 80063ac:	095b      	lsrs	r3, r3, #5
 80063ae:	005b      	lsls	r3, r3, #1
 80063b0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80063b4:	441c      	add	r4, r3
 80063b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063ba:	2200      	movs	r2, #0
 80063bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80063c0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80063c4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80063c8:	4642      	mov	r2, r8
 80063ca:	464b      	mov	r3, r9
 80063cc:	1891      	adds	r1, r2, r2
 80063ce:	63b9      	str	r1, [r7, #56]	@ 0x38
 80063d0:	415b      	adcs	r3, r3
 80063d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80063d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80063d8:	4641      	mov	r1, r8
 80063da:	1851      	adds	r1, r2, r1
 80063dc:	6339      	str	r1, [r7, #48]	@ 0x30
 80063de:	4649      	mov	r1, r9
 80063e0:	414b      	adcs	r3, r1
 80063e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80063e4:	f04f 0200 	mov.w	r2, #0
 80063e8:	f04f 0300 	mov.w	r3, #0
 80063ec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80063f0:	4659      	mov	r1, fp
 80063f2:	00cb      	lsls	r3, r1, #3
 80063f4:	4651      	mov	r1, sl
 80063f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063fa:	4651      	mov	r1, sl
 80063fc:	00ca      	lsls	r2, r1, #3
 80063fe:	4610      	mov	r0, r2
 8006400:	4619      	mov	r1, r3
 8006402:	4603      	mov	r3, r0
 8006404:	4642      	mov	r2, r8
 8006406:	189b      	adds	r3, r3, r2
 8006408:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800640c:	464b      	mov	r3, r9
 800640e:	460a      	mov	r2, r1
 8006410:	eb42 0303 	adc.w	r3, r2, r3
 8006414:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006424:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006428:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800642c:	460b      	mov	r3, r1
 800642e:	18db      	adds	r3, r3, r3
 8006430:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006432:	4613      	mov	r3, r2
 8006434:	eb42 0303 	adc.w	r3, r2, r3
 8006438:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800643a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800643e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006442:	f7f9 ff25 	bl	8000290 <__aeabi_uldivmod>
 8006446:	4602      	mov	r2, r0
 8006448:	460b      	mov	r3, r1
 800644a:	4b0d      	ldr	r3, [pc, #52]	@ (8006480 <UART_SetConfig+0x2d4>)
 800644c:	fba3 1302 	umull	r1, r3, r3, r2
 8006450:	095b      	lsrs	r3, r3, #5
 8006452:	2164      	movs	r1, #100	@ 0x64
 8006454:	fb01 f303 	mul.w	r3, r1, r3
 8006458:	1ad3      	subs	r3, r2, r3
 800645a:	00db      	lsls	r3, r3, #3
 800645c:	3332      	adds	r3, #50	@ 0x32
 800645e:	4a08      	ldr	r2, [pc, #32]	@ (8006480 <UART_SetConfig+0x2d4>)
 8006460:	fba2 2303 	umull	r2, r3, r2, r3
 8006464:	095b      	lsrs	r3, r3, #5
 8006466:	f003 0207 	and.w	r2, r3, #7
 800646a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4422      	add	r2, r4
 8006472:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006474:	e106      	b.n	8006684 <UART_SetConfig+0x4d8>
 8006476:	bf00      	nop
 8006478:	40011000 	.word	0x40011000
 800647c:	40011400 	.word	0x40011400
 8006480:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006484:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006488:	2200      	movs	r2, #0
 800648a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800648e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006492:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006496:	4642      	mov	r2, r8
 8006498:	464b      	mov	r3, r9
 800649a:	1891      	adds	r1, r2, r2
 800649c:	6239      	str	r1, [r7, #32]
 800649e:	415b      	adcs	r3, r3
 80064a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80064a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80064a6:	4641      	mov	r1, r8
 80064a8:	1854      	adds	r4, r2, r1
 80064aa:	4649      	mov	r1, r9
 80064ac:	eb43 0501 	adc.w	r5, r3, r1
 80064b0:	f04f 0200 	mov.w	r2, #0
 80064b4:	f04f 0300 	mov.w	r3, #0
 80064b8:	00eb      	lsls	r3, r5, #3
 80064ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80064be:	00e2      	lsls	r2, r4, #3
 80064c0:	4614      	mov	r4, r2
 80064c2:	461d      	mov	r5, r3
 80064c4:	4643      	mov	r3, r8
 80064c6:	18e3      	adds	r3, r4, r3
 80064c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80064cc:	464b      	mov	r3, r9
 80064ce:	eb45 0303 	adc.w	r3, r5, r3
 80064d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80064d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	2200      	movs	r2, #0
 80064de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80064e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80064e6:	f04f 0200 	mov.w	r2, #0
 80064ea:	f04f 0300 	mov.w	r3, #0
 80064ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80064f2:	4629      	mov	r1, r5
 80064f4:	008b      	lsls	r3, r1, #2
 80064f6:	4621      	mov	r1, r4
 80064f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80064fc:	4621      	mov	r1, r4
 80064fe:	008a      	lsls	r2, r1, #2
 8006500:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006504:	f7f9 fec4 	bl	8000290 <__aeabi_uldivmod>
 8006508:	4602      	mov	r2, r0
 800650a:	460b      	mov	r3, r1
 800650c:	4b60      	ldr	r3, [pc, #384]	@ (8006690 <UART_SetConfig+0x4e4>)
 800650e:	fba3 2302 	umull	r2, r3, r3, r2
 8006512:	095b      	lsrs	r3, r3, #5
 8006514:	011c      	lsls	r4, r3, #4
 8006516:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800651a:	2200      	movs	r2, #0
 800651c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006520:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006524:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006528:	4642      	mov	r2, r8
 800652a:	464b      	mov	r3, r9
 800652c:	1891      	adds	r1, r2, r2
 800652e:	61b9      	str	r1, [r7, #24]
 8006530:	415b      	adcs	r3, r3
 8006532:	61fb      	str	r3, [r7, #28]
 8006534:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006538:	4641      	mov	r1, r8
 800653a:	1851      	adds	r1, r2, r1
 800653c:	6139      	str	r1, [r7, #16]
 800653e:	4649      	mov	r1, r9
 8006540:	414b      	adcs	r3, r1
 8006542:	617b      	str	r3, [r7, #20]
 8006544:	f04f 0200 	mov.w	r2, #0
 8006548:	f04f 0300 	mov.w	r3, #0
 800654c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006550:	4659      	mov	r1, fp
 8006552:	00cb      	lsls	r3, r1, #3
 8006554:	4651      	mov	r1, sl
 8006556:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800655a:	4651      	mov	r1, sl
 800655c:	00ca      	lsls	r2, r1, #3
 800655e:	4610      	mov	r0, r2
 8006560:	4619      	mov	r1, r3
 8006562:	4603      	mov	r3, r0
 8006564:	4642      	mov	r2, r8
 8006566:	189b      	adds	r3, r3, r2
 8006568:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800656c:	464b      	mov	r3, r9
 800656e:	460a      	mov	r2, r1
 8006570:	eb42 0303 	adc.w	r3, r2, r3
 8006574:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006582:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006584:	f04f 0200 	mov.w	r2, #0
 8006588:	f04f 0300 	mov.w	r3, #0
 800658c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006590:	4649      	mov	r1, r9
 8006592:	008b      	lsls	r3, r1, #2
 8006594:	4641      	mov	r1, r8
 8006596:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800659a:	4641      	mov	r1, r8
 800659c:	008a      	lsls	r2, r1, #2
 800659e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80065a2:	f7f9 fe75 	bl	8000290 <__aeabi_uldivmod>
 80065a6:	4602      	mov	r2, r0
 80065a8:	460b      	mov	r3, r1
 80065aa:	4611      	mov	r1, r2
 80065ac:	4b38      	ldr	r3, [pc, #224]	@ (8006690 <UART_SetConfig+0x4e4>)
 80065ae:	fba3 2301 	umull	r2, r3, r3, r1
 80065b2:	095b      	lsrs	r3, r3, #5
 80065b4:	2264      	movs	r2, #100	@ 0x64
 80065b6:	fb02 f303 	mul.w	r3, r2, r3
 80065ba:	1acb      	subs	r3, r1, r3
 80065bc:	011b      	lsls	r3, r3, #4
 80065be:	3332      	adds	r3, #50	@ 0x32
 80065c0:	4a33      	ldr	r2, [pc, #204]	@ (8006690 <UART_SetConfig+0x4e4>)
 80065c2:	fba2 2303 	umull	r2, r3, r2, r3
 80065c6:	095b      	lsrs	r3, r3, #5
 80065c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80065cc:	441c      	add	r4, r3
 80065ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065d2:	2200      	movs	r2, #0
 80065d4:	673b      	str	r3, [r7, #112]	@ 0x70
 80065d6:	677a      	str	r2, [r7, #116]	@ 0x74
 80065d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80065dc:	4642      	mov	r2, r8
 80065de:	464b      	mov	r3, r9
 80065e0:	1891      	adds	r1, r2, r2
 80065e2:	60b9      	str	r1, [r7, #8]
 80065e4:	415b      	adcs	r3, r3
 80065e6:	60fb      	str	r3, [r7, #12]
 80065e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80065ec:	4641      	mov	r1, r8
 80065ee:	1851      	adds	r1, r2, r1
 80065f0:	6039      	str	r1, [r7, #0]
 80065f2:	4649      	mov	r1, r9
 80065f4:	414b      	adcs	r3, r1
 80065f6:	607b      	str	r3, [r7, #4]
 80065f8:	f04f 0200 	mov.w	r2, #0
 80065fc:	f04f 0300 	mov.w	r3, #0
 8006600:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006604:	4659      	mov	r1, fp
 8006606:	00cb      	lsls	r3, r1, #3
 8006608:	4651      	mov	r1, sl
 800660a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800660e:	4651      	mov	r1, sl
 8006610:	00ca      	lsls	r2, r1, #3
 8006612:	4610      	mov	r0, r2
 8006614:	4619      	mov	r1, r3
 8006616:	4603      	mov	r3, r0
 8006618:	4642      	mov	r2, r8
 800661a:	189b      	adds	r3, r3, r2
 800661c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800661e:	464b      	mov	r3, r9
 8006620:	460a      	mov	r2, r1
 8006622:	eb42 0303 	adc.w	r3, r2, r3
 8006626:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	2200      	movs	r2, #0
 8006630:	663b      	str	r3, [r7, #96]	@ 0x60
 8006632:	667a      	str	r2, [r7, #100]	@ 0x64
 8006634:	f04f 0200 	mov.w	r2, #0
 8006638:	f04f 0300 	mov.w	r3, #0
 800663c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006640:	4649      	mov	r1, r9
 8006642:	008b      	lsls	r3, r1, #2
 8006644:	4641      	mov	r1, r8
 8006646:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800664a:	4641      	mov	r1, r8
 800664c:	008a      	lsls	r2, r1, #2
 800664e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006652:	f7f9 fe1d 	bl	8000290 <__aeabi_uldivmod>
 8006656:	4602      	mov	r2, r0
 8006658:	460b      	mov	r3, r1
 800665a:	4b0d      	ldr	r3, [pc, #52]	@ (8006690 <UART_SetConfig+0x4e4>)
 800665c:	fba3 1302 	umull	r1, r3, r3, r2
 8006660:	095b      	lsrs	r3, r3, #5
 8006662:	2164      	movs	r1, #100	@ 0x64
 8006664:	fb01 f303 	mul.w	r3, r1, r3
 8006668:	1ad3      	subs	r3, r2, r3
 800666a:	011b      	lsls	r3, r3, #4
 800666c:	3332      	adds	r3, #50	@ 0x32
 800666e:	4a08      	ldr	r2, [pc, #32]	@ (8006690 <UART_SetConfig+0x4e4>)
 8006670:	fba2 2303 	umull	r2, r3, r2, r3
 8006674:	095b      	lsrs	r3, r3, #5
 8006676:	f003 020f 	and.w	r2, r3, #15
 800667a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4422      	add	r2, r4
 8006682:	609a      	str	r2, [r3, #8]
}
 8006684:	bf00      	nop
 8006686:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800668a:	46bd      	mov	sp, r7
 800668c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006690:	51eb851f 	.word	0x51eb851f

08006694 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006694:	b480      	push	{r7}
 8006696:	b085      	sub	sp, #20
 8006698:	af00      	add	r7, sp, #0
 800669a:	4603      	mov	r3, r0
 800669c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800669e:	2300      	movs	r3, #0
 80066a0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80066a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80066a6:	2b84      	cmp	r3, #132	@ 0x84
 80066a8:	d005      	beq.n	80066b6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80066aa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	4413      	add	r3, r2
 80066b2:	3303      	adds	r3, #3
 80066b4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80066b6:	68fb      	ldr	r3, [r7, #12]
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3714      	adds	r7, #20
 80066bc:	46bd      	mov	sp, r7
 80066be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c2:	4770      	bx	lr

080066c4 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b083      	sub	sp, #12
 80066c8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80066ca:	f3ef 8305 	mrs	r3, IPSR
 80066ce:	607b      	str	r3, [r7, #4]
  return(result);
 80066d0:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	bf14      	ite	ne
 80066d6:	2301      	movne	r3, #1
 80066d8:	2300      	moveq	r3, #0
 80066da:	b2db      	uxtb	r3, r3
}
 80066dc:	4618      	mov	r0, r3
 80066de:	370c      	adds	r7, #12
 80066e0:	46bd      	mov	sp, r7
 80066e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e6:	4770      	bx	lr

080066e8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80066ec:	f001 fa30 	bl	8007b50 <vTaskStartScheduler>
  
  return osOK;
 80066f0:	2300      	movs	r3, #0
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	bd80      	pop	{r7, pc}

080066f6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80066f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066f8:	b089      	sub	sp, #36	@ 0x24
 80066fa:	af04      	add	r7, sp, #16
 80066fc:	6078      	str	r0, [r7, #4]
 80066fe:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	695b      	ldr	r3, [r3, #20]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d020      	beq.n	800674a <osThreadCreate+0x54>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	699b      	ldr	r3, [r3, #24]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d01c      	beq.n	800674a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	685c      	ldr	r4, [r3, #4]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	691e      	ldr	r6, [r3, #16]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006722:	4618      	mov	r0, r3
 8006724:	f7ff ffb6 	bl	8006694 <makeFreeRtosPriority>
 8006728:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	695b      	ldr	r3, [r3, #20]
 800672e:	687a      	ldr	r2, [r7, #4]
 8006730:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006732:	9202      	str	r2, [sp, #8]
 8006734:	9301      	str	r3, [sp, #4]
 8006736:	9100      	str	r1, [sp, #0]
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	4632      	mov	r2, r6
 800673c:	4629      	mov	r1, r5
 800673e:	4620      	mov	r0, r4
 8006740:	f001 f820 	bl	8007784 <xTaskCreateStatic>
 8006744:	4603      	mov	r3, r0
 8006746:	60fb      	str	r3, [r7, #12]
 8006748:	e01c      	b.n	8006784 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	685c      	ldr	r4, [r3, #4]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006756:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800675e:	4618      	mov	r0, r3
 8006760:	f7ff ff98 	bl	8006694 <makeFreeRtosPriority>
 8006764:	4602      	mov	r2, r0
 8006766:	f107 030c 	add.w	r3, r7, #12
 800676a:	9301      	str	r3, [sp, #4]
 800676c:	9200      	str	r2, [sp, #0]
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	4632      	mov	r2, r6
 8006772:	4629      	mov	r1, r5
 8006774:	4620      	mov	r0, r4
 8006776:	f001 f865 	bl	8007844 <xTaskCreate>
 800677a:	4603      	mov	r3, r0
 800677c:	2b01      	cmp	r3, #1
 800677e:	d001      	beq.n	8006784 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006780:	2300      	movs	r3, #0
 8006782:	e000      	b.n	8006786 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006784:	68fb      	ldr	r3, [r7, #12]
}
 8006786:	4618      	mov	r0, r3
 8006788:	3714      	adds	r7, #20
 800678a:	46bd      	mov	sp, r7
 800678c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800678e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800678e:	b580      	push	{r7, lr}
 8006790:	b084      	sub	sp, #16
 8006792:	af00      	add	r7, sp, #0
 8006794:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d001      	beq.n	80067a4 <osDelay+0x16>
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	e000      	b.n	80067a6 <osDelay+0x18>
 80067a4:	2301      	movs	r3, #1
 80067a6:	4618      	mov	r0, r3
 80067a8:	f001 f99c 	bl	8007ae4 <vTaskDelay>
  
  return osOK;
 80067ac:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3710      	adds	r7, #16
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}

080067b6 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 80067b6:	b580      	push	{r7, lr}
 80067b8:	b086      	sub	sp, #24
 80067ba:	af00      	add	r7, sp, #0
 80067bc:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	3303      	adds	r3, #3
 80067c4:	f023 0303 	bic.w	r3, r3, #3
 80067c8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 80067ca:	2014      	movs	r0, #20
 80067cc:	f002 f93e 	bl	8008a4c <pvPortMalloc>
 80067d0:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d046      	beq.n	8006866 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 80067e0:	68fa      	ldr	r2, [r7, #12]
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	2200      	movs	r2, #0
 80067ea:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4618      	mov	r0, r3
 80067f2:	f002 f92b 	bl	8008a4c <pvPortMalloc>
 80067f6:	4602      	mov	r2, r0
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d02b      	beq.n	800685c <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	68fa      	ldr	r2, [r7, #12]
 800680a:	fb02 f303 	mul.w	r3, r2, r3
 800680e:	4618      	mov	r0, r3
 8006810:	f002 f91c 	bl	8008a4c <pvPortMalloc>
 8006814:	4602      	mov	r2, r0
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d011      	beq.n	8006846 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 8006822:	2300      	movs	r3, #0
 8006824:	613b      	str	r3, [r7, #16]
 8006826:	e008      	b.n	800683a <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	685a      	ldr	r2, [r3, #4]
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	4413      	add	r3, r2
 8006830:	2200      	movs	r2, #0
 8006832:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8006834:	693b      	ldr	r3, [r7, #16]
 8006836:	3301      	adds	r3, #1
 8006838:	613b      	str	r3, [r7, #16]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	693a      	ldr	r2, [r7, #16]
 8006840:	429a      	cmp	r2, r3
 8006842:	d3f1      	bcc.n	8006828 <osPoolCreate+0x72>
 8006844:	e00f      	b.n	8006866 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	4618      	mov	r0, r3
 800684c:	f002 f9cc 	bl	8008be8 <vPortFree>
        vPortFree(thePool);
 8006850:	6978      	ldr	r0, [r7, #20]
 8006852:	f002 f9c9 	bl	8008be8 <vPortFree>
        thePool = NULL;
 8006856:	2300      	movs	r3, #0
 8006858:	617b      	str	r3, [r7, #20]
 800685a:	e004      	b.n	8006866 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 800685c:	6978      	ldr	r0, [r7, #20]
 800685e:	f002 f9c3 	bl	8008be8 <vPortFree>
      thePool = NULL;
 8006862:	2300      	movs	r3, #0
 8006864:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 8006866:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 8006868:	4618      	mov	r0, r3
 800686a:	3718      	adds	r7, #24
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}

08006870 <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b08a      	sub	sp, #40	@ 0x28
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 8006878:	2300      	movs	r3, #0
 800687a:	627b      	str	r3, [r7, #36]	@ 0x24
  void *p = NULL;
 800687c:	2300      	movs	r3, #0
 800687e:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 8006880:	f7ff ff20 	bl	80066c4 <inHandlerMode>
 8006884:	4603      	mov	r3, r0
 8006886:	2b00      	cmp	r3, #0
 8006888:	d00e      	beq.n	80068a8 <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800688a:	f3ef 8211 	mrs	r2, BASEPRI
 800688e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006892:	f383 8811 	msr	BASEPRI, r3
 8006896:	f3bf 8f6f 	isb	sy
 800689a:	f3bf 8f4f 	dsb	sy
 800689e:	617a      	str	r2, [r7, #20]
 80068a0:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80068a2:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 80068a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80068a6:	e001      	b.n	80068ac <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 80068a8:	f001 ffae 	bl	8008808 <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 80068ac:	2300      	movs	r3, #0
 80068ae:	61fb      	str	r3, [r7, #28]
 80068b0:	e029      	b.n	8006906 <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	691a      	ldr	r2, [r3, #16]
 80068b6:	69fb      	ldr	r3, [r7, #28]
 80068b8:	4413      	add	r3, r2
 80068ba:	687a      	ldr	r2, [r7, #4]
 80068bc:	6892      	ldr	r2, [r2, #8]
 80068be:	fbb3 f1f2 	udiv	r1, r3, r2
 80068c2:	fb01 f202 	mul.w	r2, r1, r2
 80068c6:	1a9b      	subs	r3, r3, r2
 80068c8:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	685a      	ldr	r2, [r3, #4]
 80068ce:	69bb      	ldr	r3, [r7, #24]
 80068d0:	4413      	add	r3, r2
 80068d2:	781b      	ldrb	r3, [r3, #0]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d113      	bne.n	8006900 <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	685a      	ldr	r2, [r3, #4]
 80068dc:	69bb      	ldr	r3, [r7, #24]
 80068de:	4413      	add	r3, r2
 80068e0:	2201      	movs	r2, #1
 80068e2:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4619      	mov	r1, r3
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	68db      	ldr	r3, [r3, #12]
 80068ee:	69ba      	ldr	r2, [r7, #24]
 80068f0:	fb02 f303 	mul.w	r3, r2, r3
 80068f4:	440b      	add	r3, r1
 80068f6:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	69ba      	ldr	r2, [r7, #24]
 80068fc:	611a      	str	r2, [r3, #16]
      break;
 80068fe:	e007      	b.n	8006910 <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 8006900:	69fb      	ldr	r3, [r7, #28]
 8006902:	3301      	adds	r3, #1
 8006904:	61fb      	str	r3, [r7, #28]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	69fa      	ldr	r2, [r7, #28]
 800690c:	429a      	cmp	r2, r3
 800690e:	d3d0      	bcc.n	80068b2 <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 8006910:	f7ff fed8 	bl	80066c4 <inHandlerMode>
 8006914:	4603      	mov	r3, r0
 8006916:	2b00      	cmp	r3, #0
 8006918:	d005      	beq.n	8006926 <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 800691a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800691c:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006924:	e001      	b.n	800692a <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 8006926:	f001 ffa1 	bl	800886c <vPortExitCritical>
  }
  
  return p;
 800692a:	6a3b      	ldr	r3, [r7, #32]
}
 800692c:	4618      	mov	r0, r3
 800692e:	3728      	adds	r7, #40	@ 0x28
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 8006934:	b480      	push	{r7}
 8006936:	b085      	sub	sp, #20
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
 800693c:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d101      	bne.n	8006948 <osPoolFree+0x14>
    return osErrorParameter;
 8006944:	2380      	movs	r3, #128	@ 0x80
 8006946:	e030      	b.n	80069aa <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d101      	bne.n	8006952 <osPoolFree+0x1e>
    return osErrorParameter;
 800694e:	2380      	movs	r3, #128	@ 0x80
 8006950:	e02b      	b.n	80069aa <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	683a      	ldr	r2, [r7, #0]
 8006958:	429a      	cmp	r2, r3
 800695a:	d201      	bcs.n	8006960 <osPoolFree+0x2c>
    return osErrorParameter;
 800695c:	2380      	movs	r3, #128	@ 0x80
 800695e:	e024      	b.n	80069aa <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	687a      	ldr	r2, [r7, #4]
 8006964:	6812      	ldr	r2, [r2, #0]
 8006966:	1a9b      	subs	r3, r3, r2
 8006968:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	68da      	ldr	r2, [r3, #12]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	fbb3 f1f2 	udiv	r1, r3, r2
 8006974:	fb01 f202 	mul.w	r2, r1, r2
 8006978:	1a9b      	subs	r3, r3, r2
 800697a:	2b00      	cmp	r3, #0
 800697c:	d001      	beq.n	8006982 <osPoolFree+0x4e>
    return osErrorParameter;
 800697e:	2380      	movs	r3, #128	@ 0x80
 8006980:	e013      	b.n	80069aa <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	68db      	ldr	r3, [r3, #12]
 8006986:	68fa      	ldr	r2, [r7, #12]
 8006988:	fbb2 f3f3 	udiv	r3, r2, r3
 800698c:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	689b      	ldr	r3, [r3, #8]
 8006992:	68fa      	ldr	r2, [r7, #12]
 8006994:	429a      	cmp	r2, r3
 8006996:	d301      	bcc.n	800699c <osPoolFree+0x68>
    return osErrorParameter;
 8006998:	2380      	movs	r3, #128	@ 0x80
 800699a:	e006      	b.n	80069aa <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	685a      	ldr	r2, [r3, #4]
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	4413      	add	r3, r2
 80069a4:	2200      	movs	r2, #0
 80069a6:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 80069a8:	2300      	movs	r3, #0
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3714      	adds	r7, #20
 80069ae:	46bd      	mov	sp, r7
 80069b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b4:	4770      	bx	lr

080069b6 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80069b6:	b590      	push	{r4, r7, lr}
 80069b8:	b085      	sub	sp, #20
 80069ba:	af02      	add	r7, sp, #8
 80069bc:	6078      	str	r0, [r7, #4]
 80069be:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d011      	beq.n	80069ec <osMessageCreate+0x36>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d00d      	beq.n	80069ec <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6818      	ldr	r0, [r3, #0]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6859      	ldr	r1, [r3, #4]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	689a      	ldr	r2, [r3, #8]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	2400      	movs	r4, #0
 80069e2:	9400      	str	r4, [sp, #0]
 80069e4:	f000 f9e2 	bl	8006dac <xQueueGenericCreateStatic>
 80069e8:	4603      	mov	r3, r0
 80069ea:	e008      	b.n	80069fe <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6818      	ldr	r0, [r3, #0]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	4619      	mov	r1, r3
 80069f8:	f000 fa55 	bl	8006ea6 <xQueueGenericCreate>
 80069fc:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	370c      	adds	r7, #12
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd90      	pop	{r4, r7, pc}
	...

08006a08 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b086      	sub	sp, #24
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	60f8      	str	r0, [r7, #12]
 8006a10:	60b9      	str	r1, [r7, #8]
 8006a12:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8006a14:	2300      	movs	r3, #0
 8006a16:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8006a1c:	697b      	ldr	r3, [r7, #20]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d101      	bne.n	8006a26 <osMessagePut+0x1e>
    ticks = 1;
 8006a22:	2301      	movs	r3, #1
 8006a24:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8006a26:	f7ff fe4d 	bl	80066c4 <inHandlerMode>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d018      	beq.n	8006a62 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8006a30:	f107 0210 	add.w	r2, r7, #16
 8006a34:	f107 0108 	add.w	r1, r7, #8
 8006a38:	2300      	movs	r3, #0
 8006a3a:	68f8      	ldr	r0, [r7, #12]
 8006a3c:	f000 fb90 	bl	8007160 <xQueueGenericSendFromISR>
 8006a40:	4603      	mov	r3, r0
 8006a42:	2b01      	cmp	r3, #1
 8006a44:	d001      	beq.n	8006a4a <osMessagePut+0x42>
      return osErrorOS;
 8006a46:	23ff      	movs	r3, #255	@ 0xff
 8006a48:	e018      	b.n	8006a7c <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d014      	beq.n	8006a7a <osMessagePut+0x72>
 8006a50:	4b0c      	ldr	r3, [pc, #48]	@ (8006a84 <osMessagePut+0x7c>)
 8006a52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a56:	601a      	str	r2, [r3, #0]
 8006a58:	f3bf 8f4f 	dsb	sy
 8006a5c:	f3bf 8f6f 	isb	sy
 8006a60:	e00b      	b.n	8006a7a <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8006a62:	f107 0108 	add.w	r1, r7, #8
 8006a66:	2300      	movs	r3, #0
 8006a68:	697a      	ldr	r2, [r7, #20]
 8006a6a:	68f8      	ldr	r0, [r7, #12]
 8006a6c:	f000 fa76 	bl	8006f5c <xQueueGenericSend>
 8006a70:	4603      	mov	r3, r0
 8006a72:	2b01      	cmp	r3, #1
 8006a74:	d001      	beq.n	8006a7a <osMessagePut+0x72>
      return osErrorOS;
 8006a76:	23ff      	movs	r3, #255	@ 0xff
 8006a78:	e000      	b.n	8006a7c <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8006a7a:	2300      	movs	r3, #0
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	3718      	adds	r7, #24
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}
 8006a84:	e000ed04 	.word	0xe000ed04

08006a88 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8006a88:	b590      	push	{r4, r7, lr}
 8006a8a:	b08b      	sub	sp, #44	@ 0x2c
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	60f8      	str	r0, [r7, #12]
 8006a90:	60b9      	str	r1, [r7, #8]
 8006a92:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d10a      	bne.n	8006ab8 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8006aa2:	2380      	movs	r3, #128	@ 0x80
 8006aa4:	617b      	str	r3, [r7, #20]
    return event;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	461c      	mov	r4, r3
 8006aaa:	f107 0314 	add.w	r3, r7, #20
 8006aae:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006ab2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006ab6:	e054      	b.n	8006b62 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8006abc:	2300      	movs	r3, #0
 8006abe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ac6:	d103      	bne.n	8006ad0 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8006ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8006acc:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ace:	e009      	b.n	8006ae4 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d006      	beq.n	8006ae4 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8006ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d101      	bne.n	8006ae4 <osMessageGet+0x5c>
      ticks = 1;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8006ae4:	f7ff fdee 	bl	80066c4 <inHandlerMode>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d01c      	beq.n	8006b28 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8006aee:	f107 0220 	add.w	r2, r7, #32
 8006af2:	f107 0314 	add.w	r3, r7, #20
 8006af6:	3304      	adds	r3, #4
 8006af8:	4619      	mov	r1, r3
 8006afa:	68b8      	ldr	r0, [r7, #8]
 8006afc:	f000 fcb0 	bl	8007460 <xQueueReceiveFromISR>
 8006b00:	4603      	mov	r3, r0
 8006b02:	2b01      	cmp	r3, #1
 8006b04:	d102      	bne.n	8006b0c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8006b06:	2310      	movs	r3, #16
 8006b08:	617b      	str	r3, [r7, #20]
 8006b0a:	e001      	b.n	8006b10 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006b10:	6a3b      	ldr	r3, [r7, #32]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d01d      	beq.n	8006b52 <osMessageGet+0xca>
 8006b16:	4b15      	ldr	r3, [pc, #84]	@ (8006b6c <osMessageGet+0xe4>)
 8006b18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b1c:	601a      	str	r2, [r3, #0]
 8006b1e:	f3bf 8f4f 	dsb	sy
 8006b22:	f3bf 8f6f 	isb	sy
 8006b26:	e014      	b.n	8006b52 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8006b28:	f107 0314 	add.w	r3, r7, #20
 8006b2c:	3304      	adds	r3, #4
 8006b2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b30:	4619      	mov	r1, r3
 8006b32:	68b8      	ldr	r0, [r7, #8]
 8006b34:	f000 fbb2 	bl	800729c <xQueueReceive>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	2b01      	cmp	r3, #1
 8006b3c:	d102      	bne.n	8006b44 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8006b3e:	2310      	movs	r3, #16
 8006b40:	617b      	str	r3, [r7, #20]
 8006b42:	e006      	b.n	8006b52 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8006b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d101      	bne.n	8006b4e <osMessageGet+0xc6>
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	e000      	b.n	8006b50 <osMessageGet+0xc8>
 8006b4e:	2340      	movs	r3, #64	@ 0x40
 8006b50:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	461c      	mov	r4, r3
 8006b56:	f107 0314 	add.w	r3, r7, #20
 8006b5a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006b5e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8006b62:	68f8      	ldr	r0, [r7, #12]
 8006b64:	372c      	adds	r7, #44	@ 0x2c
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bd90      	pop	{r4, r7, pc}
 8006b6a:	bf00      	nop
 8006b6c:	e000ed04 	.word	0xe000ed04

08006b70 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006b70:	b480      	push	{r7}
 8006b72:	b083      	sub	sp, #12
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f103 0208 	add.w	r2, r3, #8
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f04f 32ff 	mov.w	r2, #4294967295
 8006b88:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	f103 0208 	add.w	r2, r3, #8
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	f103 0208 	add.w	r2, r3, #8
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006ba4:	bf00      	nop
 8006ba6:	370c      	adds	r7, #12
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b083      	sub	sp, #12
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006bbe:	bf00      	nop
 8006bc0:	370c      	adds	r7, #12
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc8:	4770      	bx	lr

08006bca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006bca:	b480      	push	{r7}
 8006bcc:	b085      	sub	sp, #20
 8006bce:	af00      	add	r7, sp, #0
 8006bd0:	6078      	str	r0, [r7, #4]
 8006bd2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	68fa      	ldr	r2, [r7, #12]
 8006bde:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	689a      	ldr	r2, [r3, #8]
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	689b      	ldr	r3, [r3, #8]
 8006bec:	683a      	ldr	r2, [r7, #0]
 8006bee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	683a      	ldr	r2, [r7, #0]
 8006bf4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	687a      	ldr	r2, [r7, #4]
 8006bfa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	1c5a      	adds	r2, r3, #1
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	601a      	str	r2, [r3, #0]
}
 8006c06:	bf00      	nop
 8006c08:	3714      	adds	r7, #20
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c10:	4770      	bx	lr

08006c12 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006c12:	b480      	push	{r7}
 8006c14:	b085      	sub	sp, #20
 8006c16:	af00      	add	r7, sp, #0
 8006c18:	6078      	str	r0, [r7, #4]
 8006c1a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c28:	d103      	bne.n	8006c32 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	691b      	ldr	r3, [r3, #16]
 8006c2e:	60fb      	str	r3, [r7, #12]
 8006c30:	e00c      	b.n	8006c4c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	3308      	adds	r3, #8
 8006c36:	60fb      	str	r3, [r7, #12]
 8006c38:	e002      	b.n	8006c40 <vListInsert+0x2e>
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	685b      	ldr	r3, [r3, #4]
 8006c3e:	60fb      	str	r3, [r7, #12]
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	68ba      	ldr	r2, [r7, #8]
 8006c48:	429a      	cmp	r2, r3
 8006c4a:	d2f6      	bcs.n	8006c3a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	685a      	ldr	r2, [r3, #4]
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	683a      	ldr	r2, [r7, #0]
 8006c5a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	68fa      	ldr	r2, [r7, #12]
 8006c60:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	683a      	ldr	r2, [r7, #0]
 8006c66:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	687a      	ldr	r2, [r7, #4]
 8006c6c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	1c5a      	adds	r2, r3, #1
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	601a      	str	r2, [r3, #0]
}
 8006c78:	bf00      	nop
 8006c7a:	3714      	adds	r7, #20
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr

08006c84 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006c84:	b480      	push	{r7}
 8006c86:	b085      	sub	sp, #20
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	691b      	ldr	r3, [r3, #16]
 8006c90:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	687a      	ldr	r2, [r7, #4]
 8006c98:	6892      	ldr	r2, [r2, #8]
 8006c9a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	689b      	ldr	r3, [r3, #8]
 8006ca0:	687a      	ldr	r2, [r7, #4]
 8006ca2:	6852      	ldr	r2, [r2, #4]
 8006ca4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	685b      	ldr	r3, [r3, #4]
 8006caa:	687a      	ldr	r2, [r7, #4]
 8006cac:	429a      	cmp	r2, r3
 8006cae:	d103      	bne.n	8006cb8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	689a      	ldr	r2, [r3, #8]
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	1e5a      	subs	r2, r3, #1
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3714      	adds	r7, #20
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd6:	4770      	bx	lr

08006cd8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b084      	sub	sp, #16
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
 8006ce0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d10b      	bne.n	8006d04 <xQueueGenericReset+0x2c>
	__asm volatile
 8006cec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cf0:	f383 8811 	msr	BASEPRI, r3
 8006cf4:	f3bf 8f6f 	isb	sy
 8006cf8:	f3bf 8f4f 	dsb	sy
 8006cfc:	60bb      	str	r3, [r7, #8]
}
 8006cfe:	bf00      	nop
 8006d00:	bf00      	nop
 8006d02:	e7fd      	b.n	8006d00 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006d04:	f001 fd80 	bl	8008808 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d10:	68f9      	ldr	r1, [r7, #12]
 8006d12:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006d14:	fb01 f303 	mul.w	r3, r1, r3
 8006d18:	441a      	add	r2, r3
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2200      	movs	r2, #0
 8006d22:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681a      	ldr	r2, [r3, #0]
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681a      	ldr	r2, [r3, #0]
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d34:	3b01      	subs	r3, #1
 8006d36:	68f9      	ldr	r1, [r7, #12]
 8006d38:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006d3a:	fb01 f303 	mul.w	r3, r1, r3
 8006d3e:	441a      	add	r2, r3
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	22ff      	movs	r2, #255	@ 0xff
 8006d48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	22ff      	movs	r2, #255	@ 0xff
 8006d50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d114      	bne.n	8006d84 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	691b      	ldr	r3, [r3, #16]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d01a      	beq.n	8006d98 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	3310      	adds	r3, #16
 8006d66:	4618      	mov	r0, r3
 8006d68:	f001 f94c 	bl	8008004 <xTaskRemoveFromEventList>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d012      	beq.n	8006d98 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006d72:	4b0d      	ldr	r3, [pc, #52]	@ (8006da8 <xQueueGenericReset+0xd0>)
 8006d74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d78:	601a      	str	r2, [r3, #0]
 8006d7a:	f3bf 8f4f 	dsb	sy
 8006d7e:	f3bf 8f6f 	isb	sy
 8006d82:	e009      	b.n	8006d98 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	3310      	adds	r3, #16
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f7ff fef1 	bl	8006b70 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	3324      	adds	r3, #36	@ 0x24
 8006d92:	4618      	mov	r0, r3
 8006d94:	f7ff feec 	bl	8006b70 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006d98:	f001 fd68 	bl	800886c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006d9c:	2301      	movs	r3, #1
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3710      	adds	r7, #16
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}
 8006da6:	bf00      	nop
 8006da8:	e000ed04 	.word	0xe000ed04

08006dac <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b08e      	sub	sp, #56	@ 0x38
 8006db0:	af02      	add	r7, sp, #8
 8006db2:	60f8      	str	r0, [r7, #12]
 8006db4:	60b9      	str	r1, [r7, #8]
 8006db6:	607a      	str	r2, [r7, #4]
 8006db8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d10b      	bne.n	8006dd8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dc4:	f383 8811 	msr	BASEPRI, r3
 8006dc8:	f3bf 8f6f 	isb	sy
 8006dcc:	f3bf 8f4f 	dsb	sy
 8006dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006dd2:	bf00      	nop
 8006dd4:	bf00      	nop
 8006dd6:	e7fd      	b.n	8006dd4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d10b      	bne.n	8006df6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006de2:	f383 8811 	msr	BASEPRI, r3
 8006de6:	f3bf 8f6f 	isb	sy
 8006dea:	f3bf 8f4f 	dsb	sy
 8006dee:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006df0:	bf00      	nop
 8006df2:	bf00      	nop
 8006df4:	e7fd      	b.n	8006df2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d002      	beq.n	8006e02 <xQueueGenericCreateStatic+0x56>
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d001      	beq.n	8006e06 <xQueueGenericCreateStatic+0x5a>
 8006e02:	2301      	movs	r3, #1
 8006e04:	e000      	b.n	8006e08 <xQueueGenericCreateStatic+0x5c>
 8006e06:	2300      	movs	r3, #0
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d10b      	bne.n	8006e24 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e10:	f383 8811 	msr	BASEPRI, r3
 8006e14:	f3bf 8f6f 	isb	sy
 8006e18:	f3bf 8f4f 	dsb	sy
 8006e1c:	623b      	str	r3, [r7, #32]
}
 8006e1e:	bf00      	nop
 8006e20:	bf00      	nop
 8006e22:	e7fd      	b.n	8006e20 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d102      	bne.n	8006e30 <xQueueGenericCreateStatic+0x84>
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d101      	bne.n	8006e34 <xQueueGenericCreateStatic+0x88>
 8006e30:	2301      	movs	r3, #1
 8006e32:	e000      	b.n	8006e36 <xQueueGenericCreateStatic+0x8a>
 8006e34:	2300      	movs	r3, #0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d10b      	bne.n	8006e52 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e3e:	f383 8811 	msr	BASEPRI, r3
 8006e42:	f3bf 8f6f 	isb	sy
 8006e46:	f3bf 8f4f 	dsb	sy
 8006e4a:	61fb      	str	r3, [r7, #28]
}
 8006e4c:	bf00      	nop
 8006e4e:	bf00      	nop
 8006e50:	e7fd      	b.n	8006e4e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006e52:	2348      	movs	r3, #72	@ 0x48
 8006e54:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006e56:	697b      	ldr	r3, [r7, #20]
 8006e58:	2b48      	cmp	r3, #72	@ 0x48
 8006e5a:	d00b      	beq.n	8006e74 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006e5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e60:	f383 8811 	msr	BASEPRI, r3
 8006e64:	f3bf 8f6f 	isb	sy
 8006e68:	f3bf 8f4f 	dsb	sy
 8006e6c:	61bb      	str	r3, [r7, #24]
}
 8006e6e:	bf00      	nop
 8006e70:	bf00      	nop
 8006e72:	e7fd      	b.n	8006e70 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006e74:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006e7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d00d      	beq.n	8006e9c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006e88:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006e8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e8e:	9300      	str	r3, [sp, #0]
 8006e90:	4613      	mov	r3, r2
 8006e92:	687a      	ldr	r2, [r7, #4]
 8006e94:	68b9      	ldr	r1, [r7, #8]
 8006e96:	68f8      	ldr	r0, [r7, #12]
 8006e98:	f000 f840 	bl	8006f1c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006e9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3730      	adds	r7, #48	@ 0x30
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}

08006ea6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006ea6:	b580      	push	{r7, lr}
 8006ea8:	b08a      	sub	sp, #40	@ 0x28
 8006eaa:	af02      	add	r7, sp, #8
 8006eac:	60f8      	str	r0, [r7, #12]
 8006eae:	60b9      	str	r1, [r7, #8]
 8006eb0:	4613      	mov	r3, r2
 8006eb2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d10b      	bne.n	8006ed2 <xQueueGenericCreate+0x2c>
	__asm volatile
 8006eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ebe:	f383 8811 	msr	BASEPRI, r3
 8006ec2:	f3bf 8f6f 	isb	sy
 8006ec6:	f3bf 8f4f 	dsb	sy
 8006eca:	613b      	str	r3, [r7, #16]
}
 8006ecc:	bf00      	nop
 8006ece:	bf00      	nop
 8006ed0:	e7fd      	b.n	8006ece <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	68ba      	ldr	r2, [r7, #8]
 8006ed6:	fb02 f303 	mul.w	r3, r2, r3
 8006eda:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006edc:	69fb      	ldr	r3, [r7, #28]
 8006ede:	3348      	adds	r3, #72	@ 0x48
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	f001 fdb3 	bl	8008a4c <pvPortMalloc>
 8006ee6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d011      	beq.n	8006f12 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006eee:	69bb      	ldr	r3, [r7, #24]
 8006ef0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	3348      	adds	r3, #72	@ 0x48
 8006ef6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006ef8:	69bb      	ldr	r3, [r7, #24]
 8006efa:	2200      	movs	r2, #0
 8006efc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006f00:	79fa      	ldrb	r2, [r7, #7]
 8006f02:	69bb      	ldr	r3, [r7, #24]
 8006f04:	9300      	str	r3, [sp, #0]
 8006f06:	4613      	mov	r3, r2
 8006f08:	697a      	ldr	r2, [r7, #20]
 8006f0a:	68b9      	ldr	r1, [r7, #8]
 8006f0c:	68f8      	ldr	r0, [r7, #12]
 8006f0e:	f000 f805 	bl	8006f1c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006f12:	69bb      	ldr	r3, [r7, #24]
	}
 8006f14:	4618      	mov	r0, r3
 8006f16:	3720      	adds	r7, #32
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}

08006f1c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b084      	sub	sp, #16
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	60f8      	str	r0, [r7, #12]
 8006f24:	60b9      	str	r1, [r7, #8]
 8006f26:	607a      	str	r2, [r7, #4]
 8006f28:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d103      	bne.n	8006f38 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006f30:	69bb      	ldr	r3, [r7, #24]
 8006f32:	69ba      	ldr	r2, [r7, #24]
 8006f34:	601a      	str	r2, [r3, #0]
 8006f36:	e002      	b.n	8006f3e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006f38:	69bb      	ldr	r3, [r7, #24]
 8006f3a:	687a      	ldr	r2, [r7, #4]
 8006f3c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006f3e:	69bb      	ldr	r3, [r7, #24]
 8006f40:	68fa      	ldr	r2, [r7, #12]
 8006f42:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006f44:	69bb      	ldr	r3, [r7, #24]
 8006f46:	68ba      	ldr	r2, [r7, #8]
 8006f48:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006f4a:	2101      	movs	r1, #1
 8006f4c:	69b8      	ldr	r0, [r7, #24]
 8006f4e:	f7ff fec3 	bl	8006cd8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006f52:	bf00      	nop
 8006f54:	3710      	adds	r7, #16
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}
	...

08006f5c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b08e      	sub	sp, #56	@ 0x38
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	60f8      	str	r0, [r7, #12]
 8006f64:	60b9      	str	r1, [r7, #8]
 8006f66:	607a      	str	r2, [r7, #4]
 8006f68:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d10b      	bne.n	8006f90 <xQueueGenericSend+0x34>
	__asm volatile
 8006f78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f7c:	f383 8811 	msr	BASEPRI, r3
 8006f80:	f3bf 8f6f 	isb	sy
 8006f84:	f3bf 8f4f 	dsb	sy
 8006f88:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006f8a:	bf00      	nop
 8006f8c:	bf00      	nop
 8006f8e:	e7fd      	b.n	8006f8c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d103      	bne.n	8006f9e <xQueueGenericSend+0x42>
 8006f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d101      	bne.n	8006fa2 <xQueueGenericSend+0x46>
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	e000      	b.n	8006fa4 <xQueueGenericSend+0x48>
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d10b      	bne.n	8006fc0 <xQueueGenericSend+0x64>
	__asm volatile
 8006fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fac:	f383 8811 	msr	BASEPRI, r3
 8006fb0:	f3bf 8f6f 	isb	sy
 8006fb4:	f3bf 8f4f 	dsb	sy
 8006fb8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006fba:	bf00      	nop
 8006fbc:	bf00      	nop
 8006fbe:	e7fd      	b.n	8006fbc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	2b02      	cmp	r3, #2
 8006fc4:	d103      	bne.n	8006fce <xQueueGenericSend+0x72>
 8006fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fca:	2b01      	cmp	r3, #1
 8006fcc:	d101      	bne.n	8006fd2 <xQueueGenericSend+0x76>
 8006fce:	2301      	movs	r3, #1
 8006fd0:	e000      	b.n	8006fd4 <xQueueGenericSend+0x78>
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d10b      	bne.n	8006ff0 <xQueueGenericSend+0x94>
	__asm volatile
 8006fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fdc:	f383 8811 	msr	BASEPRI, r3
 8006fe0:	f3bf 8f6f 	isb	sy
 8006fe4:	f3bf 8f4f 	dsb	sy
 8006fe8:	623b      	str	r3, [r7, #32]
}
 8006fea:	bf00      	nop
 8006fec:	bf00      	nop
 8006fee:	e7fd      	b.n	8006fec <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006ff0:	f001 f9ce 	bl	8008390 <xTaskGetSchedulerState>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d102      	bne.n	8007000 <xQueueGenericSend+0xa4>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d101      	bne.n	8007004 <xQueueGenericSend+0xa8>
 8007000:	2301      	movs	r3, #1
 8007002:	e000      	b.n	8007006 <xQueueGenericSend+0xaa>
 8007004:	2300      	movs	r3, #0
 8007006:	2b00      	cmp	r3, #0
 8007008:	d10b      	bne.n	8007022 <xQueueGenericSend+0xc6>
	__asm volatile
 800700a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800700e:	f383 8811 	msr	BASEPRI, r3
 8007012:	f3bf 8f6f 	isb	sy
 8007016:	f3bf 8f4f 	dsb	sy
 800701a:	61fb      	str	r3, [r7, #28]
}
 800701c:	bf00      	nop
 800701e:	bf00      	nop
 8007020:	e7fd      	b.n	800701e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007022:	f001 fbf1 	bl	8008808 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007028:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800702a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800702c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800702e:	429a      	cmp	r2, r3
 8007030:	d302      	bcc.n	8007038 <xQueueGenericSend+0xdc>
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	2b02      	cmp	r3, #2
 8007036:	d129      	bne.n	800708c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007038:	683a      	ldr	r2, [r7, #0]
 800703a:	68b9      	ldr	r1, [r7, #8]
 800703c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800703e:	f000 fa91 	bl	8007564 <prvCopyDataToQueue>
 8007042:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007048:	2b00      	cmp	r3, #0
 800704a:	d010      	beq.n	800706e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800704c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800704e:	3324      	adds	r3, #36	@ 0x24
 8007050:	4618      	mov	r0, r3
 8007052:	f000 ffd7 	bl	8008004 <xTaskRemoveFromEventList>
 8007056:	4603      	mov	r3, r0
 8007058:	2b00      	cmp	r3, #0
 800705a:	d013      	beq.n	8007084 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800705c:	4b3f      	ldr	r3, [pc, #252]	@ (800715c <xQueueGenericSend+0x200>)
 800705e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007062:	601a      	str	r2, [r3, #0]
 8007064:	f3bf 8f4f 	dsb	sy
 8007068:	f3bf 8f6f 	isb	sy
 800706c:	e00a      	b.n	8007084 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800706e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007070:	2b00      	cmp	r3, #0
 8007072:	d007      	beq.n	8007084 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007074:	4b39      	ldr	r3, [pc, #228]	@ (800715c <xQueueGenericSend+0x200>)
 8007076:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800707a:	601a      	str	r2, [r3, #0]
 800707c:	f3bf 8f4f 	dsb	sy
 8007080:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007084:	f001 fbf2 	bl	800886c <vPortExitCritical>
				return pdPASS;
 8007088:	2301      	movs	r3, #1
 800708a:	e063      	b.n	8007154 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d103      	bne.n	800709a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007092:	f001 fbeb 	bl	800886c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007096:	2300      	movs	r3, #0
 8007098:	e05c      	b.n	8007154 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800709a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800709c:	2b00      	cmp	r3, #0
 800709e:	d106      	bne.n	80070ae <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80070a0:	f107 0314 	add.w	r3, r7, #20
 80070a4:	4618      	mov	r0, r3
 80070a6:	f001 f811 	bl	80080cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80070aa:	2301      	movs	r3, #1
 80070ac:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80070ae:	f001 fbdd 	bl	800886c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80070b2:	f000 fdb7 	bl	8007c24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80070b6:	f001 fba7 	bl	8008808 <vPortEnterCritical>
 80070ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80070c0:	b25b      	sxtb	r3, r3
 80070c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070c6:	d103      	bne.n	80070d0 <xQueueGenericSend+0x174>
 80070c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ca:	2200      	movs	r2, #0
 80070cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80070d6:	b25b      	sxtb	r3, r3
 80070d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070dc:	d103      	bne.n	80070e6 <xQueueGenericSend+0x18a>
 80070de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e0:	2200      	movs	r2, #0
 80070e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80070e6:	f001 fbc1 	bl	800886c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80070ea:	1d3a      	adds	r2, r7, #4
 80070ec:	f107 0314 	add.w	r3, r7, #20
 80070f0:	4611      	mov	r1, r2
 80070f2:	4618      	mov	r0, r3
 80070f4:	f001 f800 	bl	80080f8 <xTaskCheckForTimeOut>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d124      	bne.n	8007148 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80070fe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007100:	f000 fb28 	bl	8007754 <prvIsQueueFull>
 8007104:	4603      	mov	r3, r0
 8007106:	2b00      	cmp	r3, #0
 8007108:	d018      	beq.n	800713c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800710a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800710c:	3310      	adds	r3, #16
 800710e:	687a      	ldr	r2, [r7, #4]
 8007110:	4611      	mov	r1, r2
 8007112:	4618      	mov	r0, r3
 8007114:	f000 ff50 	bl	8007fb8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007118:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800711a:	f000 fab3 	bl	8007684 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800711e:	f000 fd8f 	bl	8007c40 <xTaskResumeAll>
 8007122:	4603      	mov	r3, r0
 8007124:	2b00      	cmp	r3, #0
 8007126:	f47f af7c 	bne.w	8007022 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800712a:	4b0c      	ldr	r3, [pc, #48]	@ (800715c <xQueueGenericSend+0x200>)
 800712c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007130:	601a      	str	r2, [r3, #0]
 8007132:	f3bf 8f4f 	dsb	sy
 8007136:	f3bf 8f6f 	isb	sy
 800713a:	e772      	b.n	8007022 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800713c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800713e:	f000 faa1 	bl	8007684 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007142:	f000 fd7d 	bl	8007c40 <xTaskResumeAll>
 8007146:	e76c      	b.n	8007022 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007148:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800714a:	f000 fa9b 	bl	8007684 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800714e:	f000 fd77 	bl	8007c40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007152:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007154:	4618      	mov	r0, r3
 8007156:	3738      	adds	r7, #56	@ 0x38
 8007158:	46bd      	mov	sp, r7
 800715a:	bd80      	pop	{r7, pc}
 800715c:	e000ed04 	.word	0xe000ed04

08007160 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b090      	sub	sp, #64	@ 0x40
 8007164:	af00      	add	r7, sp, #0
 8007166:	60f8      	str	r0, [r7, #12]
 8007168:	60b9      	str	r1, [r7, #8]
 800716a:	607a      	str	r2, [r7, #4]
 800716c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007174:	2b00      	cmp	r3, #0
 8007176:	d10b      	bne.n	8007190 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800717c:	f383 8811 	msr	BASEPRI, r3
 8007180:	f3bf 8f6f 	isb	sy
 8007184:	f3bf 8f4f 	dsb	sy
 8007188:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800718a:	bf00      	nop
 800718c:	bf00      	nop
 800718e:	e7fd      	b.n	800718c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d103      	bne.n	800719e <xQueueGenericSendFromISR+0x3e>
 8007196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800719a:	2b00      	cmp	r3, #0
 800719c:	d101      	bne.n	80071a2 <xQueueGenericSendFromISR+0x42>
 800719e:	2301      	movs	r3, #1
 80071a0:	e000      	b.n	80071a4 <xQueueGenericSendFromISR+0x44>
 80071a2:	2300      	movs	r3, #0
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d10b      	bne.n	80071c0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80071a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ac:	f383 8811 	msr	BASEPRI, r3
 80071b0:	f3bf 8f6f 	isb	sy
 80071b4:	f3bf 8f4f 	dsb	sy
 80071b8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80071ba:	bf00      	nop
 80071bc:	bf00      	nop
 80071be:	e7fd      	b.n	80071bc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	2b02      	cmp	r3, #2
 80071c4:	d103      	bne.n	80071ce <xQueueGenericSendFromISR+0x6e>
 80071c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d101      	bne.n	80071d2 <xQueueGenericSendFromISR+0x72>
 80071ce:	2301      	movs	r3, #1
 80071d0:	e000      	b.n	80071d4 <xQueueGenericSendFromISR+0x74>
 80071d2:	2300      	movs	r3, #0
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d10b      	bne.n	80071f0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80071d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071dc:	f383 8811 	msr	BASEPRI, r3
 80071e0:	f3bf 8f6f 	isb	sy
 80071e4:	f3bf 8f4f 	dsb	sy
 80071e8:	623b      	str	r3, [r7, #32]
}
 80071ea:	bf00      	nop
 80071ec:	bf00      	nop
 80071ee:	e7fd      	b.n	80071ec <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80071f0:	f001 fbea 	bl	80089c8 <vPortValidateInterruptPriority>
	__asm volatile
 80071f4:	f3ef 8211 	mrs	r2, BASEPRI
 80071f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071fc:	f383 8811 	msr	BASEPRI, r3
 8007200:	f3bf 8f6f 	isb	sy
 8007204:	f3bf 8f4f 	dsb	sy
 8007208:	61fa      	str	r2, [r7, #28]
 800720a:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800720c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800720e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007212:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007218:	429a      	cmp	r2, r3
 800721a:	d302      	bcc.n	8007222 <xQueueGenericSendFromISR+0xc2>
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	2b02      	cmp	r3, #2
 8007220:	d12f      	bne.n	8007282 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007224:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007228:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800722c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800722e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007230:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007232:	683a      	ldr	r2, [r7, #0]
 8007234:	68b9      	ldr	r1, [r7, #8]
 8007236:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007238:	f000 f994 	bl	8007564 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800723c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007244:	d112      	bne.n	800726c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800724a:	2b00      	cmp	r3, #0
 800724c:	d016      	beq.n	800727c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800724e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007250:	3324      	adds	r3, #36	@ 0x24
 8007252:	4618      	mov	r0, r3
 8007254:	f000 fed6 	bl	8008004 <xTaskRemoveFromEventList>
 8007258:	4603      	mov	r3, r0
 800725a:	2b00      	cmp	r3, #0
 800725c:	d00e      	beq.n	800727c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d00b      	beq.n	800727c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2201      	movs	r2, #1
 8007268:	601a      	str	r2, [r3, #0]
 800726a:	e007      	b.n	800727c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800726c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007270:	3301      	adds	r3, #1
 8007272:	b2db      	uxtb	r3, r3
 8007274:	b25a      	sxtb	r2, r3
 8007276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007278:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800727c:	2301      	movs	r3, #1
 800727e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007280:	e001      	b.n	8007286 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007282:	2300      	movs	r3, #0
 8007284:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007286:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007288:	617b      	str	r3, [r7, #20]
	__asm volatile
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	f383 8811 	msr	BASEPRI, r3
}
 8007290:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007292:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007294:	4618      	mov	r0, r3
 8007296:	3740      	adds	r7, #64	@ 0x40
 8007298:	46bd      	mov	sp, r7
 800729a:	bd80      	pop	{r7, pc}

0800729c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b08c      	sub	sp, #48	@ 0x30
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	60b9      	str	r1, [r7, #8]
 80072a6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80072a8:	2300      	movs	r3, #0
 80072aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80072b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d10b      	bne.n	80072ce <xQueueReceive+0x32>
	__asm volatile
 80072b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ba:	f383 8811 	msr	BASEPRI, r3
 80072be:	f3bf 8f6f 	isb	sy
 80072c2:	f3bf 8f4f 	dsb	sy
 80072c6:	623b      	str	r3, [r7, #32]
}
 80072c8:	bf00      	nop
 80072ca:	bf00      	nop
 80072cc:	e7fd      	b.n	80072ca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d103      	bne.n	80072dc <xQueueReceive+0x40>
 80072d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d101      	bne.n	80072e0 <xQueueReceive+0x44>
 80072dc:	2301      	movs	r3, #1
 80072de:	e000      	b.n	80072e2 <xQueueReceive+0x46>
 80072e0:	2300      	movs	r3, #0
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d10b      	bne.n	80072fe <xQueueReceive+0x62>
	__asm volatile
 80072e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ea:	f383 8811 	msr	BASEPRI, r3
 80072ee:	f3bf 8f6f 	isb	sy
 80072f2:	f3bf 8f4f 	dsb	sy
 80072f6:	61fb      	str	r3, [r7, #28]
}
 80072f8:	bf00      	nop
 80072fa:	bf00      	nop
 80072fc:	e7fd      	b.n	80072fa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80072fe:	f001 f847 	bl	8008390 <xTaskGetSchedulerState>
 8007302:	4603      	mov	r3, r0
 8007304:	2b00      	cmp	r3, #0
 8007306:	d102      	bne.n	800730e <xQueueReceive+0x72>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d101      	bne.n	8007312 <xQueueReceive+0x76>
 800730e:	2301      	movs	r3, #1
 8007310:	e000      	b.n	8007314 <xQueueReceive+0x78>
 8007312:	2300      	movs	r3, #0
 8007314:	2b00      	cmp	r3, #0
 8007316:	d10b      	bne.n	8007330 <xQueueReceive+0x94>
	__asm volatile
 8007318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800731c:	f383 8811 	msr	BASEPRI, r3
 8007320:	f3bf 8f6f 	isb	sy
 8007324:	f3bf 8f4f 	dsb	sy
 8007328:	61bb      	str	r3, [r7, #24]
}
 800732a:	bf00      	nop
 800732c:	bf00      	nop
 800732e:	e7fd      	b.n	800732c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007330:	f001 fa6a 	bl	8008808 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007338:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800733a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800733c:	2b00      	cmp	r3, #0
 800733e:	d01f      	beq.n	8007380 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007340:	68b9      	ldr	r1, [r7, #8]
 8007342:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007344:	f000 f978 	bl	8007638 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800734a:	1e5a      	subs	r2, r3, #1
 800734c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800734e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007352:	691b      	ldr	r3, [r3, #16]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d00f      	beq.n	8007378 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800735a:	3310      	adds	r3, #16
 800735c:	4618      	mov	r0, r3
 800735e:	f000 fe51 	bl	8008004 <xTaskRemoveFromEventList>
 8007362:	4603      	mov	r3, r0
 8007364:	2b00      	cmp	r3, #0
 8007366:	d007      	beq.n	8007378 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007368:	4b3c      	ldr	r3, [pc, #240]	@ (800745c <xQueueReceive+0x1c0>)
 800736a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800736e:	601a      	str	r2, [r3, #0]
 8007370:	f3bf 8f4f 	dsb	sy
 8007374:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007378:	f001 fa78 	bl	800886c <vPortExitCritical>
				return pdPASS;
 800737c:	2301      	movs	r3, #1
 800737e:	e069      	b.n	8007454 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d103      	bne.n	800738e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007386:	f001 fa71 	bl	800886c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800738a:	2300      	movs	r3, #0
 800738c:	e062      	b.n	8007454 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800738e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007390:	2b00      	cmp	r3, #0
 8007392:	d106      	bne.n	80073a2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007394:	f107 0310 	add.w	r3, r7, #16
 8007398:	4618      	mov	r0, r3
 800739a:	f000 fe97 	bl	80080cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800739e:	2301      	movs	r3, #1
 80073a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80073a2:	f001 fa63 	bl	800886c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80073a6:	f000 fc3d 	bl	8007c24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80073aa:	f001 fa2d 	bl	8008808 <vPortEnterCritical>
 80073ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80073b4:	b25b      	sxtb	r3, r3
 80073b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073ba:	d103      	bne.n	80073c4 <xQueueReceive+0x128>
 80073bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073be:	2200      	movs	r2, #0
 80073c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80073c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80073ca:	b25b      	sxtb	r3, r3
 80073cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073d0:	d103      	bne.n	80073da <xQueueReceive+0x13e>
 80073d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073d4:	2200      	movs	r2, #0
 80073d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80073da:	f001 fa47 	bl	800886c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80073de:	1d3a      	adds	r2, r7, #4
 80073e0:	f107 0310 	add.w	r3, r7, #16
 80073e4:	4611      	mov	r1, r2
 80073e6:	4618      	mov	r0, r3
 80073e8:	f000 fe86 	bl	80080f8 <xTaskCheckForTimeOut>
 80073ec:	4603      	mov	r3, r0
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d123      	bne.n	800743a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80073f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80073f4:	f000 f998 	bl	8007728 <prvIsQueueEmpty>
 80073f8:	4603      	mov	r3, r0
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d017      	beq.n	800742e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80073fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007400:	3324      	adds	r3, #36	@ 0x24
 8007402:	687a      	ldr	r2, [r7, #4]
 8007404:	4611      	mov	r1, r2
 8007406:	4618      	mov	r0, r3
 8007408:	f000 fdd6 	bl	8007fb8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800740c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800740e:	f000 f939 	bl	8007684 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007412:	f000 fc15 	bl	8007c40 <xTaskResumeAll>
 8007416:	4603      	mov	r3, r0
 8007418:	2b00      	cmp	r3, #0
 800741a:	d189      	bne.n	8007330 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800741c:	4b0f      	ldr	r3, [pc, #60]	@ (800745c <xQueueReceive+0x1c0>)
 800741e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007422:	601a      	str	r2, [r3, #0]
 8007424:	f3bf 8f4f 	dsb	sy
 8007428:	f3bf 8f6f 	isb	sy
 800742c:	e780      	b.n	8007330 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800742e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007430:	f000 f928 	bl	8007684 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007434:	f000 fc04 	bl	8007c40 <xTaskResumeAll>
 8007438:	e77a      	b.n	8007330 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800743a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800743c:	f000 f922 	bl	8007684 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007440:	f000 fbfe 	bl	8007c40 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007444:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007446:	f000 f96f 	bl	8007728 <prvIsQueueEmpty>
 800744a:	4603      	mov	r3, r0
 800744c:	2b00      	cmp	r3, #0
 800744e:	f43f af6f 	beq.w	8007330 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007452:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007454:	4618      	mov	r0, r3
 8007456:	3730      	adds	r7, #48	@ 0x30
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}
 800745c:	e000ed04 	.word	0xe000ed04

08007460 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b08e      	sub	sp, #56	@ 0x38
 8007464:	af00      	add	r7, sp, #0
 8007466:	60f8      	str	r0, [r7, #12]
 8007468:	60b9      	str	r1, [r7, #8]
 800746a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007472:	2b00      	cmp	r3, #0
 8007474:	d10b      	bne.n	800748e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8007476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800747a:	f383 8811 	msr	BASEPRI, r3
 800747e:	f3bf 8f6f 	isb	sy
 8007482:	f3bf 8f4f 	dsb	sy
 8007486:	623b      	str	r3, [r7, #32]
}
 8007488:	bf00      	nop
 800748a:	bf00      	nop
 800748c:	e7fd      	b.n	800748a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d103      	bne.n	800749c <xQueueReceiveFromISR+0x3c>
 8007494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007498:	2b00      	cmp	r3, #0
 800749a:	d101      	bne.n	80074a0 <xQueueReceiveFromISR+0x40>
 800749c:	2301      	movs	r3, #1
 800749e:	e000      	b.n	80074a2 <xQueueReceiveFromISR+0x42>
 80074a0:	2300      	movs	r3, #0
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d10b      	bne.n	80074be <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80074a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074aa:	f383 8811 	msr	BASEPRI, r3
 80074ae:	f3bf 8f6f 	isb	sy
 80074b2:	f3bf 8f4f 	dsb	sy
 80074b6:	61fb      	str	r3, [r7, #28]
}
 80074b8:	bf00      	nop
 80074ba:	bf00      	nop
 80074bc:	e7fd      	b.n	80074ba <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80074be:	f001 fa83 	bl	80089c8 <vPortValidateInterruptPriority>
	__asm volatile
 80074c2:	f3ef 8211 	mrs	r2, BASEPRI
 80074c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ca:	f383 8811 	msr	BASEPRI, r3
 80074ce:	f3bf 8f6f 	isb	sy
 80074d2:	f3bf 8f4f 	dsb	sy
 80074d6:	61ba      	str	r2, [r7, #24]
 80074d8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80074da:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80074dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80074de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074e2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80074e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d02f      	beq.n	800754a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80074ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80074f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80074f4:	68b9      	ldr	r1, [r7, #8]
 80074f6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074f8:	f000 f89e 	bl	8007638 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80074fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074fe:	1e5a      	subs	r2, r3, #1
 8007500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007502:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007504:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800750c:	d112      	bne.n	8007534 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800750e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007510:	691b      	ldr	r3, [r3, #16]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d016      	beq.n	8007544 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007518:	3310      	adds	r3, #16
 800751a:	4618      	mov	r0, r3
 800751c:	f000 fd72 	bl	8008004 <xTaskRemoveFromEventList>
 8007520:	4603      	mov	r3, r0
 8007522:	2b00      	cmp	r3, #0
 8007524:	d00e      	beq.n	8007544 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d00b      	beq.n	8007544 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2201      	movs	r2, #1
 8007530:	601a      	str	r2, [r3, #0]
 8007532:	e007      	b.n	8007544 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007534:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007538:	3301      	adds	r3, #1
 800753a:	b2db      	uxtb	r3, r3
 800753c:	b25a      	sxtb	r2, r3
 800753e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007540:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007544:	2301      	movs	r3, #1
 8007546:	637b      	str	r3, [r7, #52]	@ 0x34
 8007548:	e001      	b.n	800754e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800754a:	2300      	movs	r3, #0
 800754c:	637b      	str	r3, [r7, #52]	@ 0x34
 800754e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007550:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007552:	693b      	ldr	r3, [r7, #16]
 8007554:	f383 8811 	msr	BASEPRI, r3
}
 8007558:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800755a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800755c:	4618      	mov	r0, r3
 800755e:	3738      	adds	r7, #56	@ 0x38
 8007560:	46bd      	mov	sp, r7
 8007562:	bd80      	pop	{r7, pc}

08007564 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b086      	sub	sp, #24
 8007568:	af00      	add	r7, sp, #0
 800756a:	60f8      	str	r0, [r7, #12]
 800756c:	60b9      	str	r1, [r7, #8]
 800756e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007570:	2300      	movs	r3, #0
 8007572:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007578:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800757e:	2b00      	cmp	r3, #0
 8007580:	d10d      	bne.n	800759e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d14d      	bne.n	8007626 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	689b      	ldr	r3, [r3, #8]
 800758e:	4618      	mov	r0, r3
 8007590:	f000 ff1c 	bl	80083cc <xTaskPriorityDisinherit>
 8007594:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	2200      	movs	r2, #0
 800759a:	609a      	str	r2, [r3, #8]
 800759c:	e043      	b.n	8007626 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d119      	bne.n	80075d8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	6858      	ldr	r0, [r3, #4]
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ac:	461a      	mov	r2, r3
 80075ae:	68b9      	ldr	r1, [r7, #8]
 80075b0:	f001 ff2d 	bl	800940e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	685a      	ldr	r2, [r3, #4]
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075bc:	441a      	add	r2, r3
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	685a      	ldr	r2, [r3, #4]
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	689b      	ldr	r3, [r3, #8]
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d32b      	bcc.n	8007626 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	605a      	str	r2, [r3, #4]
 80075d6:	e026      	b.n	8007626 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	68d8      	ldr	r0, [r3, #12]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075e0:	461a      	mov	r2, r3
 80075e2:	68b9      	ldr	r1, [r7, #8]
 80075e4:	f001 ff13 	bl	800940e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	68da      	ldr	r2, [r3, #12]
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075f0:	425b      	negs	r3, r3
 80075f2:	441a      	add	r2, r3
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	68da      	ldr	r2, [r3, #12]
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	429a      	cmp	r2, r3
 8007602:	d207      	bcs.n	8007614 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	689a      	ldr	r2, [r3, #8]
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800760c:	425b      	negs	r3, r3
 800760e:	441a      	add	r2, r3
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2b02      	cmp	r3, #2
 8007618:	d105      	bne.n	8007626 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d002      	beq.n	8007626 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	3b01      	subs	r3, #1
 8007624:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007626:	693b      	ldr	r3, [r7, #16]
 8007628:	1c5a      	adds	r2, r3, #1
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800762e:	697b      	ldr	r3, [r7, #20]
}
 8007630:	4618      	mov	r0, r3
 8007632:	3718      	adds	r7, #24
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}

08007638 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b082      	sub	sp, #8
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
 8007640:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007646:	2b00      	cmp	r3, #0
 8007648:	d018      	beq.n	800767c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	68da      	ldr	r2, [r3, #12]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007652:	441a      	add	r2, r3
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	68da      	ldr	r2, [r3, #12]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	429a      	cmp	r2, r3
 8007662:	d303      	bcc.n	800766c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681a      	ldr	r2, [r3, #0]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	68d9      	ldr	r1, [r3, #12]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007674:	461a      	mov	r2, r3
 8007676:	6838      	ldr	r0, [r7, #0]
 8007678:	f001 fec9 	bl	800940e <memcpy>
	}
}
 800767c:	bf00      	nop
 800767e:	3708      	adds	r7, #8
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}

08007684 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b084      	sub	sp, #16
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800768c:	f001 f8bc 	bl	8008808 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007696:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007698:	e011      	b.n	80076be <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d012      	beq.n	80076c8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	3324      	adds	r3, #36	@ 0x24
 80076a6:	4618      	mov	r0, r3
 80076a8:	f000 fcac 	bl	8008004 <xTaskRemoveFromEventList>
 80076ac:	4603      	mov	r3, r0
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d001      	beq.n	80076b6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80076b2:	f000 fd85 	bl	80081c0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80076b6:	7bfb      	ldrb	r3, [r7, #15]
 80076b8:	3b01      	subs	r3, #1
 80076ba:	b2db      	uxtb	r3, r3
 80076bc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80076be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	dce9      	bgt.n	800769a <prvUnlockQueue+0x16>
 80076c6:	e000      	b.n	80076ca <prvUnlockQueue+0x46>
					break;
 80076c8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	22ff      	movs	r2, #255	@ 0xff
 80076ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80076d2:	f001 f8cb 	bl	800886c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80076d6:	f001 f897 	bl	8008808 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80076e0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80076e2:	e011      	b.n	8007708 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	691b      	ldr	r3, [r3, #16]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d012      	beq.n	8007712 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	3310      	adds	r3, #16
 80076f0:	4618      	mov	r0, r3
 80076f2:	f000 fc87 	bl	8008004 <xTaskRemoveFromEventList>
 80076f6:	4603      	mov	r3, r0
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d001      	beq.n	8007700 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80076fc:	f000 fd60 	bl	80081c0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007700:	7bbb      	ldrb	r3, [r7, #14]
 8007702:	3b01      	subs	r3, #1
 8007704:	b2db      	uxtb	r3, r3
 8007706:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007708:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800770c:	2b00      	cmp	r3, #0
 800770e:	dce9      	bgt.n	80076e4 <prvUnlockQueue+0x60>
 8007710:	e000      	b.n	8007714 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007712:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	22ff      	movs	r2, #255	@ 0xff
 8007718:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800771c:	f001 f8a6 	bl	800886c <vPortExitCritical>
}
 8007720:	bf00      	nop
 8007722:	3710      	adds	r7, #16
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}

08007728 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b084      	sub	sp, #16
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007730:	f001 f86a 	bl	8008808 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007738:	2b00      	cmp	r3, #0
 800773a:	d102      	bne.n	8007742 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800773c:	2301      	movs	r3, #1
 800773e:	60fb      	str	r3, [r7, #12]
 8007740:	e001      	b.n	8007746 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007742:	2300      	movs	r3, #0
 8007744:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007746:	f001 f891 	bl	800886c <vPortExitCritical>

	return xReturn;
 800774a:	68fb      	ldr	r3, [r7, #12]
}
 800774c:	4618      	mov	r0, r3
 800774e:	3710      	adds	r7, #16
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}

08007754 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b084      	sub	sp, #16
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800775c:	f001 f854 	bl	8008808 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007768:	429a      	cmp	r2, r3
 800776a:	d102      	bne.n	8007772 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800776c:	2301      	movs	r3, #1
 800776e:	60fb      	str	r3, [r7, #12]
 8007770:	e001      	b.n	8007776 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007772:	2300      	movs	r3, #0
 8007774:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007776:	f001 f879 	bl	800886c <vPortExitCritical>

	return xReturn;
 800777a:	68fb      	ldr	r3, [r7, #12]
}
 800777c:	4618      	mov	r0, r3
 800777e:	3710      	adds	r7, #16
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}

08007784 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007784:	b580      	push	{r7, lr}
 8007786:	b08e      	sub	sp, #56	@ 0x38
 8007788:	af04      	add	r7, sp, #16
 800778a:	60f8      	str	r0, [r7, #12]
 800778c:	60b9      	str	r1, [r7, #8]
 800778e:	607a      	str	r2, [r7, #4]
 8007790:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007794:	2b00      	cmp	r3, #0
 8007796:	d10b      	bne.n	80077b0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800779c:	f383 8811 	msr	BASEPRI, r3
 80077a0:	f3bf 8f6f 	isb	sy
 80077a4:	f3bf 8f4f 	dsb	sy
 80077a8:	623b      	str	r3, [r7, #32]
}
 80077aa:	bf00      	nop
 80077ac:	bf00      	nop
 80077ae:	e7fd      	b.n	80077ac <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80077b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d10b      	bne.n	80077ce <xTaskCreateStatic+0x4a>
	__asm volatile
 80077b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ba:	f383 8811 	msr	BASEPRI, r3
 80077be:	f3bf 8f6f 	isb	sy
 80077c2:	f3bf 8f4f 	dsb	sy
 80077c6:	61fb      	str	r3, [r7, #28]
}
 80077c8:	bf00      	nop
 80077ca:	bf00      	nop
 80077cc:	e7fd      	b.n	80077ca <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80077ce:	23a0      	movs	r3, #160	@ 0xa0
 80077d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80077d2:	693b      	ldr	r3, [r7, #16]
 80077d4:	2ba0      	cmp	r3, #160	@ 0xa0
 80077d6:	d00b      	beq.n	80077f0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80077d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077dc:	f383 8811 	msr	BASEPRI, r3
 80077e0:	f3bf 8f6f 	isb	sy
 80077e4:	f3bf 8f4f 	dsb	sy
 80077e8:	61bb      	str	r3, [r7, #24]
}
 80077ea:	bf00      	nop
 80077ec:	bf00      	nop
 80077ee:	e7fd      	b.n	80077ec <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80077f0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80077f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d01e      	beq.n	8007836 <xTaskCreateStatic+0xb2>
 80077f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d01b      	beq.n	8007836 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80077fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007800:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007804:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007806:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800780a:	2202      	movs	r2, #2
 800780c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007810:	2300      	movs	r3, #0
 8007812:	9303      	str	r3, [sp, #12]
 8007814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007816:	9302      	str	r3, [sp, #8]
 8007818:	f107 0314 	add.w	r3, r7, #20
 800781c:	9301      	str	r3, [sp, #4]
 800781e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007820:	9300      	str	r3, [sp, #0]
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	687a      	ldr	r2, [r7, #4]
 8007826:	68b9      	ldr	r1, [r7, #8]
 8007828:	68f8      	ldr	r0, [r7, #12]
 800782a:	f000 f851 	bl	80078d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800782e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007830:	f000 f8ee 	bl	8007a10 <prvAddNewTaskToReadyList>
 8007834:	e001      	b.n	800783a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007836:	2300      	movs	r3, #0
 8007838:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800783a:	697b      	ldr	r3, [r7, #20]
	}
 800783c:	4618      	mov	r0, r3
 800783e:	3728      	adds	r7, #40	@ 0x28
 8007840:	46bd      	mov	sp, r7
 8007842:	bd80      	pop	{r7, pc}

08007844 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007844:	b580      	push	{r7, lr}
 8007846:	b08c      	sub	sp, #48	@ 0x30
 8007848:	af04      	add	r7, sp, #16
 800784a:	60f8      	str	r0, [r7, #12]
 800784c:	60b9      	str	r1, [r7, #8]
 800784e:	603b      	str	r3, [r7, #0]
 8007850:	4613      	mov	r3, r2
 8007852:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007854:	88fb      	ldrh	r3, [r7, #6]
 8007856:	009b      	lsls	r3, r3, #2
 8007858:	4618      	mov	r0, r3
 800785a:	f001 f8f7 	bl	8008a4c <pvPortMalloc>
 800785e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d00e      	beq.n	8007884 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007866:	20a0      	movs	r0, #160	@ 0xa0
 8007868:	f001 f8f0 	bl	8008a4c <pvPortMalloc>
 800786c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800786e:	69fb      	ldr	r3, [r7, #28]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d003      	beq.n	800787c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007874:	69fb      	ldr	r3, [r7, #28]
 8007876:	697a      	ldr	r2, [r7, #20]
 8007878:	631a      	str	r2, [r3, #48]	@ 0x30
 800787a:	e005      	b.n	8007888 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800787c:	6978      	ldr	r0, [r7, #20]
 800787e:	f001 f9b3 	bl	8008be8 <vPortFree>
 8007882:	e001      	b.n	8007888 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007884:	2300      	movs	r3, #0
 8007886:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007888:	69fb      	ldr	r3, [r7, #28]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d017      	beq.n	80078be <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800788e:	69fb      	ldr	r3, [r7, #28]
 8007890:	2200      	movs	r2, #0
 8007892:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007896:	88fa      	ldrh	r2, [r7, #6]
 8007898:	2300      	movs	r3, #0
 800789a:	9303      	str	r3, [sp, #12]
 800789c:	69fb      	ldr	r3, [r7, #28]
 800789e:	9302      	str	r3, [sp, #8]
 80078a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078a2:	9301      	str	r3, [sp, #4]
 80078a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078a6:	9300      	str	r3, [sp, #0]
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	68b9      	ldr	r1, [r7, #8]
 80078ac:	68f8      	ldr	r0, [r7, #12]
 80078ae:	f000 f80f 	bl	80078d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80078b2:	69f8      	ldr	r0, [r7, #28]
 80078b4:	f000 f8ac 	bl	8007a10 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80078b8:	2301      	movs	r3, #1
 80078ba:	61bb      	str	r3, [r7, #24]
 80078bc:	e002      	b.n	80078c4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80078be:	f04f 33ff 	mov.w	r3, #4294967295
 80078c2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80078c4:	69bb      	ldr	r3, [r7, #24]
	}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3720      	adds	r7, #32
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}
	...

080078d0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b088      	sub	sp, #32
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	60f8      	str	r0, [r7, #12]
 80078d8:	60b9      	str	r1, [r7, #8]
 80078da:	607a      	str	r2, [r7, #4]
 80078dc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80078de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80078e8:	3b01      	subs	r3, #1
 80078ea:	009b      	lsls	r3, r3, #2
 80078ec:	4413      	add	r3, r2
 80078ee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80078f0:	69bb      	ldr	r3, [r7, #24]
 80078f2:	f023 0307 	bic.w	r3, r3, #7
 80078f6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80078f8:	69bb      	ldr	r3, [r7, #24]
 80078fa:	f003 0307 	and.w	r3, r3, #7
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d00b      	beq.n	800791a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8007902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007906:	f383 8811 	msr	BASEPRI, r3
 800790a:	f3bf 8f6f 	isb	sy
 800790e:	f3bf 8f4f 	dsb	sy
 8007912:	617b      	str	r3, [r7, #20]
}
 8007914:	bf00      	nop
 8007916:	bf00      	nop
 8007918:	e7fd      	b.n	8007916 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d01f      	beq.n	8007960 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007920:	2300      	movs	r3, #0
 8007922:	61fb      	str	r3, [r7, #28]
 8007924:	e012      	b.n	800794c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007926:	68ba      	ldr	r2, [r7, #8]
 8007928:	69fb      	ldr	r3, [r7, #28]
 800792a:	4413      	add	r3, r2
 800792c:	7819      	ldrb	r1, [r3, #0]
 800792e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007930:	69fb      	ldr	r3, [r7, #28]
 8007932:	4413      	add	r3, r2
 8007934:	3334      	adds	r3, #52	@ 0x34
 8007936:	460a      	mov	r2, r1
 8007938:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800793a:	68ba      	ldr	r2, [r7, #8]
 800793c:	69fb      	ldr	r3, [r7, #28]
 800793e:	4413      	add	r3, r2
 8007940:	781b      	ldrb	r3, [r3, #0]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d006      	beq.n	8007954 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007946:	69fb      	ldr	r3, [r7, #28]
 8007948:	3301      	adds	r3, #1
 800794a:	61fb      	str	r3, [r7, #28]
 800794c:	69fb      	ldr	r3, [r7, #28]
 800794e:	2b0f      	cmp	r3, #15
 8007950:	d9e9      	bls.n	8007926 <prvInitialiseNewTask+0x56>
 8007952:	e000      	b.n	8007956 <prvInitialiseNewTask+0x86>
			{
				break;
 8007954:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007958:	2200      	movs	r2, #0
 800795a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800795e:	e003      	b.n	8007968 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007962:	2200      	movs	r2, #0
 8007964:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800796a:	2b06      	cmp	r3, #6
 800796c:	d901      	bls.n	8007972 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800796e:	2306      	movs	r3, #6
 8007970:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007974:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007976:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800797a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800797c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800797e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007980:	2200      	movs	r2, #0
 8007982:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007986:	3304      	adds	r3, #4
 8007988:	4618      	mov	r0, r3
 800798a:	f7ff f911 	bl	8006bb0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800798e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007990:	3318      	adds	r3, #24
 8007992:	4618      	mov	r0, r3
 8007994:	f7ff f90c 	bl	8006bb0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800799a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800799c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800799e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079a0:	f1c3 0207 	rsb	r2, r3, #7
 80079a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079a6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80079a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079ac:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80079ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b0:	2200      	movs	r2, #0
 80079b2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80079b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b8:	2200      	movs	r2, #0
 80079ba:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80079be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c0:	334c      	adds	r3, #76	@ 0x4c
 80079c2:	224c      	movs	r2, #76	@ 0x4c
 80079c4:	2100      	movs	r1, #0
 80079c6:	4618      	mov	r0, r3
 80079c8:	f001 fc48 	bl	800925c <memset>
 80079cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ce:	4a0d      	ldr	r2, [pc, #52]	@ (8007a04 <prvInitialiseNewTask+0x134>)
 80079d0:	651a      	str	r2, [r3, #80]	@ 0x50
 80079d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d4:	4a0c      	ldr	r2, [pc, #48]	@ (8007a08 <prvInitialiseNewTask+0x138>)
 80079d6:	655a      	str	r2, [r3, #84]	@ 0x54
 80079d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079da:	4a0c      	ldr	r2, [pc, #48]	@ (8007a0c <prvInitialiseNewTask+0x13c>)
 80079dc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80079de:	683a      	ldr	r2, [r7, #0]
 80079e0:	68f9      	ldr	r1, [r7, #12]
 80079e2:	69b8      	ldr	r0, [r7, #24]
 80079e4:	f000 fde0 	bl	80085a8 <pxPortInitialiseStack>
 80079e8:	4602      	mov	r2, r0
 80079ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80079ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d002      	beq.n	80079fa <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80079f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80079fa:	bf00      	nop
 80079fc:	3720      	adds	r7, #32
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}
 8007a02:	bf00      	nop
 8007a04:	20004474 	.word	0x20004474
 8007a08:	200044dc 	.word	0x200044dc
 8007a0c:	20004544 	.word	0x20004544

08007a10 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b082      	sub	sp, #8
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007a18:	f000 fef6 	bl	8008808 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007a1c:	4b2a      	ldr	r3, [pc, #168]	@ (8007ac8 <prvAddNewTaskToReadyList+0xb8>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	3301      	adds	r3, #1
 8007a22:	4a29      	ldr	r2, [pc, #164]	@ (8007ac8 <prvAddNewTaskToReadyList+0xb8>)
 8007a24:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007a26:	4b29      	ldr	r3, [pc, #164]	@ (8007acc <prvAddNewTaskToReadyList+0xbc>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d109      	bne.n	8007a42 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007a2e:	4a27      	ldr	r2, [pc, #156]	@ (8007acc <prvAddNewTaskToReadyList+0xbc>)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007a34:	4b24      	ldr	r3, [pc, #144]	@ (8007ac8 <prvAddNewTaskToReadyList+0xb8>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	d110      	bne.n	8007a5e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007a3c:	f000 fbe4 	bl	8008208 <prvInitialiseTaskLists>
 8007a40:	e00d      	b.n	8007a5e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007a42:	4b23      	ldr	r3, [pc, #140]	@ (8007ad0 <prvAddNewTaskToReadyList+0xc0>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d109      	bne.n	8007a5e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007a4a:	4b20      	ldr	r3, [pc, #128]	@ (8007acc <prvAddNewTaskToReadyList+0xbc>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a54:	429a      	cmp	r2, r3
 8007a56:	d802      	bhi.n	8007a5e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007a58:	4a1c      	ldr	r2, [pc, #112]	@ (8007acc <prvAddNewTaskToReadyList+0xbc>)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007a5e:	4b1d      	ldr	r3, [pc, #116]	@ (8007ad4 <prvAddNewTaskToReadyList+0xc4>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	3301      	adds	r3, #1
 8007a64:	4a1b      	ldr	r2, [pc, #108]	@ (8007ad4 <prvAddNewTaskToReadyList+0xc4>)
 8007a66:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	409a      	lsls	r2, r3
 8007a70:	4b19      	ldr	r3, [pc, #100]	@ (8007ad8 <prvAddNewTaskToReadyList+0xc8>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	4313      	orrs	r3, r2
 8007a76:	4a18      	ldr	r2, [pc, #96]	@ (8007ad8 <prvAddNewTaskToReadyList+0xc8>)
 8007a78:	6013      	str	r3, [r2, #0]
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a7e:	4613      	mov	r3, r2
 8007a80:	009b      	lsls	r3, r3, #2
 8007a82:	4413      	add	r3, r2
 8007a84:	009b      	lsls	r3, r3, #2
 8007a86:	4a15      	ldr	r2, [pc, #84]	@ (8007adc <prvAddNewTaskToReadyList+0xcc>)
 8007a88:	441a      	add	r2, r3
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	3304      	adds	r3, #4
 8007a8e:	4619      	mov	r1, r3
 8007a90:	4610      	mov	r0, r2
 8007a92:	f7ff f89a 	bl	8006bca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007a96:	f000 fee9 	bl	800886c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007ad0 <prvAddNewTaskToReadyList+0xc0>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d00e      	beq.n	8007ac0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8007acc <prvAddNewTaskToReadyList+0xbc>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d207      	bcs.n	8007ac0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8007ae0 <prvAddNewTaskToReadyList+0xd0>)
 8007ab2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ab6:	601a      	str	r2, [r3, #0]
 8007ab8:	f3bf 8f4f 	dsb	sy
 8007abc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007ac0:	bf00      	nop
 8007ac2:	3708      	adds	r7, #8
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	bd80      	pop	{r7, pc}
 8007ac8:	20000820 	.word	0x20000820
 8007acc:	20000720 	.word	0x20000720
 8007ad0:	2000082c 	.word	0x2000082c
 8007ad4:	2000083c 	.word	0x2000083c
 8007ad8:	20000828 	.word	0x20000828
 8007adc:	20000724 	.word	0x20000724
 8007ae0:	e000ed04 	.word	0xe000ed04

08007ae4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b084      	sub	sp, #16
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007aec:	2300      	movs	r3, #0
 8007aee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d018      	beq.n	8007b28 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007af6:	4b14      	ldr	r3, [pc, #80]	@ (8007b48 <vTaskDelay+0x64>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d00b      	beq.n	8007b16 <vTaskDelay+0x32>
	__asm volatile
 8007afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b02:	f383 8811 	msr	BASEPRI, r3
 8007b06:	f3bf 8f6f 	isb	sy
 8007b0a:	f3bf 8f4f 	dsb	sy
 8007b0e:	60bb      	str	r3, [r7, #8]
}
 8007b10:	bf00      	nop
 8007b12:	bf00      	nop
 8007b14:	e7fd      	b.n	8007b12 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007b16:	f000 f885 	bl	8007c24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007b1a:	2100      	movs	r1, #0
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f000 fcdd 	bl	80084dc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007b22:	f000 f88d 	bl	8007c40 <xTaskResumeAll>
 8007b26:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d107      	bne.n	8007b3e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007b2e:	4b07      	ldr	r3, [pc, #28]	@ (8007b4c <vTaskDelay+0x68>)
 8007b30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b34:	601a      	str	r2, [r3, #0]
 8007b36:	f3bf 8f4f 	dsb	sy
 8007b3a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007b3e:	bf00      	nop
 8007b40:	3710      	adds	r7, #16
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}
 8007b46:	bf00      	nop
 8007b48:	20000848 	.word	0x20000848
 8007b4c:	e000ed04 	.word	0xe000ed04

08007b50 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b08a      	sub	sp, #40	@ 0x28
 8007b54:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007b56:	2300      	movs	r3, #0
 8007b58:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007b5e:	463a      	mov	r2, r7
 8007b60:	1d39      	adds	r1, r7, #4
 8007b62:	f107 0308 	add.w	r3, r7, #8
 8007b66:	4618      	mov	r0, r3
 8007b68:	f7f8 fd50 	bl	800060c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007b6c:	6839      	ldr	r1, [r7, #0]
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	68ba      	ldr	r2, [r7, #8]
 8007b72:	9202      	str	r2, [sp, #8]
 8007b74:	9301      	str	r3, [sp, #4]
 8007b76:	2300      	movs	r3, #0
 8007b78:	9300      	str	r3, [sp, #0]
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	460a      	mov	r2, r1
 8007b7e:	4921      	ldr	r1, [pc, #132]	@ (8007c04 <vTaskStartScheduler+0xb4>)
 8007b80:	4821      	ldr	r0, [pc, #132]	@ (8007c08 <vTaskStartScheduler+0xb8>)
 8007b82:	f7ff fdff 	bl	8007784 <xTaskCreateStatic>
 8007b86:	4603      	mov	r3, r0
 8007b88:	4a20      	ldr	r2, [pc, #128]	@ (8007c0c <vTaskStartScheduler+0xbc>)
 8007b8a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007b8c:	4b1f      	ldr	r3, [pc, #124]	@ (8007c0c <vTaskStartScheduler+0xbc>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d002      	beq.n	8007b9a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007b94:	2301      	movs	r3, #1
 8007b96:	617b      	str	r3, [r7, #20]
 8007b98:	e001      	b.n	8007b9e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	2b01      	cmp	r3, #1
 8007ba2:	d11b      	bne.n	8007bdc <vTaskStartScheduler+0x8c>
	__asm volatile
 8007ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ba8:	f383 8811 	msr	BASEPRI, r3
 8007bac:	f3bf 8f6f 	isb	sy
 8007bb0:	f3bf 8f4f 	dsb	sy
 8007bb4:	613b      	str	r3, [r7, #16]
}
 8007bb6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007bb8:	4b15      	ldr	r3, [pc, #84]	@ (8007c10 <vTaskStartScheduler+0xc0>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	334c      	adds	r3, #76	@ 0x4c
 8007bbe:	4a15      	ldr	r2, [pc, #84]	@ (8007c14 <vTaskStartScheduler+0xc4>)
 8007bc0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007bc2:	4b15      	ldr	r3, [pc, #84]	@ (8007c18 <vTaskStartScheduler+0xc8>)
 8007bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8007bc8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007bca:	4b14      	ldr	r3, [pc, #80]	@ (8007c1c <vTaskStartScheduler+0xcc>)
 8007bcc:	2201      	movs	r2, #1
 8007bce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007bd0:	4b13      	ldr	r3, [pc, #76]	@ (8007c20 <vTaskStartScheduler+0xd0>)
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007bd6:	f000 fd73 	bl	80086c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007bda:	e00f      	b.n	8007bfc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007bdc:	697b      	ldr	r3, [r7, #20]
 8007bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007be2:	d10b      	bne.n	8007bfc <vTaskStartScheduler+0xac>
	__asm volatile
 8007be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be8:	f383 8811 	msr	BASEPRI, r3
 8007bec:	f3bf 8f6f 	isb	sy
 8007bf0:	f3bf 8f4f 	dsb	sy
 8007bf4:	60fb      	str	r3, [r7, #12]
}
 8007bf6:	bf00      	nop
 8007bf8:	bf00      	nop
 8007bfa:	e7fd      	b.n	8007bf8 <vTaskStartScheduler+0xa8>
}
 8007bfc:	bf00      	nop
 8007bfe:	3718      	adds	r7, #24
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}
 8007c04:	0800a0c0 	.word	0x0800a0c0
 8007c08:	080081d9 	.word	0x080081d9
 8007c0c:	20000844 	.word	0x20000844
 8007c10:	20000720 	.word	0x20000720
 8007c14:	2000001c 	.word	0x2000001c
 8007c18:	20000840 	.word	0x20000840
 8007c1c:	2000082c 	.word	0x2000082c
 8007c20:	20000824 	.word	0x20000824

08007c24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007c24:	b480      	push	{r7}
 8007c26:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007c28:	4b04      	ldr	r3, [pc, #16]	@ (8007c3c <vTaskSuspendAll+0x18>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	3301      	adds	r3, #1
 8007c2e:	4a03      	ldr	r2, [pc, #12]	@ (8007c3c <vTaskSuspendAll+0x18>)
 8007c30:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007c32:	bf00      	nop
 8007c34:	46bd      	mov	sp, r7
 8007c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3a:	4770      	bx	lr
 8007c3c:	20000848 	.word	0x20000848

08007c40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b084      	sub	sp, #16
 8007c44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007c46:	2300      	movs	r3, #0
 8007c48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007c4e:	4b42      	ldr	r3, [pc, #264]	@ (8007d58 <xTaskResumeAll+0x118>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d10b      	bne.n	8007c6e <xTaskResumeAll+0x2e>
	__asm volatile
 8007c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c5a:	f383 8811 	msr	BASEPRI, r3
 8007c5e:	f3bf 8f6f 	isb	sy
 8007c62:	f3bf 8f4f 	dsb	sy
 8007c66:	603b      	str	r3, [r7, #0]
}
 8007c68:	bf00      	nop
 8007c6a:	bf00      	nop
 8007c6c:	e7fd      	b.n	8007c6a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007c6e:	f000 fdcb 	bl	8008808 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007c72:	4b39      	ldr	r3, [pc, #228]	@ (8007d58 <xTaskResumeAll+0x118>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	3b01      	subs	r3, #1
 8007c78:	4a37      	ldr	r2, [pc, #220]	@ (8007d58 <xTaskResumeAll+0x118>)
 8007c7a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c7c:	4b36      	ldr	r3, [pc, #216]	@ (8007d58 <xTaskResumeAll+0x118>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d161      	bne.n	8007d48 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007c84:	4b35      	ldr	r3, [pc, #212]	@ (8007d5c <xTaskResumeAll+0x11c>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d05d      	beq.n	8007d48 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c8c:	e02e      	b.n	8007cec <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c8e:	4b34      	ldr	r3, [pc, #208]	@ (8007d60 <xTaskResumeAll+0x120>)
 8007c90:	68db      	ldr	r3, [r3, #12]
 8007c92:	68db      	ldr	r3, [r3, #12]
 8007c94:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	3318      	adds	r3, #24
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	f7fe fff2 	bl	8006c84 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	3304      	adds	r3, #4
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	f7fe ffed 	bl	8006c84 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cae:	2201      	movs	r2, #1
 8007cb0:	409a      	lsls	r2, r3
 8007cb2:	4b2c      	ldr	r3, [pc, #176]	@ (8007d64 <xTaskResumeAll+0x124>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	4a2a      	ldr	r2, [pc, #168]	@ (8007d64 <xTaskResumeAll+0x124>)
 8007cba:	6013      	str	r3, [r2, #0]
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cc0:	4613      	mov	r3, r2
 8007cc2:	009b      	lsls	r3, r3, #2
 8007cc4:	4413      	add	r3, r2
 8007cc6:	009b      	lsls	r3, r3, #2
 8007cc8:	4a27      	ldr	r2, [pc, #156]	@ (8007d68 <xTaskResumeAll+0x128>)
 8007cca:	441a      	add	r2, r3
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	3304      	adds	r3, #4
 8007cd0:	4619      	mov	r1, r3
 8007cd2:	4610      	mov	r0, r2
 8007cd4:	f7fe ff79 	bl	8006bca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cdc:	4b23      	ldr	r3, [pc, #140]	@ (8007d6c <xTaskResumeAll+0x12c>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ce2:	429a      	cmp	r2, r3
 8007ce4:	d302      	bcc.n	8007cec <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007ce6:	4b22      	ldr	r3, [pc, #136]	@ (8007d70 <xTaskResumeAll+0x130>)
 8007ce8:	2201      	movs	r2, #1
 8007cea:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007cec:	4b1c      	ldr	r3, [pc, #112]	@ (8007d60 <xTaskResumeAll+0x120>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d1cc      	bne.n	8007c8e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d001      	beq.n	8007cfe <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007cfa:	f000 fb29 	bl	8008350 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007cfe:	4b1d      	ldr	r3, [pc, #116]	@ (8007d74 <xTaskResumeAll+0x134>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d010      	beq.n	8007d2c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007d0a:	f000 f837 	bl	8007d7c <xTaskIncrementTick>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d002      	beq.n	8007d1a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007d14:	4b16      	ldr	r3, [pc, #88]	@ (8007d70 <xTaskResumeAll+0x130>)
 8007d16:	2201      	movs	r2, #1
 8007d18:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	3b01      	subs	r3, #1
 8007d1e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d1f1      	bne.n	8007d0a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007d26:	4b13      	ldr	r3, [pc, #76]	@ (8007d74 <xTaskResumeAll+0x134>)
 8007d28:	2200      	movs	r2, #0
 8007d2a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007d2c:	4b10      	ldr	r3, [pc, #64]	@ (8007d70 <xTaskResumeAll+0x130>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d009      	beq.n	8007d48 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007d34:	2301      	movs	r3, #1
 8007d36:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007d38:	4b0f      	ldr	r3, [pc, #60]	@ (8007d78 <xTaskResumeAll+0x138>)
 8007d3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d3e:	601a      	str	r2, [r3, #0]
 8007d40:	f3bf 8f4f 	dsb	sy
 8007d44:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007d48:	f000 fd90 	bl	800886c <vPortExitCritical>

	return xAlreadyYielded;
 8007d4c:	68bb      	ldr	r3, [r7, #8]
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3710      	adds	r7, #16
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}
 8007d56:	bf00      	nop
 8007d58:	20000848 	.word	0x20000848
 8007d5c:	20000820 	.word	0x20000820
 8007d60:	200007e0 	.word	0x200007e0
 8007d64:	20000828 	.word	0x20000828
 8007d68:	20000724 	.word	0x20000724
 8007d6c:	20000720 	.word	0x20000720
 8007d70:	20000834 	.word	0x20000834
 8007d74:	20000830 	.word	0x20000830
 8007d78:	e000ed04 	.word	0xe000ed04

08007d7c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b086      	sub	sp, #24
 8007d80:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007d82:	2300      	movs	r3, #0
 8007d84:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d86:	4b4f      	ldr	r3, [pc, #316]	@ (8007ec4 <xTaskIncrementTick+0x148>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	f040 808f 	bne.w	8007eae <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007d90:	4b4d      	ldr	r3, [pc, #308]	@ (8007ec8 <xTaskIncrementTick+0x14c>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	3301      	adds	r3, #1
 8007d96:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007d98:	4a4b      	ldr	r2, [pc, #300]	@ (8007ec8 <xTaskIncrementTick+0x14c>)
 8007d9a:	693b      	ldr	r3, [r7, #16]
 8007d9c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007d9e:	693b      	ldr	r3, [r7, #16]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d121      	bne.n	8007de8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007da4:	4b49      	ldr	r3, [pc, #292]	@ (8007ecc <xTaskIncrementTick+0x150>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d00b      	beq.n	8007dc6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8007dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007db2:	f383 8811 	msr	BASEPRI, r3
 8007db6:	f3bf 8f6f 	isb	sy
 8007dba:	f3bf 8f4f 	dsb	sy
 8007dbe:	603b      	str	r3, [r7, #0]
}
 8007dc0:	bf00      	nop
 8007dc2:	bf00      	nop
 8007dc4:	e7fd      	b.n	8007dc2 <xTaskIncrementTick+0x46>
 8007dc6:	4b41      	ldr	r3, [pc, #260]	@ (8007ecc <xTaskIncrementTick+0x150>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	60fb      	str	r3, [r7, #12]
 8007dcc:	4b40      	ldr	r3, [pc, #256]	@ (8007ed0 <xTaskIncrementTick+0x154>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4a3e      	ldr	r2, [pc, #248]	@ (8007ecc <xTaskIncrementTick+0x150>)
 8007dd2:	6013      	str	r3, [r2, #0]
 8007dd4:	4a3e      	ldr	r2, [pc, #248]	@ (8007ed0 <xTaskIncrementTick+0x154>)
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	6013      	str	r3, [r2, #0]
 8007dda:	4b3e      	ldr	r3, [pc, #248]	@ (8007ed4 <xTaskIncrementTick+0x158>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	3301      	adds	r3, #1
 8007de0:	4a3c      	ldr	r2, [pc, #240]	@ (8007ed4 <xTaskIncrementTick+0x158>)
 8007de2:	6013      	str	r3, [r2, #0]
 8007de4:	f000 fab4 	bl	8008350 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007de8:	4b3b      	ldr	r3, [pc, #236]	@ (8007ed8 <xTaskIncrementTick+0x15c>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	693a      	ldr	r2, [r7, #16]
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d348      	bcc.n	8007e84 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007df2:	4b36      	ldr	r3, [pc, #216]	@ (8007ecc <xTaskIncrementTick+0x150>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d104      	bne.n	8007e06 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007dfc:	4b36      	ldr	r3, [pc, #216]	@ (8007ed8 <xTaskIncrementTick+0x15c>)
 8007dfe:	f04f 32ff 	mov.w	r2, #4294967295
 8007e02:	601a      	str	r2, [r3, #0]
					break;
 8007e04:	e03e      	b.n	8007e84 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e06:	4b31      	ldr	r3, [pc, #196]	@ (8007ecc <xTaskIncrementTick+0x150>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	68db      	ldr	r3, [r3, #12]
 8007e0c:	68db      	ldr	r3, [r3, #12]
 8007e0e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007e16:	693a      	ldr	r2, [r7, #16]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d203      	bcs.n	8007e26 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007e1e:	4a2e      	ldr	r2, [pc, #184]	@ (8007ed8 <xTaskIncrementTick+0x15c>)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007e24:	e02e      	b.n	8007e84 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	3304      	adds	r3, #4
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f7fe ff2a 	bl	8006c84 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d004      	beq.n	8007e42 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007e38:	68bb      	ldr	r3, [r7, #8]
 8007e3a:	3318      	adds	r3, #24
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	f7fe ff21 	bl	8006c84 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e46:	2201      	movs	r2, #1
 8007e48:	409a      	lsls	r2, r3
 8007e4a:	4b24      	ldr	r3, [pc, #144]	@ (8007edc <xTaskIncrementTick+0x160>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	4a22      	ldr	r2, [pc, #136]	@ (8007edc <xTaskIncrementTick+0x160>)
 8007e52:	6013      	str	r3, [r2, #0]
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e58:	4613      	mov	r3, r2
 8007e5a:	009b      	lsls	r3, r3, #2
 8007e5c:	4413      	add	r3, r2
 8007e5e:	009b      	lsls	r3, r3, #2
 8007e60:	4a1f      	ldr	r2, [pc, #124]	@ (8007ee0 <xTaskIncrementTick+0x164>)
 8007e62:	441a      	add	r2, r3
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	3304      	adds	r3, #4
 8007e68:	4619      	mov	r1, r3
 8007e6a:	4610      	mov	r0, r2
 8007e6c:	f7fe fead 	bl	8006bca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e74:	4b1b      	ldr	r3, [pc, #108]	@ (8007ee4 <xTaskIncrementTick+0x168>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	d3b9      	bcc.n	8007df2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007e7e:	2301      	movs	r3, #1
 8007e80:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e82:	e7b6      	b.n	8007df2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007e84:	4b17      	ldr	r3, [pc, #92]	@ (8007ee4 <xTaskIncrementTick+0x168>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e8a:	4915      	ldr	r1, [pc, #84]	@ (8007ee0 <xTaskIncrementTick+0x164>)
 8007e8c:	4613      	mov	r3, r2
 8007e8e:	009b      	lsls	r3, r3, #2
 8007e90:	4413      	add	r3, r2
 8007e92:	009b      	lsls	r3, r3, #2
 8007e94:	440b      	add	r3, r1
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	d901      	bls.n	8007ea0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007ea0:	4b11      	ldr	r3, [pc, #68]	@ (8007ee8 <xTaskIncrementTick+0x16c>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d007      	beq.n	8007eb8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	617b      	str	r3, [r7, #20]
 8007eac:	e004      	b.n	8007eb8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007eae:	4b0f      	ldr	r3, [pc, #60]	@ (8007eec <xTaskIncrementTick+0x170>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	3301      	adds	r3, #1
 8007eb4:	4a0d      	ldr	r2, [pc, #52]	@ (8007eec <xTaskIncrementTick+0x170>)
 8007eb6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007eb8:	697b      	ldr	r3, [r7, #20]
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3718      	adds	r7, #24
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop
 8007ec4:	20000848 	.word	0x20000848
 8007ec8:	20000824 	.word	0x20000824
 8007ecc:	200007d8 	.word	0x200007d8
 8007ed0:	200007dc 	.word	0x200007dc
 8007ed4:	20000838 	.word	0x20000838
 8007ed8:	20000840 	.word	0x20000840
 8007edc:	20000828 	.word	0x20000828
 8007ee0:	20000724 	.word	0x20000724
 8007ee4:	20000720 	.word	0x20000720
 8007ee8:	20000834 	.word	0x20000834
 8007eec:	20000830 	.word	0x20000830

08007ef0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b087      	sub	sp, #28
 8007ef4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007ef6:	4b2a      	ldr	r3, [pc, #168]	@ (8007fa0 <vTaskSwitchContext+0xb0>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d003      	beq.n	8007f06 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007efe:	4b29      	ldr	r3, [pc, #164]	@ (8007fa4 <vTaskSwitchContext+0xb4>)
 8007f00:	2201      	movs	r2, #1
 8007f02:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007f04:	e045      	b.n	8007f92 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8007f06:	4b27      	ldr	r3, [pc, #156]	@ (8007fa4 <vTaskSwitchContext+0xb4>)
 8007f08:	2200      	movs	r2, #0
 8007f0a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f0c:	4b26      	ldr	r3, [pc, #152]	@ (8007fa8 <vTaskSwitchContext+0xb8>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	fab3 f383 	clz	r3, r3
 8007f18:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007f1a:	7afb      	ldrb	r3, [r7, #11]
 8007f1c:	f1c3 031f 	rsb	r3, r3, #31
 8007f20:	617b      	str	r3, [r7, #20]
 8007f22:	4922      	ldr	r1, [pc, #136]	@ (8007fac <vTaskSwitchContext+0xbc>)
 8007f24:	697a      	ldr	r2, [r7, #20]
 8007f26:	4613      	mov	r3, r2
 8007f28:	009b      	lsls	r3, r3, #2
 8007f2a:	4413      	add	r3, r2
 8007f2c:	009b      	lsls	r3, r3, #2
 8007f2e:	440b      	add	r3, r1
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d10b      	bne.n	8007f4e <vTaskSwitchContext+0x5e>
	__asm volatile
 8007f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f3a:	f383 8811 	msr	BASEPRI, r3
 8007f3e:	f3bf 8f6f 	isb	sy
 8007f42:	f3bf 8f4f 	dsb	sy
 8007f46:	607b      	str	r3, [r7, #4]
}
 8007f48:	bf00      	nop
 8007f4a:	bf00      	nop
 8007f4c:	e7fd      	b.n	8007f4a <vTaskSwitchContext+0x5a>
 8007f4e:	697a      	ldr	r2, [r7, #20]
 8007f50:	4613      	mov	r3, r2
 8007f52:	009b      	lsls	r3, r3, #2
 8007f54:	4413      	add	r3, r2
 8007f56:	009b      	lsls	r3, r3, #2
 8007f58:	4a14      	ldr	r2, [pc, #80]	@ (8007fac <vTaskSwitchContext+0xbc>)
 8007f5a:	4413      	add	r3, r2
 8007f5c:	613b      	str	r3, [r7, #16]
 8007f5e:	693b      	ldr	r3, [r7, #16]
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	685a      	ldr	r2, [r3, #4]
 8007f64:	693b      	ldr	r3, [r7, #16]
 8007f66:	605a      	str	r2, [r3, #4]
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	685a      	ldr	r2, [r3, #4]
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	3308      	adds	r3, #8
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d104      	bne.n	8007f7e <vTaskSwitchContext+0x8e>
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	685b      	ldr	r3, [r3, #4]
 8007f78:	685a      	ldr	r2, [r3, #4]
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	605a      	str	r2, [r3, #4]
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	68db      	ldr	r3, [r3, #12]
 8007f84:	4a0a      	ldr	r2, [pc, #40]	@ (8007fb0 <vTaskSwitchContext+0xc0>)
 8007f86:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007f88:	4b09      	ldr	r3, [pc, #36]	@ (8007fb0 <vTaskSwitchContext+0xc0>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	334c      	adds	r3, #76	@ 0x4c
 8007f8e:	4a09      	ldr	r2, [pc, #36]	@ (8007fb4 <vTaskSwitchContext+0xc4>)
 8007f90:	6013      	str	r3, [r2, #0]
}
 8007f92:	bf00      	nop
 8007f94:	371c      	adds	r7, #28
 8007f96:	46bd      	mov	sp, r7
 8007f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9c:	4770      	bx	lr
 8007f9e:	bf00      	nop
 8007fa0:	20000848 	.word	0x20000848
 8007fa4:	20000834 	.word	0x20000834
 8007fa8:	20000828 	.word	0x20000828
 8007fac:	20000724 	.word	0x20000724
 8007fb0:	20000720 	.word	0x20000720
 8007fb4:	2000001c 	.word	0x2000001c

08007fb8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b084      	sub	sp, #16
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
 8007fc0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d10b      	bne.n	8007fe0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fcc:	f383 8811 	msr	BASEPRI, r3
 8007fd0:	f3bf 8f6f 	isb	sy
 8007fd4:	f3bf 8f4f 	dsb	sy
 8007fd8:	60fb      	str	r3, [r7, #12]
}
 8007fda:	bf00      	nop
 8007fdc:	bf00      	nop
 8007fde:	e7fd      	b.n	8007fdc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007fe0:	4b07      	ldr	r3, [pc, #28]	@ (8008000 <vTaskPlaceOnEventList+0x48>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	3318      	adds	r3, #24
 8007fe6:	4619      	mov	r1, r3
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f7fe fe12 	bl	8006c12 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007fee:	2101      	movs	r1, #1
 8007ff0:	6838      	ldr	r0, [r7, #0]
 8007ff2:	f000 fa73 	bl	80084dc <prvAddCurrentTaskToDelayedList>
}
 8007ff6:	bf00      	nop
 8007ff8:	3710      	adds	r7, #16
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}
 8007ffe:	bf00      	nop
 8008000:	20000720 	.word	0x20000720

08008004 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b086      	sub	sp, #24
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	68db      	ldr	r3, [r3, #12]
 8008010:	68db      	ldr	r3, [r3, #12]
 8008012:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008014:	693b      	ldr	r3, [r7, #16]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d10b      	bne.n	8008032 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800801a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800801e:	f383 8811 	msr	BASEPRI, r3
 8008022:	f3bf 8f6f 	isb	sy
 8008026:	f3bf 8f4f 	dsb	sy
 800802a:	60fb      	str	r3, [r7, #12]
}
 800802c:	bf00      	nop
 800802e:	bf00      	nop
 8008030:	e7fd      	b.n	800802e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	3318      	adds	r3, #24
 8008036:	4618      	mov	r0, r3
 8008038:	f7fe fe24 	bl	8006c84 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800803c:	4b1d      	ldr	r3, [pc, #116]	@ (80080b4 <xTaskRemoveFromEventList+0xb0>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d11c      	bne.n	800807e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008044:	693b      	ldr	r3, [r7, #16]
 8008046:	3304      	adds	r3, #4
 8008048:	4618      	mov	r0, r3
 800804a:	f7fe fe1b 	bl	8006c84 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008052:	2201      	movs	r2, #1
 8008054:	409a      	lsls	r2, r3
 8008056:	4b18      	ldr	r3, [pc, #96]	@ (80080b8 <xTaskRemoveFromEventList+0xb4>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	4313      	orrs	r3, r2
 800805c:	4a16      	ldr	r2, [pc, #88]	@ (80080b8 <xTaskRemoveFromEventList+0xb4>)
 800805e:	6013      	str	r3, [r2, #0]
 8008060:	693b      	ldr	r3, [r7, #16]
 8008062:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008064:	4613      	mov	r3, r2
 8008066:	009b      	lsls	r3, r3, #2
 8008068:	4413      	add	r3, r2
 800806a:	009b      	lsls	r3, r3, #2
 800806c:	4a13      	ldr	r2, [pc, #76]	@ (80080bc <xTaskRemoveFromEventList+0xb8>)
 800806e:	441a      	add	r2, r3
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	3304      	adds	r3, #4
 8008074:	4619      	mov	r1, r3
 8008076:	4610      	mov	r0, r2
 8008078:	f7fe fda7 	bl	8006bca <vListInsertEnd>
 800807c:	e005      	b.n	800808a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800807e:	693b      	ldr	r3, [r7, #16]
 8008080:	3318      	adds	r3, #24
 8008082:	4619      	mov	r1, r3
 8008084:	480e      	ldr	r0, [pc, #56]	@ (80080c0 <xTaskRemoveFromEventList+0xbc>)
 8008086:	f7fe fda0 	bl	8006bca <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800808e:	4b0d      	ldr	r3, [pc, #52]	@ (80080c4 <xTaskRemoveFromEventList+0xc0>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008094:	429a      	cmp	r2, r3
 8008096:	d905      	bls.n	80080a4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008098:	2301      	movs	r3, #1
 800809a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800809c:	4b0a      	ldr	r3, [pc, #40]	@ (80080c8 <xTaskRemoveFromEventList+0xc4>)
 800809e:	2201      	movs	r2, #1
 80080a0:	601a      	str	r2, [r3, #0]
 80080a2:	e001      	b.n	80080a8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80080a4:	2300      	movs	r3, #0
 80080a6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80080a8:	697b      	ldr	r3, [r7, #20]
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3718      	adds	r7, #24
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}
 80080b2:	bf00      	nop
 80080b4:	20000848 	.word	0x20000848
 80080b8:	20000828 	.word	0x20000828
 80080bc:	20000724 	.word	0x20000724
 80080c0:	200007e0 	.word	0x200007e0
 80080c4:	20000720 	.word	0x20000720
 80080c8:	20000834 	.word	0x20000834

080080cc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80080cc:	b480      	push	{r7}
 80080ce:	b083      	sub	sp, #12
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80080d4:	4b06      	ldr	r3, [pc, #24]	@ (80080f0 <vTaskInternalSetTimeOutState+0x24>)
 80080d6:	681a      	ldr	r2, [r3, #0]
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80080dc:	4b05      	ldr	r3, [pc, #20]	@ (80080f4 <vTaskInternalSetTimeOutState+0x28>)
 80080de:	681a      	ldr	r2, [r3, #0]
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	605a      	str	r2, [r3, #4]
}
 80080e4:	bf00      	nop
 80080e6:	370c      	adds	r7, #12
 80080e8:	46bd      	mov	sp, r7
 80080ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ee:	4770      	bx	lr
 80080f0:	20000838 	.word	0x20000838
 80080f4:	20000824 	.word	0x20000824

080080f8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b088      	sub	sp, #32
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
 8008100:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d10b      	bne.n	8008120 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800810c:	f383 8811 	msr	BASEPRI, r3
 8008110:	f3bf 8f6f 	isb	sy
 8008114:	f3bf 8f4f 	dsb	sy
 8008118:	613b      	str	r3, [r7, #16]
}
 800811a:	bf00      	nop
 800811c:	bf00      	nop
 800811e:	e7fd      	b.n	800811c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d10b      	bne.n	800813e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800812a:	f383 8811 	msr	BASEPRI, r3
 800812e:	f3bf 8f6f 	isb	sy
 8008132:	f3bf 8f4f 	dsb	sy
 8008136:	60fb      	str	r3, [r7, #12]
}
 8008138:	bf00      	nop
 800813a:	bf00      	nop
 800813c:	e7fd      	b.n	800813a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800813e:	f000 fb63 	bl	8008808 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008142:	4b1d      	ldr	r3, [pc, #116]	@ (80081b8 <xTaskCheckForTimeOut+0xc0>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	69ba      	ldr	r2, [r7, #24]
 800814e:	1ad3      	subs	r3, r2, r3
 8008150:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800815a:	d102      	bne.n	8008162 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800815c:	2300      	movs	r3, #0
 800815e:	61fb      	str	r3, [r7, #28]
 8008160:	e023      	b.n	80081aa <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681a      	ldr	r2, [r3, #0]
 8008166:	4b15      	ldr	r3, [pc, #84]	@ (80081bc <xTaskCheckForTimeOut+0xc4>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	429a      	cmp	r2, r3
 800816c:	d007      	beq.n	800817e <xTaskCheckForTimeOut+0x86>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	685b      	ldr	r3, [r3, #4]
 8008172:	69ba      	ldr	r2, [r7, #24]
 8008174:	429a      	cmp	r2, r3
 8008176:	d302      	bcc.n	800817e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008178:	2301      	movs	r3, #1
 800817a:	61fb      	str	r3, [r7, #28]
 800817c:	e015      	b.n	80081aa <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	697a      	ldr	r2, [r7, #20]
 8008184:	429a      	cmp	r2, r3
 8008186:	d20b      	bcs.n	80081a0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	681a      	ldr	r2, [r3, #0]
 800818c:	697b      	ldr	r3, [r7, #20]
 800818e:	1ad2      	subs	r2, r2, r3
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f7ff ff99 	bl	80080cc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800819a:	2300      	movs	r3, #0
 800819c:	61fb      	str	r3, [r7, #28]
 800819e:	e004      	b.n	80081aa <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	2200      	movs	r2, #0
 80081a4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80081a6:	2301      	movs	r3, #1
 80081a8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80081aa:	f000 fb5f 	bl	800886c <vPortExitCritical>

	return xReturn;
 80081ae:	69fb      	ldr	r3, [r7, #28]
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	3720      	adds	r7, #32
 80081b4:	46bd      	mov	sp, r7
 80081b6:	bd80      	pop	{r7, pc}
 80081b8:	20000824 	.word	0x20000824
 80081bc:	20000838 	.word	0x20000838

080081c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80081c0:	b480      	push	{r7}
 80081c2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80081c4:	4b03      	ldr	r3, [pc, #12]	@ (80081d4 <vTaskMissedYield+0x14>)
 80081c6:	2201      	movs	r2, #1
 80081c8:	601a      	str	r2, [r3, #0]
}
 80081ca:	bf00      	nop
 80081cc:	46bd      	mov	sp, r7
 80081ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d2:	4770      	bx	lr
 80081d4:	20000834 	.word	0x20000834

080081d8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b082      	sub	sp, #8
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80081e0:	f000 f852 	bl	8008288 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80081e4:	4b06      	ldr	r3, [pc, #24]	@ (8008200 <prvIdleTask+0x28>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d9f9      	bls.n	80081e0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80081ec:	4b05      	ldr	r3, [pc, #20]	@ (8008204 <prvIdleTask+0x2c>)
 80081ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081f2:	601a      	str	r2, [r3, #0]
 80081f4:	f3bf 8f4f 	dsb	sy
 80081f8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80081fc:	e7f0      	b.n	80081e0 <prvIdleTask+0x8>
 80081fe:	bf00      	nop
 8008200:	20000724 	.word	0x20000724
 8008204:	e000ed04 	.word	0xe000ed04

08008208 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b082      	sub	sp, #8
 800820c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800820e:	2300      	movs	r3, #0
 8008210:	607b      	str	r3, [r7, #4]
 8008212:	e00c      	b.n	800822e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008214:	687a      	ldr	r2, [r7, #4]
 8008216:	4613      	mov	r3, r2
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	4413      	add	r3, r2
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	4a12      	ldr	r2, [pc, #72]	@ (8008268 <prvInitialiseTaskLists+0x60>)
 8008220:	4413      	add	r3, r2
 8008222:	4618      	mov	r0, r3
 8008224:	f7fe fca4 	bl	8006b70 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	3301      	adds	r3, #1
 800822c:	607b      	str	r3, [r7, #4]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2b06      	cmp	r3, #6
 8008232:	d9ef      	bls.n	8008214 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008234:	480d      	ldr	r0, [pc, #52]	@ (800826c <prvInitialiseTaskLists+0x64>)
 8008236:	f7fe fc9b 	bl	8006b70 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800823a:	480d      	ldr	r0, [pc, #52]	@ (8008270 <prvInitialiseTaskLists+0x68>)
 800823c:	f7fe fc98 	bl	8006b70 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008240:	480c      	ldr	r0, [pc, #48]	@ (8008274 <prvInitialiseTaskLists+0x6c>)
 8008242:	f7fe fc95 	bl	8006b70 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008246:	480c      	ldr	r0, [pc, #48]	@ (8008278 <prvInitialiseTaskLists+0x70>)
 8008248:	f7fe fc92 	bl	8006b70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800824c:	480b      	ldr	r0, [pc, #44]	@ (800827c <prvInitialiseTaskLists+0x74>)
 800824e:	f7fe fc8f 	bl	8006b70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008252:	4b0b      	ldr	r3, [pc, #44]	@ (8008280 <prvInitialiseTaskLists+0x78>)
 8008254:	4a05      	ldr	r2, [pc, #20]	@ (800826c <prvInitialiseTaskLists+0x64>)
 8008256:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008258:	4b0a      	ldr	r3, [pc, #40]	@ (8008284 <prvInitialiseTaskLists+0x7c>)
 800825a:	4a05      	ldr	r2, [pc, #20]	@ (8008270 <prvInitialiseTaskLists+0x68>)
 800825c:	601a      	str	r2, [r3, #0]
}
 800825e:	bf00      	nop
 8008260:	3708      	adds	r7, #8
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}
 8008266:	bf00      	nop
 8008268:	20000724 	.word	0x20000724
 800826c:	200007b0 	.word	0x200007b0
 8008270:	200007c4 	.word	0x200007c4
 8008274:	200007e0 	.word	0x200007e0
 8008278:	200007f4 	.word	0x200007f4
 800827c:	2000080c 	.word	0x2000080c
 8008280:	200007d8 	.word	0x200007d8
 8008284:	200007dc 	.word	0x200007dc

08008288 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b082      	sub	sp, #8
 800828c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800828e:	e019      	b.n	80082c4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008290:	f000 faba 	bl	8008808 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008294:	4b10      	ldr	r3, [pc, #64]	@ (80082d8 <prvCheckTasksWaitingTermination+0x50>)
 8008296:	68db      	ldr	r3, [r3, #12]
 8008298:	68db      	ldr	r3, [r3, #12]
 800829a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	3304      	adds	r3, #4
 80082a0:	4618      	mov	r0, r3
 80082a2:	f7fe fcef 	bl	8006c84 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80082a6:	4b0d      	ldr	r3, [pc, #52]	@ (80082dc <prvCheckTasksWaitingTermination+0x54>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	3b01      	subs	r3, #1
 80082ac:	4a0b      	ldr	r2, [pc, #44]	@ (80082dc <prvCheckTasksWaitingTermination+0x54>)
 80082ae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80082b0:	4b0b      	ldr	r3, [pc, #44]	@ (80082e0 <prvCheckTasksWaitingTermination+0x58>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	3b01      	subs	r3, #1
 80082b6:	4a0a      	ldr	r2, [pc, #40]	@ (80082e0 <prvCheckTasksWaitingTermination+0x58>)
 80082b8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80082ba:	f000 fad7 	bl	800886c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 f810 	bl	80082e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80082c4:	4b06      	ldr	r3, [pc, #24]	@ (80082e0 <prvCheckTasksWaitingTermination+0x58>)
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d1e1      	bne.n	8008290 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80082cc:	bf00      	nop
 80082ce:	bf00      	nop
 80082d0:	3708      	adds	r7, #8
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}
 80082d6:	bf00      	nop
 80082d8:	200007f4 	.word	0x200007f4
 80082dc:	20000820 	.word	0x20000820
 80082e0:	20000808 	.word	0x20000808

080082e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b084      	sub	sp, #16
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	334c      	adds	r3, #76	@ 0x4c
 80082f0:	4618      	mov	r0, r3
 80082f2:	f000 ffcb 	bl	800928c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d108      	bne.n	8008312 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008304:	4618      	mov	r0, r3
 8008306:	f000 fc6f 	bl	8008be8 <vPortFree>
				vPortFree( pxTCB );
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f000 fc6c 	bl	8008be8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008310:	e019      	b.n	8008346 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008318:	2b01      	cmp	r3, #1
 800831a:	d103      	bne.n	8008324 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f000 fc63 	bl	8008be8 <vPortFree>
	}
 8008322:	e010      	b.n	8008346 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800832a:	2b02      	cmp	r3, #2
 800832c:	d00b      	beq.n	8008346 <prvDeleteTCB+0x62>
	__asm volatile
 800832e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008332:	f383 8811 	msr	BASEPRI, r3
 8008336:	f3bf 8f6f 	isb	sy
 800833a:	f3bf 8f4f 	dsb	sy
 800833e:	60fb      	str	r3, [r7, #12]
}
 8008340:	bf00      	nop
 8008342:	bf00      	nop
 8008344:	e7fd      	b.n	8008342 <prvDeleteTCB+0x5e>
	}
 8008346:	bf00      	nop
 8008348:	3710      	adds	r7, #16
 800834a:	46bd      	mov	sp, r7
 800834c:	bd80      	pop	{r7, pc}
	...

08008350 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008350:	b480      	push	{r7}
 8008352:	b083      	sub	sp, #12
 8008354:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008356:	4b0c      	ldr	r3, [pc, #48]	@ (8008388 <prvResetNextTaskUnblockTime+0x38>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d104      	bne.n	800836a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008360:	4b0a      	ldr	r3, [pc, #40]	@ (800838c <prvResetNextTaskUnblockTime+0x3c>)
 8008362:	f04f 32ff 	mov.w	r2, #4294967295
 8008366:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008368:	e008      	b.n	800837c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800836a:	4b07      	ldr	r3, [pc, #28]	@ (8008388 <prvResetNextTaskUnblockTime+0x38>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	68db      	ldr	r3, [r3, #12]
 8008370:	68db      	ldr	r3, [r3, #12]
 8008372:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	685b      	ldr	r3, [r3, #4]
 8008378:	4a04      	ldr	r2, [pc, #16]	@ (800838c <prvResetNextTaskUnblockTime+0x3c>)
 800837a:	6013      	str	r3, [r2, #0]
}
 800837c:	bf00      	nop
 800837e:	370c      	adds	r7, #12
 8008380:	46bd      	mov	sp, r7
 8008382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008386:	4770      	bx	lr
 8008388:	200007d8 	.word	0x200007d8
 800838c:	20000840 	.word	0x20000840

08008390 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008390:	b480      	push	{r7}
 8008392:	b083      	sub	sp, #12
 8008394:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008396:	4b0b      	ldr	r3, [pc, #44]	@ (80083c4 <xTaskGetSchedulerState+0x34>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d102      	bne.n	80083a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800839e:	2301      	movs	r3, #1
 80083a0:	607b      	str	r3, [r7, #4]
 80083a2:	e008      	b.n	80083b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80083a4:	4b08      	ldr	r3, [pc, #32]	@ (80083c8 <xTaskGetSchedulerState+0x38>)
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d102      	bne.n	80083b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80083ac:	2302      	movs	r3, #2
 80083ae:	607b      	str	r3, [r7, #4]
 80083b0:	e001      	b.n	80083b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80083b2:	2300      	movs	r3, #0
 80083b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80083b6:	687b      	ldr	r3, [r7, #4]
	}
 80083b8:	4618      	mov	r0, r3
 80083ba:	370c      	adds	r7, #12
 80083bc:	46bd      	mov	sp, r7
 80083be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c2:	4770      	bx	lr
 80083c4:	2000082c 	.word	0x2000082c
 80083c8:	20000848 	.word	0x20000848

080083cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b086      	sub	sp, #24
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80083d8:	2300      	movs	r3, #0
 80083da:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d070      	beq.n	80084c4 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80083e2:	4b3b      	ldr	r3, [pc, #236]	@ (80084d0 <xTaskPriorityDisinherit+0x104>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	693a      	ldr	r2, [r7, #16]
 80083e8:	429a      	cmp	r2, r3
 80083ea:	d00b      	beq.n	8008404 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80083ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083f0:	f383 8811 	msr	BASEPRI, r3
 80083f4:	f3bf 8f6f 	isb	sy
 80083f8:	f3bf 8f4f 	dsb	sy
 80083fc:	60fb      	str	r3, [r7, #12]
}
 80083fe:	bf00      	nop
 8008400:	bf00      	nop
 8008402:	e7fd      	b.n	8008400 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008408:	2b00      	cmp	r3, #0
 800840a:	d10b      	bne.n	8008424 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800840c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008410:	f383 8811 	msr	BASEPRI, r3
 8008414:	f3bf 8f6f 	isb	sy
 8008418:	f3bf 8f4f 	dsb	sy
 800841c:	60bb      	str	r3, [r7, #8]
}
 800841e:	bf00      	nop
 8008420:	bf00      	nop
 8008422:	e7fd      	b.n	8008420 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008428:	1e5a      	subs	r2, r3, #1
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008436:	429a      	cmp	r2, r3
 8008438:	d044      	beq.n	80084c4 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800843a:	693b      	ldr	r3, [r7, #16]
 800843c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800843e:	2b00      	cmp	r3, #0
 8008440:	d140      	bne.n	80084c4 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008442:	693b      	ldr	r3, [r7, #16]
 8008444:	3304      	adds	r3, #4
 8008446:	4618      	mov	r0, r3
 8008448:	f7fe fc1c 	bl	8006c84 <uxListRemove>
 800844c:	4603      	mov	r3, r0
 800844e:	2b00      	cmp	r3, #0
 8008450:	d115      	bne.n	800847e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008452:	693b      	ldr	r3, [r7, #16]
 8008454:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008456:	491f      	ldr	r1, [pc, #124]	@ (80084d4 <xTaskPriorityDisinherit+0x108>)
 8008458:	4613      	mov	r3, r2
 800845a:	009b      	lsls	r3, r3, #2
 800845c:	4413      	add	r3, r2
 800845e:	009b      	lsls	r3, r3, #2
 8008460:	440b      	add	r3, r1
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d10a      	bne.n	800847e <xTaskPriorityDisinherit+0xb2>
 8008468:	693b      	ldr	r3, [r7, #16]
 800846a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800846c:	2201      	movs	r2, #1
 800846e:	fa02 f303 	lsl.w	r3, r2, r3
 8008472:	43da      	mvns	r2, r3
 8008474:	4b18      	ldr	r3, [pc, #96]	@ (80084d8 <xTaskPriorityDisinherit+0x10c>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4013      	ands	r3, r2
 800847a:	4a17      	ldr	r2, [pc, #92]	@ (80084d8 <xTaskPriorityDisinherit+0x10c>)
 800847c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800847e:	693b      	ldr	r3, [r7, #16]
 8008480:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008486:	693b      	ldr	r3, [r7, #16]
 8008488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800848a:	f1c3 0207 	rsb	r2, r3, #7
 800848e:	693b      	ldr	r3, [r7, #16]
 8008490:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008492:	693b      	ldr	r3, [r7, #16]
 8008494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008496:	2201      	movs	r2, #1
 8008498:	409a      	lsls	r2, r3
 800849a:	4b0f      	ldr	r3, [pc, #60]	@ (80084d8 <xTaskPriorityDisinherit+0x10c>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4313      	orrs	r3, r2
 80084a0:	4a0d      	ldr	r2, [pc, #52]	@ (80084d8 <xTaskPriorityDisinherit+0x10c>)
 80084a2:	6013      	str	r3, [r2, #0]
 80084a4:	693b      	ldr	r3, [r7, #16]
 80084a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084a8:	4613      	mov	r3, r2
 80084aa:	009b      	lsls	r3, r3, #2
 80084ac:	4413      	add	r3, r2
 80084ae:	009b      	lsls	r3, r3, #2
 80084b0:	4a08      	ldr	r2, [pc, #32]	@ (80084d4 <xTaskPriorityDisinherit+0x108>)
 80084b2:	441a      	add	r2, r3
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	3304      	adds	r3, #4
 80084b8:	4619      	mov	r1, r3
 80084ba:	4610      	mov	r0, r2
 80084bc:	f7fe fb85 	bl	8006bca <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80084c0:	2301      	movs	r3, #1
 80084c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80084c4:	697b      	ldr	r3, [r7, #20]
	}
 80084c6:	4618      	mov	r0, r3
 80084c8:	3718      	adds	r7, #24
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}
 80084ce:	bf00      	nop
 80084d0:	20000720 	.word	0x20000720
 80084d4:	20000724 	.word	0x20000724
 80084d8:	20000828 	.word	0x20000828

080084dc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b084      	sub	sp, #16
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80084e6:	4b29      	ldr	r3, [pc, #164]	@ (800858c <prvAddCurrentTaskToDelayedList+0xb0>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084ec:	4b28      	ldr	r3, [pc, #160]	@ (8008590 <prvAddCurrentTaskToDelayedList+0xb4>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	3304      	adds	r3, #4
 80084f2:	4618      	mov	r0, r3
 80084f4:	f7fe fbc6 	bl	8006c84 <uxListRemove>
 80084f8:	4603      	mov	r3, r0
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d10b      	bne.n	8008516 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80084fe:	4b24      	ldr	r3, [pc, #144]	@ (8008590 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008504:	2201      	movs	r2, #1
 8008506:	fa02 f303 	lsl.w	r3, r2, r3
 800850a:	43da      	mvns	r2, r3
 800850c:	4b21      	ldr	r3, [pc, #132]	@ (8008594 <prvAddCurrentTaskToDelayedList+0xb8>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4013      	ands	r3, r2
 8008512:	4a20      	ldr	r2, [pc, #128]	@ (8008594 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008514:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800851c:	d10a      	bne.n	8008534 <prvAddCurrentTaskToDelayedList+0x58>
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d007      	beq.n	8008534 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008524:	4b1a      	ldr	r3, [pc, #104]	@ (8008590 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	3304      	adds	r3, #4
 800852a:	4619      	mov	r1, r3
 800852c:	481a      	ldr	r0, [pc, #104]	@ (8008598 <prvAddCurrentTaskToDelayedList+0xbc>)
 800852e:	f7fe fb4c 	bl	8006bca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008532:	e026      	b.n	8008582 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008534:	68fa      	ldr	r2, [r7, #12]
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	4413      	add	r3, r2
 800853a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800853c:	4b14      	ldr	r3, [pc, #80]	@ (8008590 <prvAddCurrentTaskToDelayedList+0xb4>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	68ba      	ldr	r2, [r7, #8]
 8008542:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008544:	68ba      	ldr	r2, [r7, #8]
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	429a      	cmp	r2, r3
 800854a:	d209      	bcs.n	8008560 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800854c:	4b13      	ldr	r3, [pc, #76]	@ (800859c <prvAddCurrentTaskToDelayedList+0xc0>)
 800854e:	681a      	ldr	r2, [r3, #0]
 8008550:	4b0f      	ldr	r3, [pc, #60]	@ (8008590 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	3304      	adds	r3, #4
 8008556:	4619      	mov	r1, r3
 8008558:	4610      	mov	r0, r2
 800855a:	f7fe fb5a 	bl	8006c12 <vListInsert>
}
 800855e:	e010      	b.n	8008582 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008560:	4b0f      	ldr	r3, [pc, #60]	@ (80085a0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008562:	681a      	ldr	r2, [r3, #0]
 8008564:	4b0a      	ldr	r3, [pc, #40]	@ (8008590 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	3304      	adds	r3, #4
 800856a:	4619      	mov	r1, r3
 800856c:	4610      	mov	r0, r2
 800856e:	f7fe fb50 	bl	8006c12 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008572:	4b0c      	ldr	r3, [pc, #48]	@ (80085a4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	68ba      	ldr	r2, [r7, #8]
 8008578:	429a      	cmp	r2, r3
 800857a:	d202      	bcs.n	8008582 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800857c:	4a09      	ldr	r2, [pc, #36]	@ (80085a4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	6013      	str	r3, [r2, #0]
}
 8008582:	bf00      	nop
 8008584:	3710      	adds	r7, #16
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}
 800858a:	bf00      	nop
 800858c:	20000824 	.word	0x20000824
 8008590:	20000720 	.word	0x20000720
 8008594:	20000828 	.word	0x20000828
 8008598:	2000080c 	.word	0x2000080c
 800859c:	200007dc 	.word	0x200007dc
 80085a0:	200007d8 	.word	0x200007d8
 80085a4:	20000840 	.word	0x20000840

080085a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80085a8:	b480      	push	{r7}
 80085aa:	b085      	sub	sp, #20
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	60f8      	str	r0, [r7, #12]
 80085b0:	60b9      	str	r1, [r7, #8]
 80085b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	3b04      	subs	r3, #4
 80085b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80085c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	3b04      	subs	r3, #4
 80085c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	f023 0201 	bic.w	r2, r3, #1
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	3b04      	subs	r3, #4
 80085d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80085d8:	4a0c      	ldr	r2, [pc, #48]	@ (800860c <pxPortInitialiseStack+0x64>)
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	3b14      	subs	r3, #20
 80085e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80085e4:	687a      	ldr	r2, [r7, #4]
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	3b04      	subs	r3, #4
 80085ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	f06f 0202 	mvn.w	r2, #2
 80085f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	3b20      	subs	r3, #32
 80085fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80085fe:	68fb      	ldr	r3, [r7, #12]
}
 8008600:	4618      	mov	r0, r3
 8008602:	3714      	adds	r7, #20
 8008604:	46bd      	mov	sp, r7
 8008606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860a:	4770      	bx	lr
 800860c:	08008611 	.word	0x08008611

08008610 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008610:	b480      	push	{r7}
 8008612:	b085      	sub	sp, #20
 8008614:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008616:	2300      	movs	r3, #0
 8008618:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800861a:	4b13      	ldr	r3, [pc, #76]	@ (8008668 <prvTaskExitError+0x58>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008622:	d00b      	beq.n	800863c <prvTaskExitError+0x2c>
	__asm volatile
 8008624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008628:	f383 8811 	msr	BASEPRI, r3
 800862c:	f3bf 8f6f 	isb	sy
 8008630:	f3bf 8f4f 	dsb	sy
 8008634:	60fb      	str	r3, [r7, #12]
}
 8008636:	bf00      	nop
 8008638:	bf00      	nop
 800863a:	e7fd      	b.n	8008638 <prvTaskExitError+0x28>
	__asm volatile
 800863c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008640:	f383 8811 	msr	BASEPRI, r3
 8008644:	f3bf 8f6f 	isb	sy
 8008648:	f3bf 8f4f 	dsb	sy
 800864c:	60bb      	str	r3, [r7, #8]
}
 800864e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008650:	bf00      	nop
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d0fc      	beq.n	8008652 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008658:	bf00      	nop
 800865a:	bf00      	nop
 800865c:	3714      	adds	r7, #20
 800865e:	46bd      	mov	sp, r7
 8008660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008664:	4770      	bx	lr
 8008666:	bf00      	nop
 8008668:	2000000c 	.word	0x2000000c
 800866c:	00000000 	.word	0x00000000

08008670 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008670:	4b07      	ldr	r3, [pc, #28]	@ (8008690 <pxCurrentTCBConst2>)
 8008672:	6819      	ldr	r1, [r3, #0]
 8008674:	6808      	ldr	r0, [r1, #0]
 8008676:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800867a:	f380 8809 	msr	PSP, r0
 800867e:	f3bf 8f6f 	isb	sy
 8008682:	f04f 0000 	mov.w	r0, #0
 8008686:	f380 8811 	msr	BASEPRI, r0
 800868a:	4770      	bx	lr
 800868c:	f3af 8000 	nop.w

08008690 <pxCurrentTCBConst2>:
 8008690:	20000720 	.word	0x20000720
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008694:	bf00      	nop
 8008696:	bf00      	nop

08008698 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008698:	4808      	ldr	r0, [pc, #32]	@ (80086bc <prvPortStartFirstTask+0x24>)
 800869a:	6800      	ldr	r0, [r0, #0]
 800869c:	6800      	ldr	r0, [r0, #0]
 800869e:	f380 8808 	msr	MSP, r0
 80086a2:	f04f 0000 	mov.w	r0, #0
 80086a6:	f380 8814 	msr	CONTROL, r0
 80086aa:	b662      	cpsie	i
 80086ac:	b661      	cpsie	f
 80086ae:	f3bf 8f4f 	dsb	sy
 80086b2:	f3bf 8f6f 	isb	sy
 80086b6:	df00      	svc	0
 80086b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80086ba:	bf00      	nop
 80086bc:	e000ed08 	.word	0xe000ed08

080086c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b086      	sub	sp, #24
 80086c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80086c6:	4b47      	ldr	r3, [pc, #284]	@ (80087e4 <xPortStartScheduler+0x124>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a47      	ldr	r2, [pc, #284]	@ (80087e8 <xPortStartScheduler+0x128>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d10b      	bne.n	80086e8 <xPortStartScheduler+0x28>
	__asm volatile
 80086d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086d4:	f383 8811 	msr	BASEPRI, r3
 80086d8:	f3bf 8f6f 	isb	sy
 80086dc:	f3bf 8f4f 	dsb	sy
 80086e0:	60fb      	str	r3, [r7, #12]
}
 80086e2:	bf00      	nop
 80086e4:	bf00      	nop
 80086e6:	e7fd      	b.n	80086e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80086e8:	4b3e      	ldr	r3, [pc, #248]	@ (80087e4 <xPortStartScheduler+0x124>)
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	4a3f      	ldr	r2, [pc, #252]	@ (80087ec <xPortStartScheduler+0x12c>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d10b      	bne.n	800870a <xPortStartScheduler+0x4a>
	__asm volatile
 80086f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086f6:	f383 8811 	msr	BASEPRI, r3
 80086fa:	f3bf 8f6f 	isb	sy
 80086fe:	f3bf 8f4f 	dsb	sy
 8008702:	613b      	str	r3, [r7, #16]
}
 8008704:	bf00      	nop
 8008706:	bf00      	nop
 8008708:	e7fd      	b.n	8008706 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800870a:	4b39      	ldr	r3, [pc, #228]	@ (80087f0 <xPortStartScheduler+0x130>)
 800870c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	781b      	ldrb	r3, [r3, #0]
 8008712:	b2db      	uxtb	r3, r3
 8008714:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	22ff      	movs	r2, #255	@ 0xff
 800871a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800871c:	697b      	ldr	r3, [r7, #20]
 800871e:	781b      	ldrb	r3, [r3, #0]
 8008720:	b2db      	uxtb	r3, r3
 8008722:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008724:	78fb      	ldrb	r3, [r7, #3]
 8008726:	b2db      	uxtb	r3, r3
 8008728:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800872c:	b2da      	uxtb	r2, r3
 800872e:	4b31      	ldr	r3, [pc, #196]	@ (80087f4 <xPortStartScheduler+0x134>)
 8008730:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008732:	4b31      	ldr	r3, [pc, #196]	@ (80087f8 <xPortStartScheduler+0x138>)
 8008734:	2207      	movs	r2, #7
 8008736:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008738:	e009      	b.n	800874e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800873a:	4b2f      	ldr	r3, [pc, #188]	@ (80087f8 <xPortStartScheduler+0x138>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	3b01      	subs	r3, #1
 8008740:	4a2d      	ldr	r2, [pc, #180]	@ (80087f8 <xPortStartScheduler+0x138>)
 8008742:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008744:	78fb      	ldrb	r3, [r7, #3]
 8008746:	b2db      	uxtb	r3, r3
 8008748:	005b      	lsls	r3, r3, #1
 800874a:	b2db      	uxtb	r3, r3
 800874c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800874e:	78fb      	ldrb	r3, [r7, #3]
 8008750:	b2db      	uxtb	r3, r3
 8008752:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008756:	2b80      	cmp	r3, #128	@ 0x80
 8008758:	d0ef      	beq.n	800873a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800875a:	4b27      	ldr	r3, [pc, #156]	@ (80087f8 <xPortStartScheduler+0x138>)
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f1c3 0307 	rsb	r3, r3, #7
 8008762:	2b04      	cmp	r3, #4
 8008764:	d00b      	beq.n	800877e <xPortStartScheduler+0xbe>
	__asm volatile
 8008766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800876a:	f383 8811 	msr	BASEPRI, r3
 800876e:	f3bf 8f6f 	isb	sy
 8008772:	f3bf 8f4f 	dsb	sy
 8008776:	60bb      	str	r3, [r7, #8]
}
 8008778:	bf00      	nop
 800877a:	bf00      	nop
 800877c:	e7fd      	b.n	800877a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800877e:	4b1e      	ldr	r3, [pc, #120]	@ (80087f8 <xPortStartScheduler+0x138>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	021b      	lsls	r3, r3, #8
 8008784:	4a1c      	ldr	r2, [pc, #112]	@ (80087f8 <xPortStartScheduler+0x138>)
 8008786:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008788:	4b1b      	ldr	r3, [pc, #108]	@ (80087f8 <xPortStartScheduler+0x138>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008790:	4a19      	ldr	r2, [pc, #100]	@ (80087f8 <xPortStartScheduler+0x138>)
 8008792:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	b2da      	uxtb	r2, r3
 8008798:	697b      	ldr	r3, [r7, #20]
 800879a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800879c:	4b17      	ldr	r3, [pc, #92]	@ (80087fc <xPortStartScheduler+0x13c>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	4a16      	ldr	r2, [pc, #88]	@ (80087fc <xPortStartScheduler+0x13c>)
 80087a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80087a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80087a8:	4b14      	ldr	r3, [pc, #80]	@ (80087fc <xPortStartScheduler+0x13c>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4a13      	ldr	r2, [pc, #76]	@ (80087fc <xPortStartScheduler+0x13c>)
 80087ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80087b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80087b4:	f000 f8da 	bl	800896c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80087b8:	4b11      	ldr	r3, [pc, #68]	@ (8008800 <xPortStartScheduler+0x140>)
 80087ba:	2200      	movs	r2, #0
 80087bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80087be:	f000 f8f9 	bl	80089b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80087c2:	4b10      	ldr	r3, [pc, #64]	@ (8008804 <xPortStartScheduler+0x144>)
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	4a0f      	ldr	r2, [pc, #60]	@ (8008804 <xPortStartScheduler+0x144>)
 80087c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80087cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80087ce:	f7ff ff63 	bl	8008698 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80087d2:	f7ff fb8d 	bl	8007ef0 <vTaskSwitchContext>
	prvTaskExitError();
 80087d6:	f7ff ff1b 	bl	8008610 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80087da:	2300      	movs	r3, #0
}
 80087dc:	4618      	mov	r0, r3
 80087de:	3718      	adds	r7, #24
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}
 80087e4:	e000ed00 	.word	0xe000ed00
 80087e8:	410fc271 	.word	0x410fc271
 80087ec:	410fc270 	.word	0x410fc270
 80087f0:	e000e400 	.word	0xe000e400
 80087f4:	2000084c 	.word	0x2000084c
 80087f8:	20000850 	.word	0x20000850
 80087fc:	e000ed20 	.word	0xe000ed20
 8008800:	2000000c 	.word	0x2000000c
 8008804:	e000ef34 	.word	0xe000ef34

08008808 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008808:	b480      	push	{r7}
 800880a:	b083      	sub	sp, #12
 800880c:	af00      	add	r7, sp, #0
	__asm volatile
 800880e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008812:	f383 8811 	msr	BASEPRI, r3
 8008816:	f3bf 8f6f 	isb	sy
 800881a:	f3bf 8f4f 	dsb	sy
 800881e:	607b      	str	r3, [r7, #4]
}
 8008820:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008822:	4b10      	ldr	r3, [pc, #64]	@ (8008864 <vPortEnterCritical+0x5c>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	3301      	adds	r3, #1
 8008828:	4a0e      	ldr	r2, [pc, #56]	@ (8008864 <vPortEnterCritical+0x5c>)
 800882a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800882c:	4b0d      	ldr	r3, [pc, #52]	@ (8008864 <vPortEnterCritical+0x5c>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	2b01      	cmp	r3, #1
 8008832:	d110      	bne.n	8008856 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008834:	4b0c      	ldr	r3, [pc, #48]	@ (8008868 <vPortEnterCritical+0x60>)
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	b2db      	uxtb	r3, r3
 800883a:	2b00      	cmp	r3, #0
 800883c:	d00b      	beq.n	8008856 <vPortEnterCritical+0x4e>
	__asm volatile
 800883e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008842:	f383 8811 	msr	BASEPRI, r3
 8008846:	f3bf 8f6f 	isb	sy
 800884a:	f3bf 8f4f 	dsb	sy
 800884e:	603b      	str	r3, [r7, #0]
}
 8008850:	bf00      	nop
 8008852:	bf00      	nop
 8008854:	e7fd      	b.n	8008852 <vPortEnterCritical+0x4a>
	}
}
 8008856:	bf00      	nop
 8008858:	370c      	adds	r7, #12
 800885a:	46bd      	mov	sp, r7
 800885c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008860:	4770      	bx	lr
 8008862:	bf00      	nop
 8008864:	2000000c 	.word	0x2000000c
 8008868:	e000ed04 	.word	0xe000ed04

0800886c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800886c:	b480      	push	{r7}
 800886e:	b083      	sub	sp, #12
 8008870:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008872:	4b12      	ldr	r3, [pc, #72]	@ (80088bc <vPortExitCritical+0x50>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d10b      	bne.n	8008892 <vPortExitCritical+0x26>
	__asm volatile
 800887a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800887e:	f383 8811 	msr	BASEPRI, r3
 8008882:	f3bf 8f6f 	isb	sy
 8008886:	f3bf 8f4f 	dsb	sy
 800888a:	607b      	str	r3, [r7, #4]
}
 800888c:	bf00      	nop
 800888e:	bf00      	nop
 8008890:	e7fd      	b.n	800888e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008892:	4b0a      	ldr	r3, [pc, #40]	@ (80088bc <vPortExitCritical+0x50>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	3b01      	subs	r3, #1
 8008898:	4a08      	ldr	r2, [pc, #32]	@ (80088bc <vPortExitCritical+0x50>)
 800889a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800889c:	4b07      	ldr	r3, [pc, #28]	@ (80088bc <vPortExitCritical+0x50>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d105      	bne.n	80088b0 <vPortExitCritical+0x44>
 80088a4:	2300      	movs	r3, #0
 80088a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	f383 8811 	msr	BASEPRI, r3
}
 80088ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80088b0:	bf00      	nop
 80088b2:	370c      	adds	r7, #12
 80088b4:	46bd      	mov	sp, r7
 80088b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ba:	4770      	bx	lr
 80088bc:	2000000c 	.word	0x2000000c

080088c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80088c0:	f3ef 8009 	mrs	r0, PSP
 80088c4:	f3bf 8f6f 	isb	sy
 80088c8:	4b15      	ldr	r3, [pc, #84]	@ (8008920 <pxCurrentTCBConst>)
 80088ca:	681a      	ldr	r2, [r3, #0]
 80088cc:	f01e 0f10 	tst.w	lr, #16
 80088d0:	bf08      	it	eq
 80088d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80088d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088da:	6010      	str	r0, [r2, #0]
 80088dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80088e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80088e4:	f380 8811 	msr	BASEPRI, r0
 80088e8:	f3bf 8f4f 	dsb	sy
 80088ec:	f3bf 8f6f 	isb	sy
 80088f0:	f7ff fafe 	bl	8007ef0 <vTaskSwitchContext>
 80088f4:	f04f 0000 	mov.w	r0, #0
 80088f8:	f380 8811 	msr	BASEPRI, r0
 80088fc:	bc09      	pop	{r0, r3}
 80088fe:	6819      	ldr	r1, [r3, #0]
 8008900:	6808      	ldr	r0, [r1, #0]
 8008902:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008906:	f01e 0f10 	tst.w	lr, #16
 800890a:	bf08      	it	eq
 800890c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008910:	f380 8809 	msr	PSP, r0
 8008914:	f3bf 8f6f 	isb	sy
 8008918:	4770      	bx	lr
 800891a:	bf00      	nop
 800891c:	f3af 8000 	nop.w

08008920 <pxCurrentTCBConst>:
 8008920:	20000720 	.word	0x20000720
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008924:	bf00      	nop
 8008926:	bf00      	nop

08008928 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b082      	sub	sp, #8
 800892c:	af00      	add	r7, sp, #0
	__asm volatile
 800892e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008932:	f383 8811 	msr	BASEPRI, r3
 8008936:	f3bf 8f6f 	isb	sy
 800893a:	f3bf 8f4f 	dsb	sy
 800893e:	607b      	str	r3, [r7, #4]
}
 8008940:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008942:	f7ff fa1b 	bl	8007d7c <xTaskIncrementTick>
 8008946:	4603      	mov	r3, r0
 8008948:	2b00      	cmp	r3, #0
 800894a:	d003      	beq.n	8008954 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800894c:	4b06      	ldr	r3, [pc, #24]	@ (8008968 <SysTick_Handler+0x40>)
 800894e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008952:	601a      	str	r2, [r3, #0]
 8008954:	2300      	movs	r3, #0
 8008956:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	f383 8811 	msr	BASEPRI, r3
}
 800895e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008960:	bf00      	nop
 8008962:	3708      	adds	r7, #8
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}
 8008968:	e000ed04 	.word	0xe000ed04

0800896c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800896c:	b480      	push	{r7}
 800896e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008970:	4b0b      	ldr	r3, [pc, #44]	@ (80089a0 <vPortSetupTimerInterrupt+0x34>)
 8008972:	2200      	movs	r2, #0
 8008974:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008976:	4b0b      	ldr	r3, [pc, #44]	@ (80089a4 <vPortSetupTimerInterrupt+0x38>)
 8008978:	2200      	movs	r2, #0
 800897a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800897c:	4b0a      	ldr	r3, [pc, #40]	@ (80089a8 <vPortSetupTimerInterrupt+0x3c>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4a0a      	ldr	r2, [pc, #40]	@ (80089ac <vPortSetupTimerInterrupt+0x40>)
 8008982:	fba2 2303 	umull	r2, r3, r2, r3
 8008986:	099b      	lsrs	r3, r3, #6
 8008988:	4a09      	ldr	r2, [pc, #36]	@ (80089b0 <vPortSetupTimerInterrupt+0x44>)
 800898a:	3b01      	subs	r3, #1
 800898c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800898e:	4b04      	ldr	r3, [pc, #16]	@ (80089a0 <vPortSetupTimerInterrupt+0x34>)
 8008990:	2207      	movs	r2, #7
 8008992:	601a      	str	r2, [r3, #0]
}
 8008994:	bf00      	nop
 8008996:	46bd      	mov	sp, r7
 8008998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899c:	4770      	bx	lr
 800899e:	bf00      	nop
 80089a0:	e000e010 	.word	0xe000e010
 80089a4:	e000e018 	.word	0xe000e018
 80089a8:	20000000 	.word	0x20000000
 80089ac:	10624dd3 	.word	0x10624dd3
 80089b0:	e000e014 	.word	0xe000e014

080089b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80089b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80089c4 <vPortEnableVFP+0x10>
 80089b8:	6801      	ldr	r1, [r0, #0]
 80089ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80089be:	6001      	str	r1, [r0, #0]
 80089c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80089c2:	bf00      	nop
 80089c4:	e000ed88 	.word	0xe000ed88

080089c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80089c8:	b480      	push	{r7}
 80089ca:	b085      	sub	sp, #20
 80089cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80089ce:	f3ef 8305 	mrs	r3, IPSR
 80089d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	2b0f      	cmp	r3, #15
 80089d8:	d915      	bls.n	8008a06 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80089da:	4a18      	ldr	r2, [pc, #96]	@ (8008a3c <vPortValidateInterruptPriority+0x74>)
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	4413      	add	r3, r2
 80089e0:	781b      	ldrb	r3, [r3, #0]
 80089e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80089e4:	4b16      	ldr	r3, [pc, #88]	@ (8008a40 <vPortValidateInterruptPriority+0x78>)
 80089e6:	781b      	ldrb	r3, [r3, #0]
 80089e8:	7afa      	ldrb	r2, [r7, #11]
 80089ea:	429a      	cmp	r2, r3
 80089ec:	d20b      	bcs.n	8008a06 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80089ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f2:	f383 8811 	msr	BASEPRI, r3
 80089f6:	f3bf 8f6f 	isb	sy
 80089fa:	f3bf 8f4f 	dsb	sy
 80089fe:	607b      	str	r3, [r7, #4]
}
 8008a00:	bf00      	nop
 8008a02:	bf00      	nop
 8008a04:	e7fd      	b.n	8008a02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008a06:	4b0f      	ldr	r3, [pc, #60]	@ (8008a44 <vPortValidateInterruptPriority+0x7c>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008a0e:	4b0e      	ldr	r3, [pc, #56]	@ (8008a48 <vPortValidateInterruptPriority+0x80>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	429a      	cmp	r2, r3
 8008a14:	d90b      	bls.n	8008a2e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a1a:	f383 8811 	msr	BASEPRI, r3
 8008a1e:	f3bf 8f6f 	isb	sy
 8008a22:	f3bf 8f4f 	dsb	sy
 8008a26:	603b      	str	r3, [r7, #0]
}
 8008a28:	bf00      	nop
 8008a2a:	bf00      	nop
 8008a2c:	e7fd      	b.n	8008a2a <vPortValidateInterruptPriority+0x62>
	}
 8008a2e:	bf00      	nop
 8008a30:	3714      	adds	r7, #20
 8008a32:	46bd      	mov	sp, r7
 8008a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a38:	4770      	bx	lr
 8008a3a:	bf00      	nop
 8008a3c:	e000e3f0 	.word	0xe000e3f0
 8008a40:	2000084c 	.word	0x2000084c
 8008a44:	e000ed0c 	.word	0xe000ed0c
 8008a48:	20000850 	.word	0x20000850

08008a4c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b08a      	sub	sp, #40	@ 0x28
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008a54:	2300      	movs	r3, #0
 8008a56:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008a58:	f7ff f8e4 	bl	8007c24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008a5c:	4b5c      	ldr	r3, [pc, #368]	@ (8008bd0 <pvPortMalloc+0x184>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d101      	bne.n	8008a68 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008a64:	f000 f924 	bl	8008cb0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008a68:	4b5a      	ldr	r3, [pc, #360]	@ (8008bd4 <pvPortMalloc+0x188>)
 8008a6a:	681a      	ldr	r2, [r3, #0]
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	4013      	ands	r3, r2
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	f040 8095 	bne.w	8008ba0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d01e      	beq.n	8008aba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008a7c:	2208      	movs	r2, #8
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	4413      	add	r3, r2
 8008a82:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f003 0307 	and.w	r3, r3, #7
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d015      	beq.n	8008aba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f023 0307 	bic.w	r3, r3, #7
 8008a94:	3308      	adds	r3, #8
 8008a96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	f003 0307 	and.w	r3, r3, #7
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d00b      	beq.n	8008aba <pvPortMalloc+0x6e>
	__asm volatile
 8008aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aa6:	f383 8811 	msr	BASEPRI, r3
 8008aaa:	f3bf 8f6f 	isb	sy
 8008aae:	f3bf 8f4f 	dsb	sy
 8008ab2:	617b      	str	r3, [r7, #20]
}
 8008ab4:	bf00      	nop
 8008ab6:	bf00      	nop
 8008ab8:	e7fd      	b.n	8008ab6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d06f      	beq.n	8008ba0 <pvPortMalloc+0x154>
 8008ac0:	4b45      	ldr	r3, [pc, #276]	@ (8008bd8 <pvPortMalloc+0x18c>)
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	687a      	ldr	r2, [r7, #4]
 8008ac6:	429a      	cmp	r2, r3
 8008ac8:	d86a      	bhi.n	8008ba0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008aca:	4b44      	ldr	r3, [pc, #272]	@ (8008bdc <pvPortMalloc+0x190>)
 8008acc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008ace:	4b43      	ldr	r3, [pc, #268]	@ (8008bdc <pvPortMalloc+0x190>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008ad4:	e004      	b.n	8008ae0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ad8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ae2:	685b      	ldr	r3, [r3, #4]
 8008ae4:	687a      	ldr	r2, [r7, #4]
 8008ae6:	429a      	cmp	r2, r3
 8008ae8:	d903      	bls.n	8008af2 <pvPortMalloc+0xa6>
 8008aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d1f1      	bne.n	8008ad6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008af2:	4b37      	ldr	r3, [pc, #220]	@ (8008bd0 <pvPortMalloc+0x184>)
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008af8:	429a      	cmp	r2, r3
 8008afa:	d051      	beq.n	8008ba0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008afc:	6a3b      	ldr	r3, [r7, #32]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	2208      	movs	r2, #8
 8008b02:	4413      	add	r3, r2
 8008b04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b08:	681a      	ldr	r2, [r3, #0]
 8008b0a:	6a3b      	ldr	r3, [r7, #32]
 8008b0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b10:	685a      	ldr	r2, [r3, #4]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	1ad2      	subs	r2, r2, r3
 8008b16:	2308      	movs	r3, #8
 8008b18:	005b      	lsls	r3, r3, #1
 8008b1a:	429a      	cmp	r2, r3
 8008b1c:	d920      	bls.n	8008b60 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008b1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	4413      	add	r3, r2
 8008b24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b26:	69bb      	ldr	r3, [r7, #24]
 8008b28:	f003 0307 	and.w	r3, r3, #7
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d00b      	beq.n	8008b48 <pvPortMalloc+0xfc>
	__asm volatile
 8008b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b34:	f383 8811 	msr	BASEPRI, r3
 8008b38:	f3bf 8f6f 	isb	sy
 8008b3c:	f3bf 8f4f 	dsb	sy
 8008b40:	613b      	str	r3, [r7, #16]
}
 8008b42:	bf00      	nop
 8008b44:	bf00      	nop
 8008b46:	e7fd      	b.n	8008b44 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b4a:	685a      	ldr	r2, [r3, #4]
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	1ad2      	subs	r2, r2, r3
 8008b50:	69bb      	ldr	r3, [r7, #24]
 8008b52:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b56:	687a      	ldr	r2, [r7, #4]
 8008b58:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008b5a:	69b8      	ldr	r0, [r7, #24]
 8008b5c:	f000 f90a 	bl	8008d74 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008b60:	4b1d      	ldr	r3, [pc, #116]	@ (8008bd8 <pvPortMalloc+0x18c>)
 8008b62:	681a      	ldr	r2, [r3, #0]
 8008b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	1ad3      	subs	r3, r2, r3
 8008b6a:	4a1b      	ldr	r2, [pc, #108]	@ (8008bd8 <pvPortMalloc+0x18c>)
 8008b6c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008b6e:	4b1a      	ldr	r3, [pc, #104]	@ (8008bd8 <pvPortMalloc+0x18c>)
 8008b70:	681a      	ldr	r2, [r3, #0]
 8008b72:	4b1b      	ldr	r3, [pc, #108]	@ (8008be0 <pvPortMalloc+0x194>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	429a      	cmp	r2, r3
 8008b78:	d203      	bcs.n	8008b82 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008b7a:	4b17      	ldr	r3, [pc, #92]	@ (8008bd8 <pvPortMalloc+0x18c>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	4a18      	ldr	r2, [pc, #96]	@ (8008be0 <pvPortMalloc+0x194>)
 8008b80:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b84:	685a      	ldr	r2, [r3, #4]
 8008b86:	4b13      	ldr	r3, [pc, #76]	@ (8008bd4 <pvPortMalloc+0x188>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	431a      	orrs	r2, r3
 8008b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b8e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b92:	2200      	movs	r2, #0
 8008b94:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008b96:	4b13      	ldr	r3, [pc, #76]	@ (8008be4 <pvPortMalloc+0x198>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	3301      	adds	r3, #1
 8008b9c:	4a11      	ldr	r2, [pc, #68]	@ (8008be4 <pvPortMalloc+0x198>)
 8008b9e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008ba0:	f7ff f84e 	bl	8007c40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ba4:	69fb      	ldr	r3, [r7, #28]
 8008ba6:	f003 0307 	and.w	r3, r3, #7
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d00b      	beq.n	8008bc6 <pvPortMalloc+0x17a>
	__asm volatile
 8008bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb2:	f383 8811 	msr	BASEPRI, r3
 8008bb6:	f3bf 8f6f 	isb	sy
 8008bba:	f3bf 8f4f 	dsb	sy
 8008bbe:	60fb      	str	r3, [r7, #12]
}
 8008bc0:	bf00      	nop
 8008bc2:	bf00      	nop
 8008bc4:	e7fd      	b.n	8008bc2 <pvPortMalloc+0x176>
	return pvReturn;
 8008bc6:	69fb      	ldr	r3, [r7, #28]
}
 8008bc8:	4618      	mov	r0, r3
 8008bca:	3728      	adds	r7, #40	@ 0x28
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	bd80      	pop	{r7, pc}
 8008bd0:	2000445c 	.word	0x2000445c
 8008bd4:	20004470 	.word	0x20004470
 8008bd8:	20004460 	.word	0x20004460
 8008bdc:	20004454 	.word	0x20004454
 8008be0:	20004464 	.word	0x20004464
 8008be4:	20004468 	.word	0x20004468

08008be8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b086      	sub	sp, #24
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d04f      	beq.n	8008c9a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008bfa:	2308      	movs	r3, #8
 8008bfc:	425b      	negs	r3, r3
 8008bfe:	697a      	ldr	r2, [r7, #20]
 8008c00:	4413      	add	r3, r2
 8008c02:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008c04:	697b      	ldr	r3, [r7, #20]
 8008c06:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008c08:	693b      	ldr	r3, [r7, #16]
 8008c0a:	685a      	ldr	r2, [r3, #4]
 8008c0c:	4b25      	ldr	r3, [pc, #148]	@ (8008ca4 <vPortFree+0xbc>)
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	4013      	ands	r3, r2
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d10b      	bne.n	8008c2e <vPortFree+0x46>
	__asm volatile
 8008c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c1a:	f383 8811 	msr	BASEPRI, r3
 8008c1e:	f3bf 8f6f 	isb	sy
 8008c22:	f3bf 8f4f 	dsb	sy
 8008c26:	60fb      	str	r3, [r7, #12]
}
 8008c28:	bf00      	nop
 8008c2a:	bf00      	nop
 8008c2c:	e7fd      	b.n	8008c2a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008c2e:	693b      	ldr	r3, [r7, #16]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d00b      	beq.n	8008c4e <vPortFree+0x66>
	__asm volatile
 8008c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c3a:	f383 8811 	msr	BASEPRI, r3
 8008c3e:	f3bf 8f6f 	isb	sy
 8008c42:	f3bf 8f4f 	dsb	sy
 8008c46:	60bb      	str	r3, [r7, #8]
}
 8008c48:	bf00      	nop
 8008c4a:	bf00      	nop
 8008c4c:	e7fd      	b.n	8008c4a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	685a      	ldr	r2, [r3, #4]
 8008c52:	4b14      	ldr	r3, [pc, #80]	@ (8008ca4 <vPortFree+0xbc>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	4013      	ands	r3, r2
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d01e      	beq.n	8008c9a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d11a      	bne.n	8008c9a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	685a      	ldr	r2, [r3, #4]
 8008c68:	4b0e      	ldr	r3, [pc, #56]	@ (8008ca4 <vPortFree+0xbc>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	43db      	mvns	r3, r3
 8008c6e:	401a      	ands	r2, r3
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008c74:	f7fe ffd6 	bl	8007c24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008c78:	693b      	ldr	r3, [r7, #16]
 8008c7a:	685a      	ldr	r2, [r3, #4]
 8008c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8008ca8 <vPortFree+0xc0>)
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	4413      	add	r3, r2
 8008c82:	4a09      	ldr	r2, [pc, #36]	@ (8008ca8 <vPortFree+0xc0>)
 8008c84:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008c86:	6938      	ldr	r0, [r7, #16]
 8008c88:	f000 f874 	bl	8008d74 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008c8c:	4b07      	ldr	r3, [pc, #28]	@ (8008cac <vPortFree+0xc4>)
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	3301      	adds	r3, #1
 8008c92:	4a06      	ldr	r2, [pc, #24]	@ (8008cac <vPortFree+0xc4>)
 8008c94:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008c96:	f7fe ffd3 	bl	8007c40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008c9a:	bf00      	nop
 8008c9c:	3718      	adds	r7, #24
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}
 8008ca2:	bf00      	nop
 8008ca4:	20004470 	.word	0x20004470
 8008ca8:	20004460 	.word	0x20004460
 8008cac:	2000446c 	.word	0x2000446c

08008cb0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b085      	sub	sp, #20
 8008cb4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008cb6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8008cba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008cbc:	4b27      	ldr	r3, [pc, #156]	@ (8008d5c <prvHeapInit+0xac>)
 8008cbe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	f003 0307 	and.w	r3, r3, #7
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d00c      	beq.n	8008ce4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	3307      	adds	r3, #7
 8008cce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f023 0307 	bic.w	r3, r3, #7
 8008cd6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008cd8:	68ba      	ldr	r2, [r7, #8]
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	1ad3      	subs	r3, r2, r3
 8008cde:	4a1f      	ldr	r2, [pc, #124]	@ (8008d5c <prvHeapInit+0xac>)
 8008ce0:	4413      	add	r3, r2
 8008ce2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008ce8:	4a1d      	ldr	r2, [pc, #116]	@ (8008d60 <prvHeapInit+0xb0>)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008cee:	4b1c      	ldr	r3, [pc, #112]	@ (8008d60 <prvHeapInit+0xb0>)
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	68ba      	ldr	r2, [r7, #8]
 8008cf8:	4413      	add	r3, r2
 8008cfa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008cfc:	2208      	movs	r2, #8
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	1a9b      	subs	r3, r3, r2
 8008d02:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	f023 0307 	bic.w	r3, r3, #7
 8008d0a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	4a15      	ldr	r2, [pc, #84]	@ (8008d64 <prvHeapInit+0xb4>)
 8008d10:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008d12:	4b14      	ldr	r3, [pc, #80]	@ (8008d64 <prvHeapInit+0xb4>)
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	2200      	movs	r2, #0
 8008d18:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008d1a:	4b12      	ldr	r3, [pc, #72]	@ (8008d64 <prvHeapInit+0xb4>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	68fa      	ldr	r2, [r7, #12]
 8008d2a:	1ad2      	subs	r2, r2, r3
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008d30:	4b0c      	ldr	r3, [pc, #48]	@ (8008d64 <prvHeapInit+0xb4>)
 8008d32:	681a      	ldr	r2, [r3, #0]
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	685b      	ldr	r3, [r3, #4]
 8008d3c:	4a0a      	ldr	r2, [pc, #40]	@ (8008d68 <prvHeapInit+0xb8>)
 8008d3e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	685b      	ldr	r3, [r3, #4]
 8008d44:	4a09      	ldr	r2, [pc, #36]	@ (8008d6c <prvHeapInit+0xbc>)
 8008d46:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008d48:	4b09      	ldr	r3, [pc, #36]	@ (8008d70 <prvHeapInit+0xc0>)
 8008d4a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008d4e:	601a      	str	r2, [r3, #0]
}
 8008d50:	bf00      	nop
 8008d52:	3714      	adds	r7, #20
 8008d54:	46bd      	mov	sp, r7
 8008d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5a:	4770      	bx	lr
 8008d5c:	20000854 	.word	0x20000854
 8008d60:	20004454 	.word	0x20004454
 8008d64:	2000445c 	.word	0x2000445c
 8008d68:	20004464 	.word	0x20004464
 8008d6c:	20004460 	.word	0x20004460
 8008d70:	20004470 	.word	0x20004470

08008d74 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008d74:	b480      	push	{r7}
 8008d76:	b085      	sub	sp, #20
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008d7c:	4b28      	ldr	r3, [pc, #160]	@ (8008e20 <prvInsertBlockIntoFreeList+0xac>)
 8008d7e:	60fb      	str	r3, [r7, #12]
 8008d80:	e002      	b.n	8008d88 <prvInsertBlockIntoFreeList+0x14>
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	60fb      	str	r3, [r7, #12]
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	687a      	ldr	r2, [r7, #4]
 8008d8e:	429a      	cmp	r2, r3
 8008d90:	d8f7      	bhi.n	8008d82 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	685b      	ldr	r3, [r3, #4]
 8008d9a:	68ba      	ldr	r2, [r7, #8]
 8008d9c:	4413      	add	r3, r2
 8008d9e:	687a      	ldr	r2, [r7, #4]
 8008da0:	429a      	cmp	r2, r3
 8008da2:	d108      	bne.n	8008db6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	685a      	ldr	r2, [r3, #4]
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	685b      	ldr	r3, [r3, #4]
 8008dac:	441a      	add	r2, r3
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	685b      	ldr	r3, [r3, #4]
 8008dbe:	68ba      	ldr	r2, [r7, #8]
 8008dc0:	441a      	add	r2, r3
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	429a      	cmp	r2, r3
 8008dc8:	d118      	bne.n	8008dfc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681a      	ldr	r2, [r3, #0]
 8008dce:	4b15      	ldr	r3, [pc, #84]	@ (8008e24 <prvInsertBlockIntoFreeList+0xb0>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	429a      	cmp	r2, r3
 8008dd4:	d00d      	beq.n	8008df2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	685a      	ldr	r2, [r3, #4]
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	441a      	add	r2, r3
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	681a      	ldr	r2, [r3, #0]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	601a      	str	r2, [r3, #0]
 8008df0:	e008      	b.n	8008e04 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008df2:	4b0c      	ldr	r3, [pc, #48]	@ (8008e24 <prvInsertBlockIntoFreeList+0xb0>)
 8008df4:	681a      	ldr	r2, [r3, #0]
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	601a      	str	r2, [r3, #0]
 8008dfa:	e003      	b.n	8008e04 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	681a      	ldr	r2, [r3, #0]
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008e04:	68fa      	ldr	r2, [r7, #12]
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	429a      	cmp	r2, r3
 8008e0a:	d002      	beq.n	8008e12 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	687a      	ldr	r2, [r7, #4]
 8008e10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008e12:	bf00      	nop
 8008e14:	3714      	adds	r7, #20
 8008e16:	46bd      	mov	sp, r7
 8008e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1c:	4770      	bx	lr
 8008e1e:	bf00      	nop
 8008e20:	20004454 	.word	0x20004454
 8008e24:	2000445c 	.word	0x2000445c

08008e28 <std>:
 8008e28:	2300      	movs	r3, #0
 8008e2a:	b510      	push	{r4, lr}
 8008e2c:	4604      	mov	r4, r0
 8008e2e:	e9c0 3300 	strd	r3, r3, [r0]
 8008e32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008e36:	6083      	str	r3, [r0, #8]
 8008e38:	8181      	strh	r1, [r0, #12]
 8008e3a:	6643      	str	r3, [r0, #100]	@ 0x64
 8008e3c:	81c2      	strh	r2, [r0, #14]
 8008e3e:	6183      	str	r3, [r0, #24]
 8008e40:	4619      	mov	r1, r3
 8008e42:	2208      	movs	r2, #8
 8008e44:	305c      	adds	r0, #92	@ 0x5c
 8008e46:	f000 fa09 	bl	800925c <memset>
 8008e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8008e80 <std+0x58>)
 8008e4c:	6263      	str	r3, [r4, #36]	@ 0x24
 8008e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8008e84 <std+0x5c>)
 8008e50:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008e52:	4b0d      	ldr	r3, [pc, #52]	@ (8008e88 <std+0x60>)
 8008e54:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008e56:	4b0d      	ldr	r3, [pc, #52]	@ (8008e8c <std+0x64>)
 8008e58:	6323      	str	r3, [r4, #48]	@ 0x30
 8008e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8008e90 <std+0x68>)
 8008e5c:	6224      	str	r4, [r4, #32]
 8008e5e:	429c      	cmp	r4, r3
 8008e60:	d006      	beq.n	8008e70 <std+0x48>
 8008e62:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008e66:	4294      	cmp	r4, r2
 8008e68:	d002      	beq.n	8008e70 <std+0x48>
 8008e6a:	33d0      	adds	r3, #208	@ 0xd0
 8008e6c:	429c      	cmp	r4, r3
 8008e6e:	d105      	bne.n	8008e7c <std+0x54>
 8008e70:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008e74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e78:	f000 bac6 	b.w	8009408 <__retarget_lock_init_recursive>
 8008e7c:	bd10      	pop	{r4, pc}
 8008e7e:	bf00      	nop
 8008e80:	080090ad 	.word	0x080090ad
 8008e84:	080090cf 	.word	0x080090cf
 8008e88:	08009107 	.word	0x08009107
 8008e8c:	0800912b 	.word	0x0800912b
 8008e90:	20004474 	.word	0x20004474

08008e94 <stdio_exit_handler>:
 8008e94:	4a02      	ldr	r2, [pc, #8]	@ (8008ea0 <stdio_exit_handler+0xc>)
 8008e96:	4903      	ldr	r1, [pc, #12]	@ (8008ea4 <stdio_exit_handler+0x10>)
 8008e98:	4803      	ldr	r0, [pc, #12]	@ (8008ea8 <stdio_exit_handler+0x14>)
 8008e9a:	f000 b869 	b.w	8008f70 <_fwalk_sglue>
 8008e9e:	bf00      	nop
 8008ea0:	20000010 	.word	0x20000010
 8008ea4:	08009ced 	.word	0x08009ced
 8008ea8:	20000020 	.word	0x20000020

08008eac <cleanup_stdio>:
 8008eac:	6841      	ldr	r1, [r0, #4]
 8008eae:	4b0c      	ldr	r3, [pc, #48]	@ (8008ee0 <cleanup_stdio+0x34>)
 8008eb0:	4299      	cmp	r1, r3
 8008eb2:	b510      	push	{r4, lr}
 8008eb4:	4604      	mov	r4, r0
 8008eb6:	d001      	beq.n	8008ebc <cleanup_stdio+0x10>
 8008eb8:	f000 ff18 	bl	8009cec <_fflush_r>
 8008ebc:	68a1      	ldr	r1, [r4, #8]
 8008ebe:	4b09      	ldr	r3, [pc, #36]	@ (8008ee4 <cleanup_stdio+0x38>)
 8008ec0:	4299      	cmp	r1, r3
 8008ec2:	d002      	beq.n	8008eca <cleanup_stdio+0x1e>
 8008ec4:	4620      	mov	r0, r4
 8008ec6:	f000 ff11 	bl	8009cec <_fflush_r>
 8008eca:	68e1      	ldr	r1, [r4, #12]
 8008ecc:	4b06      	ldr	r3, [pc, #24]	@ (8008ee8 <cleanup_stdio+0x3c>)
 8008ece:	4299      	cmp	r1, r3
 8008ed0:	d004      	beq.n	8008edc <cleanup_stdio+0x30>
 8008ed2:	4620      	mov	r0, r4
 8008ed4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ed8:	f000 bf08 	b.w	8009cec <_fflush_r>
 8008edc:	bd10      	pop	{r4, pc}
 8008ede:	bf00      	nop
 8008ee0:	20004474 	.word	0x20004474
 8008ee4:	200044dc 	.word	0x200044dc
 8008ee8:	20004544 	.word	0x20004544

08008eec <global_stdio_init.part.0>:
 8008eec:	b510      	push	{r4, lr}
 8008eee:	4b0b      	ldr	r3, [pc, #44]	@ (8008f1c <global_stdio_init.part.0+0x30>)
 8008ef0:	4c0b      	ldr	r4, [pc, #44]	@ (8008f20 <global_stdio_init.part.0+0x34>)
 8008ef2:	4a0c      	ldr	r2, [pc, #48]	@ (8008f24 <global_stdio_init.part.0+0x38>)
 8008ef4:	601a      	str	r2, [r3, #0]
 8008ef6:	4620      	mov	r0, r4
 8008ef8:	2200      	movs	r2, #0
 8008efa:	2104      	movs	r1, #4
 8008efc:	f7ff ff94 	bl	8008e28 <std>
 8008f00:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008f04:	2201      	movs	r2, #1
 8008f06:	2109      	movs	r1, #9
 8008f08:	f7ff ff8e 	bl	8008e28 <std>
 8008f0c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008f10:	2202      	movs	r2, #2
 8008f12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f16:	2112      	movs	r1, #18
 8008f18:	f7ff bf86 	b.w	8008e28 <std>
 8008f1c:	200045ac 	.word	0x200045ac
 8008f20:	20004474 	.word	0x20004474
 8008f24:	08008e95 	.word	0x08008e95

08008f28 <__sfp_lock_acquire>:
 8008f28:	4801      	ldr	r0, [pc, #4]	@ (8008f30 <__sfp_lock_acquire+0x8>)
 8008f2a:	f000 ba6e 	b.w	800940a <__retarget_lock_acquire_recursive>
 8008f2e:	bf00      	nop
 8008f30:	200045b5 	.word	0x200045b5

08008f34 <__sfp_lock_release>:
 8008f34:	4801      	ldr	r0, [pc, #4]	@ (8008f3c <__sfp_lock_release+0x8>)
 8008f36:	f000 ba69 	b.w	800940c <__retarget_lock_release_recursive>
 8008f3a:	bf00      	nop
 8008f3c:	200045b5 	.word	0x200045b5

08008f40 <__sinit>:
 8008f40:	b510      	push	{r4, lr}
 8008f42:	4604      	mov	r4, r0
 8008f44:	f7ff fff0 	bl	8008f28 <__sfp_lock_acquire>
 8008f48:	6a23      	ldr	r3, [r4, #32]
 8008f4a:	b11b      	cbz	r3, 8008f54 <__sinit+0x14>
 8008f4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f50:	f7ff bff0 	b.w	8008f34 <__sfp_lock_release>
 8008f54:	4b04      	ldr	r3, [pc, #16]	@ (8008f68 <__sinit+0x28>)
 8008f56:	6223      	str	r3, [r4, #32]
 8008f58:	4b04      	ldr	r3, [pc, #16]	@ (8008f6c <__sinit+0x2c>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d1f5      	bne.n	8008f4c <__sinit+0xc>
 8008f60:	f7ff ffc4 	bl	8008eec <global_stdio_init.part.0>
 8008f64:	e7f2      	b.n	8008f4c <__sinit+0xc>
 8008f66:	bf00      	nop
 8008f68:	08008ead 	.word	0x08008ead
 8008f6c:	200045ac 	.word	0x200045ac

08008f70 <_fwalk_sglue>:
 8008f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f74:	4607      	mov	r7, r0
 8008f76:	4688      	mov	r8, r1
 8008f78:	4614      	mov	r4, r2
 8008f7a:	2600      	movs	r6, #0
 8008f7c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008f80:	f1b9 0901 	subs.w	r9, r9, #1
 8008f84:	d505      	bpl.n	8008f92 <_fwalk_sglue+0x22>
 8008f86:	6824      	ldr	r4, [r4, #0]
 8008f88:	2c00      	cmp	r4, #0
 8008f8a:	d1f7      	bne.n	8008f7c <_fwalk_sglue+0xc>
 8008f8c:	4630      	mov	r0, r6
 8008f8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f92:	89ab      	ldrh	r3, [r5, #12]
 8008f94:	2b01      	cmp	r3, #1
 8008f96:	d907      	bls.n	8008fa8 <_fwalk_sglue+0x38>
 8008f98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008f9c:	3301      	adds	r3, #1
 8008f9e:	d003      	beq.n	8008fa8 <_fwalk_sglue+0x38>
 8008fa0:	4629      	mov	r1, r5
 8008fa2:	4638      	mov	r0, r7
 8008fa4:	47c0      	blx	r8
 8008fa6:	4306      	orrs	r6, r0
 8008fa8:	3568      	adds	r5, #104	@ 0x68
 8008faa:	e7e9      	b.n	8008f80 <_fwalk_sglue+0x10>

08008fac <_puts_r>:
 8008fac:	6a03      	ldr	r3, [r0, #32]
 8008fae:	b570      	push	{r4, r5, r6, lr}
 8008fb0:	6884      	ldr	r4, [r0, #8]
 8008fb2:	4605      	mov	r5, r0
 8008fb4:	460e      	mov	r6, r1
 8008fb6:	b90b      	cbnz	r3, 8008fbc <_puts_r+0x10>
 8008fb8:	f7ff ffc2 	bl	8008f40 <__sinit>
 8008fbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008fbe:	07db      	lsls	r3, r3, #31
 8008fc0:	d405      	bmi.n	8008fce <_puts_r+0x22>
 8008fc2:	89a3      	ldrh	r3, [r4, #12]
 8008fc4:	0598      	lsls	r0, r3, #22
 8008fc6:	d402      	bmi.n	8008fce <_puts_r+0x22>
 8008fc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008fca:	f000 fa1e 	bl	800940a <__retarget_lock_acquire_recursive>
 8008fce:	89a3      	ldrh	r3, [r4, #12]
 8008fd0:	0719      	lsls	r1, r3, #28
 8008fd2:	d502      	bpl.n	8008fda <_puts_r+0x2e>
 8008fd4:	6923      	ldr	r3, [r4, #16]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d135      	bne.n	8009046 <_puts_r+0x9a>
 8008fda:	4621      	mov	r1, r4
 8008fdc:	4628      	mov	r0, r5
 8008fde:	f000 f8e7 	bl	80091b0 <__swsetup_r>
 8008fe2:	b380      	cbz	r0, 8009046 <_puts_r+0x9a>
 8008fe4:	f04f 35ff 	mov.w	r5, #4294967295
 8008fe8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008fea:	07da      	lsls	r2, r3, #31
 8008fec:	d405      	bmi.n	8008ffa <_puts_r+0x4e>
 8008fee:	89a3      	ldrh	r3, [r4, #12]
 8008ff0:	059b      	lsls	r3, r3, #22
 8008ff2:	d402      	bmi.n	8008ffa <_puts_r+0x4e>
 8008ff4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008ff6:	f000 fa09 	bl	800940c <__retarget_lock_release_recursive>
 8008ffa:	4628      	mov	r0, r5
 8008ffc:	bd70      	pop	{r4, r5, r6, pc}
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	da04      	bge.n	800900c <_puts_r+0x60>
 8009002:	69a2      	ldr	r2, [r4, #24]
 8009004:	429a      	cmp	r2, r3
 8009006:	dc17      	bgt.n	8009038 <_puts_r+0x8c>
 8009008:	290a      	cmp	r1, #10
 800900a:	d015      	beq.n	8009038 <_puts_r+0x8c>
 800900c:	6823      	ldr	r3, [r4, #0]
 800900e:	1c5a      	adds	r2, r3, #1
 8009010:	6022      	str	r2, [r4, #0]
 8009012:	7019      	strb	r1, [r3, #0]
 8009014:	68a3      	ldr	r3, [r4, #8]
 8009016:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800901a:	3b01      	subs	r3, #1
 800901c:	60a3      	str	r3, [r4, #8]
 800901e:	2900      	cmp	r1, #0
 8009020:	d1ed      	bne.n	8008ffe <_puts_r+0x52>
 8009022:	2b00      	cmp	r3, #0
 8009024:	da11      	bge.n	800904a <_puts_r+0x9e>
 8009026:	4622      	mov	r2, r4
 8009028:	210a      	movs	r1, #10
 800902a:	4628      	mov	r0, r5
 800902c:	f000 f881 	bl	8009132 <__swbuf_r>
 8009030:	3001      	adds	r0, #1
 8009032:	d0d7      	beq.n	8008fe4 <_puts_r+0x38>
 8009034:	250a      	movs	r5, #10
 8009036:	e7d7      	b.n	8008fe8 <_puts_r+0x3c>
 8009038:	4622      	mov	r2, r4
 800903a:	4628      	mov	r0, r5
 800903c:	f000 f879 	bl	8009132 <__swbuf_r>
 8009040:	3001      	adds	r0, #1
 8009042:	d1e7      	bne.n	8009014 <_puts_r+0x68>
 8009044:	e7ce      	b.n	8008fe4 <_puts_r+0x38>
 8009046:	3e01      	subs	r6, #1
 8009048:	e7e4      	b.n	8009014 <_puts_r+0x68>
 800904a:	6823      	ldr	r3, [r4, #0]
 800904c:	1c5a      	adds	r2, r3, #1
 800904e:	6022      	str	r2, [r4, #0]
 8009050:	220a      	movs	r2, #10
 8009052:	701a      	strb	r2, [r3, #0]
 8009054:	e7ee      	b.n	8009034 <_puts_r+0x88>
	...

08009058 <puts>:
 8009058:	4b02      	ldr	r3, [pc, #8]	@ (8009064 <puts+0xc>)
 800905a:	4601      	mov	r1, r0
 800905c:	6818      	ldr	r0, [r3, #0]
 800905e:	f7ff bfa5 	b.w	8008fac <_puts_r>
 8009062:	bf00      	nop
 8009064:	2000001c 	.word	0x2000001c

08009068 <siprintf>:
 8009068:	b40e      	push	{r1, r2, r3}
 800906a:	b510      	push	{r4, lr}
 800906c:	b09d      	sub	sp, #116	@ 0x74
 800906e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009070:	9002      	str	r0, [sp, #8]
 8009072:	9006      	str	r0, [sp, #24]
 8009074:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009078:	480a      	ldr	r0, [pc, #40]	@ (80090a4 <siprintf+0x3c>)
 800907a:	9107      	str	r1, [sp, #28]
 800907c:	9104      	str	r1, [sp, #16]
 800907e:	490a      	ldr	r1, [pc, #40]	@ (80090a8 <siprintf+0x40>)
 8009080:	f853 2b04 	ldr.w	r2, [r3], #4
 8009084:	9105      	str	r1, [sp, #20]
 8009086:	2400      	movs	r4, #0
 8009088:	a902      	add	r1, sp, #8
 800908a:	6800      	ldr	r0, [r0, #0]
 800908c:	9301      	str	r3, [sp, #4]
 800908e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009090:	f000 fb20 	bl	80096d4 <_svfiprintf_r>
 8009094:	9b02      	ldr	r3, [sp, #8]
 8009096:	701c      	strb	r4, [r3, #0]
 8009098:	b01d      	add	sp, #116	@ 0x74
 800909a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800909e:	b003      	add	sp, #12
 80090a0:	4770      	bx	lr
 80090a2:	bf00      	nop
 80090a4:	2000001c 	.word	0x2000001c
 80090a8:	ffff0208 	.word	0xffff0208

080090ac <__sread>:
 80090ac:	b510      	push	{r4, lr}
 80090ae:	460c      	mov	r4, r1
 80090b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090b4:	f000 f95a 	bl	800936c <_read_r>
 80090b8:	2800      	cmp	r0, #0
 80090ba:	bfab      	itete	ge
 80090bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80090be:	89a3      	ldrhlt	r3, [r4, #12]
 80090c0:	181b      	addge	r3, r3, r0
 80090c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80090c6:	bfac      	ite	ge
 80090c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80090ca:	81a3      	strhlt	r3, [r4, #12]
 80090cc:	bd10      	pop	{r4, pc}

080090ce <__swrite>:
 80090ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090d2:	461f      	mov	r7, r3
 80090d4:	898b      	ldrh	r3, [r1, #12]
 80090d6:	05db      	lsls	r3, r3, #23
 80090d8:	4605      	mov	r5, r0
 80090da:	460c      	mov	r4, r1
 80090dc:	4616      	mov	r6, r2
 80090de:	d505      	bpl.n	80090ec <__swrite+0x1e>
 80090e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090e4:	2302      	movs	r3, #2
 80090e6:	2200      	movs	r2, #0
 80090e8:	f000 f92e 	bl	8009348 <_lseek_r>
 80090ec:	89a3      	ldrh	r3, [r4, #12]
 80090ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80090f6:	81a3      	strh	r3, [r4, #12]
 80090f8:	4632      	mov	r2, r6
 80090fa:	463b      	mov	r3, r7
 80090fc:	4628      	mov	r0, r5
 80090fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009102:	f000 b945 	b.w	8009390 <_write_r>

08009106 <__sseek>:
 8009106:	b510      	push	{r4, lr}
 8009108:	460c      	mov	r4, r1
 800910a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800910e:	f000 f91b 	bl	8009348 <_lseek_r>
 8009112:	1c43      	adds	r3, r0, #1
 8009114:	89a3      	ldrh	r3, [r4, #12]
 8009116:	bf15      	itete	ne
 8009118:	6560      	strne	r0, [r4, #84]	@ 0x54
 800911a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800911e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009122:	81a3      	strheq	r3, [r4, #12]
 8009124:	bf18      	it	ne
 8009126:	81a3      	strhne	r3, [r4, #12]
 8009128:	bd10      	pop	{r4, pc}

0800912a <__sclose>:
 800912a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800912e:	f000 b89d 	b.w	800926c <_close_r>

08009132 <__swbuf_r>:
 8009132:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009134:	460e      	mov	r6, r1
 8009136:	4614      	mov	r4, r2
 8009138:	4605      	mov	r5, r0
 800913a:	b118      	cbz	r0, 8009144 <__swbuf_r+0x12>
 800913c:	6a03      	ldr	r3, [r0, #32]
 800913e:	b90b      	cbnz	r3, 8009144 <__swbuf_r+0x12>
 8009140:	f7ff fefe 	bl	8008f40 <__sinit>
 8009144:	69a3      	ldr	r3, [r4, #24]
 8009146:	60a3      	str	r3, [r4, #8]
 8009148:	89a3      	ldrh	r3, [r4, #12]
 800914a:	071a      	lsls	r2, r3, #28
 800914c:	d501      	bpl.n	8009152 <__swbuf_r+0x20>
 800914e:	6923      	ldr	r3, [r4, #16]
 8009150:	b943      	cbnz	r3, 8009164 <__swbuf_r+0x32>
 8009152:	4621      	mov	r1, r4
 8009154:	4628      	mov	r0, r5
 8009156:	f000 f82b 	bl	80091b0 <__swsetup_r>
 800915a:	b118      	cbz	r0, 8009164 <__swbuf_r+0x32>
 800915c:	f04f 37ff 	mov.w	r7, #4294967295
 8009160:	4638      	mov	r0, r7
 8009162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009164:	6823      	ldr	r3, [r4, #0]
 8009166:	6922      	ldr	r2, [r4, #16]
 8009168:	1a98      	subs	r0, r3, r2
 800916a:	6963      	ldr	r3, [r4, #20]
 800916c:	b2f6      	uxtb	r6, r6
 800916e:	4283      	cmp	r3, r0
 8009170:	4637      	mov	r7, r6
 8009172:	dc05      	bgt.n	8009180 <__swbuf_r+0x4e>
 8009174:	4621      	mov	r1, r4
 8009176:	4628      	mov	r0, r5
 8009178:	f000 fdb8 	bl	8009cec <_fflush_r>
 800917c:	2800      	cmp	r0, #0
 800917e:	d1ed      	bne.n	800915c <__swbuf_r+0x2a>
 8009180:	68a3      	ldr	r3, [r4, #8]
 8009182:	3b01      	subs	r3, #1
 8009184:	60a3      	str	r3, [r4, #8]
 8009186:	6823      	ldr	r3, [r4, #0]
 8009188:	1c5a      	adds	r2, r3, #1
 800918a:	6022      	str	r2, [r4, #0]
 800918c:	701e      	strb	r6, [r3, #0]
 800918e:	6962      	ldr	r2, [r4, #20]
 8009190:	1c43      	adds	r3, r0, #1
 8009192:	429a      	cmp	r2, r3
 8009194:	d004      	beq.n	80091a0 <__swbuf_r+0x6e>
 8009196:	89a3      	ldrh	r3, [r4, #12]
 8009198:	07db      	lsls	r3, r3, #31
 800919a:	d5e1      	bpl.n	8009160 <__swbuf_r+0x2e>
 800919c:	2e0a      	cmp	r6, #10
 800919e:	d1df      	bne.n	8009160 <__swbuf_r+0x2e>
 80091a0:	4621      	mov	r1, r4
 80091a2:	4628      	mov	r0, r5
 80091a4:	f000 fda2 	bl	8009cec <_fflush_r>
 80091a8:	2800      	cmp	r0, #0
 80091aa:	d0d9      	beq.n	8009160 <__swbuf_r+0x2e>
 80091ac:	e7d6      	b.n	800915c <__swbuf_r+0x2a>
	...

080091b0 <__swsetup_r>:
 80091b0:	b538      	push	{r3, r4, r5, lr}
 80091b2:	4b29      	ldr	r3, [pc, #164]	@ (8009258 <__swsetup_r+0xa8>)
 80091b4:	4605      	mov	r5, r0
 80091b6:	6818      	ldr	r0, [r3, #0]
 80091b8:	460c      	mov	r4, r1
 80091ba:	b118      	cbz	r0, 80091c4 <__swsetup_r+0x14>
 80091bc:	6a03      	ldr	r3, [r0, #32]
 80091be:	b90b      	cbnz	r3, 80091c4 <__swsetup_r+0x14>
 80091c0:	f7ff febe 	bl	8008f40 <__sinit>
 80091c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091c8:	0719      	lsls	r1, r3, #28
 80091ca:	d422      	bmi.n	8009212 <__swsetup_r+0x62>
 80091cc:	06da      	lsls	r2, r3, #27
 80091ce:	d407      	bmi.n	80091e0 <__swsetup_r+0x30>
 80091d0:	2209      	movs	r2, #9
 80091d2:	602a      	str	r2, [r5, #0]
 80091d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091d8:	81a3      	strh	r3, [r4, #12]
 80091da:	f04f 30ff 	mov.w	r0, #4294967295
 80091de:	e033      	b.n	8009248 <__swsetup_r+0x98>
 80091e0:	0758      	lsls	r0, r3, #29
 80091e2:	d512      	bpl.n	800920a <__swsetup_r+0x5a>
 80091e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091e6:	b141      	cbz	r1, 80091fa <__swsetup_r+0x4a>
 80091e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091ec:	4299      	cmp	r1, r3
 80091ee:	d002      	beq.n	80091f6 <__swsetup_r+0x46>
 80091f0:	4628      	mov	r0, r5
 80091f2:	f000 f91b 	bl	800942c <_free_r>
 80091f6:	2300      	movs	r3, #0
 80091f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80091fa:	89a3      	ldrh	r3, [r4, #12]
 80091fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009200:	81a3      	strh	r3, [r4, #12]
 8009202:	2300      	movs	r3, #0
 8009204:	6063      	str	r3, [r4, #4]
 8009206:	6923      	ldr	r3, [r4, #16]
 8009208:	6023      	str	r3, [r4, #0]
 800920a:	89a3      	ldrh	r3, [r4, #12]
 800920c:	f043 0308 	orr.w	r3, r3, #8
 8009210:	81a3      	strh	r3, [r4, #12]
 8009212:	6923      	ldr	r3, [r4, #16]
 8009214:	b94b      	cbnz	r3, 800922a <__swsetup_r+0x7a>
 8009216:	89a3      	ldrh	r3, [r4, #12]
 8009218:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800921c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009220:	d003      	beq.n	800922a <__swsetup_r+0x7a>
 8009222:	4621      	mov	r1, r4
 8009224:	4628      	mov	r0, r5
 8009226:	f000 fdaf 	bl	8009d88 <__smakebuf_r>
 800922a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800922e:	f013 0201 	ands.w	r2, r3, #1
 8009232:	d00a      	beq.n	800924a <__swsetup_r+0x9a>
 8009234:	2200      	movs	r2, #0
 8009236:	60a2      	str	r2, [r4, #8]
 8009238:	6962      	ldr	r2, [r4, #20]
 800923a:	4252      	negs	r2, r2
 800923c:	61a2      	str	r2, [r4, #24]
 800923e:	6922      	ldr	r2, [r4, #16]
 8009240:	b942      	cbnz	r2, 8009254 <__swsetup_r+0xa4>
 8009242:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009246:	d1c5      	bne.n	80091d4 <__swsetup_r+0x24>
 8009248:	bd38      	pop	{r3, r4, r5, pc}
 800924a:	0799      	lsls	r1, r3, #30
 800924c:	bf58      	it	pl
 800924e:	6962      	ldrpl	r2, [r4, #20]
 8009250:	60a2      	str	r2, [r4, #8]
 8009252:	e7f4      	b.n	800923e <__swsetup_r+0x8e>
 8009254:	2000      	movs	r0, #0
 8009256:	e7f7      	b.n	8009248 <__swsetup_r+0x98>
 8009258:	2000001c 	.word	0x2000001c

0800925c <memset>:
 800925c:	4402      	add	r2, r0
 800925e:	4603      	mov	r3, r0
 8009260:	4293      	cmp	r3, r2
 8009262:	d100      	bne.n	8009266 <memset+0xa>
 8009264:	4770      	bx	lr
 8009266:	f803 1b01 	strb.w	r1, [r3], #1
 800926a:	e7f9      	b.n	8009260 <memset+0x4>

0800926c <_close_r>:
 800926c:	b538      	push	{r3, r4, r5, lr}
 800926e:	4d06      	ldr	r5, [pc, #24]	@ (8009288 <_close_r+0x1c>)
 8009270:	2300      	movs	r3, #0
 8009272:	4604      	mov	r4, r0
 8009274:	4608      	mov	r0, r1
 8009276:	602b      	str	r3, [r5, #0]
 8009278:	f7f7 fe89 	bl	8000f8e <_close>
 800927c:	1c43      	adds	r3, r0, #1
 800927e:	d102      	bne.n	8009286 <_close_r+0x1a>
 8009280:	682b      	ldr	r3, [r5, #0]
 8009282:	b103      	cbz	r3, 8009286 <_close_r+0x1a>
 8009284:	6023      	str	r3, [r4, #0]
 8009286:	bd38      	pop	{r3, r4, r5, pc}
 8009288:	200045b0 	.word	0x200045b0

0800928c <_reclaim_reent>:
 800928c:	4b2d      	ldr	r3, [pc, #180]	@ (8009344 <_reclaim_reent+0xb8>)
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	4283      	cmp	r3, r0
 8009292:	b570      	push	{r4, r5, r6, lr}
 8009294:	4604      	mov	r4, r0
 8009296:	d053      	beq.n	8009340 <_reclaim_reent+0xb4>
 8009298:	69c3      	ldr	r3, [r0, #28]
 800929a:	b31b      	cbz	r3, 80092e4 <_reclaim_reent+0x58>
 800929c:	68db      	ldr	r3, [r3, #12]
 800929e:	b163      	cbz	r3, 80092ba <_reclaim_reent+0x2e>
 80092a0:	2500      	movs	r5, #0
 80092a2:	69e3      	ldr	r3, [r4, #28]
 80092a4:	68db      	ldr	r3, [r3, #12]
 80092a6:	5959      	ldr	r1, [r3, r5]
 80092a8:	b9b1      	cbnz	r1, 80092d8 <_reclaim_reent+0x4c>
 80092aa:	3504      	adds	r5, #4
 80092ac:	2d80      	cmp	r5, #128	@ 0x80
 80092ae:	d1f8      	bne.n	80092a2 <_reclaim_reent+0x16>
 80092b0:	69e3      	ldr	r3, [r4, #28]
 80092b2:	4620      	mov	r0, r4
 80092b4:	68d9      	ldr	r1, [r3, #12]
 80092b6:	f000 f8b9 	bl	800942c <_free_r>
 80092ba:	69e3      	ldr	r3, [r4, #28]
 80092bc:	6819      	ldr	r1, [r3, #0]
 80092be:	b111      	cbz	r1, 80092c6 <_reclaim_reent+0x3a>
 80092c0:	4620      	mov	r0, r4
 80092c2:	f000 f8b3 	bl	800942c <_free_r>
 80092c6:	69e3      	ldr	r3, [r4, #28]
 80092c8:	689d      	ldr	r5, [r3, #8]
 80092ca:	b15d      	cbz	r5, 80092e4 <_reclaim_reent+0x58>
 80092cc:	4629      	mov	r1, r5
 80092ce:	4620      	mov	r0, r4
 80092d0:	682d      	ldr	r5, [r5, #0]
 80092d2:	f000 f8ab 	bl	800942c <_free_r>
 80092d6:	e7f8      	b.n	80092ca <_reclaim_reent+0x3e>
 80092d8:	680e      	ldr	r6, [r1, #0]
 80092da:	4620      	mov	r0, r4
 80092dc:	f000 f8a6 	bl	800942c <_free_r>
 80092e0:	4631      	mov	r1, r6
 80092e2:	e7e1      	b.n	80092a8 <_reclaim_reent+0x1c>
 80092e4:	6961      	ldr	r1, [r4, #20]
 80092e6:	b111      	cbz	r1, 80092ee <_reclaim_reent+0x62>
 80092e8:	4620      	mov	r0, r4
 80092ea:	f000 f89f 	bl	800942c <_free_r>
 80092ee:	69e1      	ldr	r1, [r4, #28]
 80092f0:	b111      	cbz	r1, 80092f8 <_reclaim_reent+0x6c>
 80092f2:	4620      	mov	r0, r4
 80092f4:	f000 f89a 	bl	800942c <_free_r>
 80092f8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80092fa:	b111      	cbz	r1, 8009302 <_reclaim_reent+0x76>
 80092fc:	4620      	mov	r0, r4
 80092fe:	f000 f895 	bl	800942c <_free_r>
 8009302:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009304:	b111      	cbz	r1, 800930c <_reclaim_reent+0x80>
 8009306:	4620      	mov	r0, r4
 8009308:	f000 f890 	bl	800942c <_free_r>
 800930c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800930e:	b111      	cbz	r1, 8009316 <_reclaim_reent+0x8a>
 8009310:	4620      	mov	r0, r4
 8009312:	f000 f88b 	bl	800942c <_free_r>
 8009316:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009318:	b111      	cbz	r1, 8009320 <_reclaim_reent+0x94>
 800931a:	4620      	mov	r0, r4
 800931c:	f000 f886 	bl	800942c <_free_r>
 8009320:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009322:	b111      	cbz	r1, 800932a <_reclaim_reent+0x9e>
 8009324:	4620      	mov	r0, r4
 8009326:	f000 f881 	bl	800942c <_free_r>
 800932a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800932c:	b111      	cbz	r1, 8009334 <_reclaim_reent+0xa8>
 800932e:	4620      	mov	r0, r4
 8009330:	f000 f87c 	bl	800942c <_free_r>
 8009334:	6a23      	ldr	r3, [r4, #32]
 8009336:	b11b      	cbz	r3, 8009340 <_reclaim_reent+0xb4>
 8009338:	4620      	mov	r0, r4
 800933a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800933e:	4718      	bx	r3
 8009340:	bd70      	pop	{r4, r5, r6, pc}
 8009342:	bf00      	nop
 8009344:	2000001c 	.word	0x2000001c

08009348 <_lseek_r>:
 8009348:	b538      	push	{r3, r4, r5, lr}
 800934a:	4d07      	ldr	r5, [pc, #28]	@ (8009368 <_lseek_r+0x20>)
 800934c:	4604      	mov	r4, r0
 800934e:	4608      	mov	r0, r1
 8009350:	4611      	mov	r1, r2
 8009352:	2200      	movs	r2, #0
 8009354:	602a      	str	r2, [r5, #0]
 8009356:	461a      	mov	r2, r3
 8009358:	f7f7 fe40 	bl	8000fdc <_lseek>
 800935c:	1c43      	adds	r3, r0, #1
 800935e:	d102      	bne.n	8009366 <_lseek_r+0x1e>
 8009360:	682b      	ldr	r3, [r5, #0]
 8009362:	b103      	cbz	r3, 8009366 <_lseek_r+0x1e>
 8009364:	6023      	str	r3, [r4, #0]
 8009366:	bd38      	pop	{r3, r4, r5, pc}
 8009368:	200045b0 	.word	0x200045b0

0800936c <_read_r>:
 800936c:	b538      	push	{r3, r4, r5, lr}
 800936e:	4d07      	ldr	r5, [pc, #28]	@ (800938c <_read_r+0x20>)
 8009370:	4604      	mov	r4, r0
 8009372:	4608      	mov	r0, r1
 8009374:	4611      	mov	r1, r2
 8009376:	2200      	movs	r2, #0
 8009378:	602a      	str	r2, [r5, #0]
 800937a:	461a      	mov	r2, r3
 800937c:	f7f7 fdea 	bl	8000f54 <_read>
 8009380:	1c43      	adds	r3, r0, #1
 8009382:	d102      	bne.n	800938a <_read_r+0x1e>
 8009384:	682b      	ldr	r3, [r5, #0]
 8009386:	b103      	cbz	r3, 800938a <_read_r+0x1e>
 8009388:	6023      	str	r3, [r4, #0]
 800938a:	bd38      	pop	{r3, r4, r5, pc}
 800938c:	200045b0 	.word	0x200045b0

08009390 <_write_r>:
 8009390:	b538      	push	{r3, r4, r5, lr}
 8009392:	4d07      	ldr	r5, [pc, #28]	@ (80093b0 <_write_r+0x20>)
 8009394:	4604      	mov	r4, r0
 8009396:	4608      	mov	r0, r1
 8009398:	4611      	mov	r1, r2
 800939a:	2200      	movs	r2, #0
 800939c:	602a      	str	r2, [r5, #0]
 800939e:	461a      	mov	r2, r3
 80093a0:	f7f7 fb33 	bl	8000a0a <_write>
 80093a4:	1c43      	adds	r3, r0, #1
 80093a6:	d102      	bne.n	80093ae <_write_r+0x1e>
 80093a8:	682b      	ldr	r3, [r5, #0]
 80093aa:	b103      	cbz	r3, 80093ae <_write_r+0x1e>
 80093ac:	6023      	str	r3, [r4, #0]
 80093ae:	bd38      	pop	{r3, r4, r5, pc}
 80093b0:	200045b0 	.word	0x200045b0

080093b4 <__errno>:
 80093b4:	4b01      	ldr	r3, [pc, #4]	@ (80093bc <__errno+0x8>)
 80093b6:	6818      	ldr	r0, [r3, #0]
 80093b8:	4770      	bx	lr
 80093ba:	bf00      	nop
 80093bc:	2000001c 	.word	0x2000001c

080093c0 <__libc_init_array>:
 80093c0:	b570      	push	{r4, r5, r6, lr}
 80093c2:	4d0d      	ldr	r5, [pc, #52]	@ (80093f8 <__libc_init_array+0x38>)
 80093c4:	4c0d      	ldr	r4, [pc, #52]	@ (80093fc <__libc_init_array+0x3c>)
 80093c6:	1b64      	subs	r4, r4, r5
 80093c8:	10a4      	asrs	r4, r4, #2
 80093ca:	2600      	movs	r6, #0
 80093cc:	42a6      	cmp	r6, r4
 80093ce:	d109      	bne.n	80093e4 <__libc_init_array+0x24>
 80093d0:	4d0b      	ldr	r5, [pc, #44]	@ (8009400 <__libc_init_array+0x40>)
 80093d2:	4c0c      	ldr	r4, [pc, #48]	@ (8009404 <__libc_init_array+0x44>)
 80093d4:	f000 fd96 	bl	8009f04 <_init>
 80093d8:	1b64      	subs	r4, r4, r5
 80093da:	10a4      	asrs	r4, r4, #2
 80093dc:	2600      	movs	r6, #0
 80093de:	42a6      	cmp	r6, r4
 80093e0:	d105      	bne.n	80093ee <__libc_init_array+0x2e>
 80093e2:	bd70      	pop	{r4, r5, r6, pc}
 80093e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80093e8:	4798      	blx	r3
 80093ea:	3601      	adds	r6, #1
 80093ec:	e7ee      	b.n	80093cc <__libc_init_array+0xc>
 80093ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80093f2:	4798      	blx	r3
 80093f4:	3601      	adds	r6, #1
 80093f6:	e7f2      	b.n	80093de <__libc_init_array+0x1e>
 80093f8:	0800a15c 	.word	0x0800a15c
 80093fc:	0800a15c 	.word	0x0800a15c
 8009400:	0800a15c 	.word	0x0800a15c
 8009404:	0800a160 	.word	0x0800a160

08009408 <__retarget_lock_init_recursive>:
 8009408:	4770      	bx	lr

0800940a <__retarget_lock_acquire_recursive>:
 800940a:	4770      	bx	lr

0800940c <__retarget_lock_release_recursive>:
 800940c:	4770      	bx	lr

0800940e <memcpy>:
 800940e:	440a      	add	r2, r1
 8009410:	4291      	cmp	r1, r2
 8009412:	f100 33ff 	add.w	r3, r0, #4294967295
 8009416:	d100      	bne.n	800941a <memcpy+0xc>
 8009418:	4770      	bx	lr
 800941a:	b510      	push	{r4, lr}
 800941c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009420:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009424:	4291      	cmp	r1, r2
 8009426:	d1f9      	bne.n	800941c <memcpy+0xe>
 8009428:	bd10      	pop	{r4, pc}
	...

0800942c <_free_r>:
 800942c:	b538      	push	{r3, r4, r5, lr}
 800942e:	4605      	mov	r5, r0
 8009430:	2900      	cmp	r1, #0
 8009432:	d041      	beq.n	80094b8 <_free_r+0x8c>
 8009434:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009438:	1f0c      	subs	r4, r1, #4
 800943a:	2b00      	cmp	r3, #0
 800943c:	bfb8      	it	lt
 800943e:	18e4      	addlt	r4, r4, r3
 8009440:	f000 f8e0 	bl	8009604 <__malloc_lock>
 8009444:	4a1d      	ldr	r2, [pc, #116]	@ (80094bc <_free_r+0x90>)
 8009446:	6813      	ldr	r3, [r2, #0]
 8009448:	b933      	cbnz	r3, 8009458 <_free_r+0x2c>
 800944a:	6063      	str	r3, [r4, #4]
 800944c:	6014      	str	r4, [r2, #0]
 800944e:	4628      	mov	r0, r5
 8009450:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009454:	f000 b8dc 	b.w	8009610 <__malloc_unlock>
 8009458:	42a3      	cmp	r3, r4
 800945a:	d908      	bls.n	800946e <_free_r+0x42>
 800945c:	6820      	ldr	r0, [r4, #0]
 800945e:	1821      	adds	r1, r4, r0
 8009460:	428b      	cmp	r3, r1
 8009462:	bf01      	itttt	eq
 8009464:	6819      	ldreq	r1, [r3, #0]
 8009466:	685b      	ldreq	r3, [r3, #4]
 8009468:	1809      	addeq	r1, r1, r0
 800946a:	6021      	streq	r1, [r4, #0]
 800946c:	e7ed      	b.n	800944a <_free_r+0x1e>
 800946e:	461a      	mov	r2, r3
 8009470:	685b      	ldr	r3, [r3, #4]
 8009472:	b10b      	cbz	r3, 8009478 <_free_r+0x4c>
 8009474:	42a3      	cmp	r3, r4
 8009476:	d9fa      	bls.n	800946e <_free_r+0x42>
 8009478:	6811      	ldr	r1, [r2, #0]
 800947a:	1850      	adds	r0, r2, r1
 800947c:	42a0      	cmp	r0, r4
 800947e:	d10b      	bne.n	8009498 <_free_r+0x6c>
 8009480:	6820      	ldr	r0, [r4, #0]
 8009482:	4401      	add	r1, r0
 8009484:	1850      	adds	r0, r2, r1
 8009486:	4283      	cmp	r3, r0
 8009488:	6011      	str	r1, [r2, #0]
 800948a:	d1e0      	bne.n	800944e <_free_r+0x22>
 800948c:	6818      	ldr	r0, [r3, #0]
 800948e:	685b      	ldr	r3, [r3, #4]
 8009490:	6053      	str	r3, [r2, #4]
 8009492:	4408      	add	r0, r1
 8009494:	6010      	str	r0, [r2, #0]
 8009496:	e7da      	b.n	800944e <_free_r+0x22>
 8009498:	d902      	bls.n	80094a0 <_free_r+0x74>
 800949a:	230c      	movs	r3, #12
 800949c:	602b      	str	r3, [r5, #0]
 800949e:	e7d6      	b.n	800944e <_free_r+0x22>
 80094a0:	6820      	ldr	r0, [r4, #0]
 80094a2:	1821      	adds	r1, r4, r0
 80094a4:	428b      	cmp	r3, r1
 80094a6:	bf04      	itt	eq
 80094a8:	6819      	ldreq	r1, [r3, #0]
 80094aa:	685b      	ldreq	r3, [r3, #4]
 80094ac:	6063      	str	r3, [r4, #4]
 80094ae:	bf04      	itt	eq
 80094b0:	1809      	addeq	r1, r1, r0
 80094b2:	6021      	streq	r1, [r4, #0]
 80094b4:	6054      	str	r4, [r2, #4]
 80094b6:	e7ca      	b.n	800944e <_free_r+0x22>
 80094b8:	bd38      	pop	{r3, r4, r5, pc}
 80094ba:	bf00      	nop
 80094bc:	200045bc 	.word	0x200045bc

080094c0 <sbrk_aligned>:
 80094c0:	b570      	push	{r4, r5, r6, lr}
 80094c2:	4e0f      	ldr	r6, [pc, #60]	@ (8009500 <sbrk_aligned+0x40>)
 80094c4:	460c      	mov	r4, r1
 80094c6:	6831      	ldr	r1, [r6, #0]
 80094c8:	4605      	mov	r5, r0
 80094ca:	b911      	cbnz	r1, 80094d2 <sbrk_aligned+0x12>
 80094cc:	f000 fcd4 	bl	8009e78 <_sbrk_r>
 80094d0:	6030      	str	r0, [r6, #0]
 80094d2:	4621      	mov	r1, r4
 80094d4:	4628      	mov	r0, r5
 80094d6:	f000 fccf 	bl	8009e78 <_sbrk_r>
 80094da:	1c43      	adds	r3, r0, #1
 80094dc:	d103      	bne.n	80094e6 <sbrk_aligned+0x26>
 80094de:	f04f 34ff 	mov.w	r4, #4294967295
 80094e2:	4620      	mov	r0, r4
 80094e4:	bd70      	pop	{r4, r5, r6, pc}
 80094e6:	1cc4      	adds	r4, r0, #3
 80094e8:	f024 0403 	bic.w	r4, r4, #3
 80094ec:	42a0      	cmp	r0, r4
 80094ee:	d0f8      	beq.n	80094e2 <sbrk_aligned+0x22>
 80094f0:	1a21      	subs	r1, r4, r0
 80094f2:	4628      	mov	r0, r5
 80094f4:	f000 fcc0 	bl	8009e78 <_sbrk_r>
 80094f8:	3001      	adds	r0, #1
 80094fa:	d1f2      	bne.n	80094e2 <sbrk_aligned+0x22>
 80094fc:	e7ef      	b.n	80094de <sbrk_aligned+0x1e>
 80094fe:	bf00      	nop
 8009500:	200045b8 	.word	0x200045b8

08009504 <_malloc_r>:
 8009504:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009508:	1ccd      	adds	r5, r1, #3
 800950a:	f025 0503 	bic.w	r5, r5, #3
 800950e:	3508      	adds	r5, #8
 8009510:	2d0c      	cmp	r5, #12
 8009512:	bf38      	it	cc
 8009514:	250c      	movcc	r5, #12
 8009516:	2d00      	cmp	r5, #0
 8009518:	4606      	mov	r6, r0
 800951a:	db01      	blt.n	8009520 <_malloc_r+0x1c>
 800951c:	42a9      	cmp	r1, r5
 800951e:	d904      	bls.n	800952a <_malloc_r+0x26>
 8009520:	230c      	movs	r3, #12
 8009522:	6033      	str	r3, [r6, #0]
 8009524:	2000      	movs	r0, #0
 8009526:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800952a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009600 <_malloc_r+0xfc>
 800952e:	f000 f869 	bl	8009604 <__malloc_lock>
 8009532:	f8d8 3000 	ldr.w	r3, [r8]
 8009536:	461c      	mov	r4, r3
 8009538:	bb44      	cbnz	r4, 800958c <_malloc_r+0x88>
 800953a:	4629      	mov	r1, r5
 800953c:	4630      	mov	r0, r6
 800953e:	f7ff ffbf 	bl	80094c0 <sbrk_aligned>
 8009542:	1c43      	adds	r3, r0, #1
 8009544:	4604      	mov	r4, r0
 8009546:	d158      	bne.n	80095fa <_malloc_r+0xf6>
 8009548:	f8d8 4000 	ldr.w	r4, [r8]
 800954c:	4627      	mov	r7, r4
 800954e:	2f00      	cmp	r7, #0
 8009550:	d143      	bne.n	80095da <_malloc_r+0xd6>
 8009552:	2c00      	cmp	r4, #0
 8009554:	d04b      	beq.n	80095ee <_malloc_r+0xea>
 8009556:	6823      	ldr	r3, [r4, #0]
 8009558:	4639      	mov	r1, r7
 800955a:	4630      	mov	r0, r6
 800955c:	eb04 0903 	add.w	r9, r4, r3
 8009560:	f000 fc8a 	bl	8009e78 <_sbrk_r>
 8009564:	4581      	cmp	r9, r0
 8009566:	d142      	bne.n	80095ee <_malloc_r+0xea>
 8009568:	6821      	ldr	r1, [r4, #0]
 800956a:	1a6d      	subs	r5, r5, r1
 800956c:	4629      	mov	r1, r5
 800956e:	4630      	mov	r0, r6
 8009570:	f7ff ffa6 	bl	80094c0 <sbrk_aligned>
 8009574:	3001      	adds	r0, #1
 8009576:	d03a      	beq.n	80095ee <_malloc_r+0xea>
 8009578:	6823      	ldr	r3, [r4, #0]
 800957a:	442b      	add	r3, r5
 800957c:	6023      	str	r3, [r4, #0]
 800957e:	f8d8 3000 	ldr.w	r3, [r8]
 8009582:	685a      	ldr	r2, [r3, #4]
 8009584:	bb62      	cbnz	r2, 80095e0 <_malloc_r+0xdc>
 8009586:	f8c8 7000 	str.w	r7, [r8]
 800958a:	e00f      	b.n	80095ac <_malloc_r+0xa8>
 800958c:	6822      	ldr	r2, [r4, #0]
 800958e:	1b52      	subs	r2, r2, r5
 8009590:	d420      	bmi.n	80095d4 <_malloc_r+0xd0>
 8009592:	2a0b      	cmp	r2, #11
 8009594:	d917      	bls.n	80095c6 <_malloc_r+0xc2>
 8009596:	1961      	adds	r1, r4, r5
 8009598:	42a3      	cmp	r3, r4
 800959a:	6025      	str	r5, [r4, #0]
 800959c:	bf18      	it	ne
 800959e:	6059      	strne	r1, [r3, #4]
 80095a0:	6863      	ldr	r3, [r4, #4]
 80095a2:	bf08      	it	eq
 80095a4:	f8c8 1000 	streq.w	r1, [r8]
 80095a8:	5162      	str	r2, [r4, r5]
 80095aa:	604b      	str	r3, [r1, #4]
 80095ac:	4630      	mov	r0, r6
 80095ae:	f000 f82f 	bl	8009610 <__malloc_unlock>
 80095b2:	f104 000b 	add.w	r0, r4, #11
 80095b6:	1d23      	adds	r3, r4, #4
 80095b8:	f020 0007 	bic.w	r0, r0, #7
 80095bc:	1ac2      	subs	r2, r0, r3
 80095be:	bf1c      	itt	ne
 80095c0:	1a1b      	subne	r3, r3, r0
 80095c2:	50a3      	strne	r3, [r4, r2]
 80095c4:	e7af      	b.n	8009526 <_malloc_r+0x22>
 80095c6:	6862      	ldr	r2, [r4, #4]
 80095c8:	42a3      	cmp	r3, r4
 80095ca:	bf0c      	ite	eq
 80095cc:	f8c8 2000 	streq.w	r2, [r8]
 80095d0:	605a      	strne	r2, [r3, #4]
 80095d2:	e7eb      	b.n	80095ac <_malloc_r+0xa8>
 80095d4:	4623      	mov	r3, r4
 80095d6:	6864      	ldr	r4, [r4, #4]
 80095d8:	e7ae      	b.n	8009538 <_malloc_r+0x34>
 80095da:	463c      	mov	r4, r7
 80095dc:	687f      	ldr	r7, [r7, #4]
 80095de:	e7b6      	b.n	800954e <_malloc_r+0x4a>
 80095e0:	461a      	mov	r2, r3
 80095e2:	685b      	ldr	r3, [r3, #4]
 80095e4:	42a3      	cmp	r3, r4
 80095e6:	d1fb      	bne.n	80095e0 <_malloc_r+0xdc>
 80095e8:	2300      	movs	r3, #0
 80095ea:	6053      	str	r3, [r2, #4]
 80095ec:	e7de      	b.n	80095ac <_malloc_r+0xa8>
 80095ee:	230c      	movs	r3, #12
 80095f0:	6033      	str	r3, [r6, #0]
 80095f2:	4630      	mov	r0, r6
 80095f4:	f000 f80c 	bl	8009610 <__malloc_unlock>
 80095f8:	e794      	b.n	8009524 <_malloc_r+0x20>
 80095fa:	6005      	str	r5, [r0, #0]
 80095fc:	e7d6      	b.n	80095ac <_malloc_r+0xa8>
 80095fe:	bf00      	nop
 8009600:	200045bc 	.word	0x200045bc

08009604 <__malloc_lock>:
 8009604:	4801      	ldr	r0, [pc, #4]	@ (800960c <__malloc_lock+0x8>)
 8009606:	f7ff bf00 	b.w	800940a <__retarget_lock_acquire_recursive>
 800960a:	bf00      	nop
 800960c:	200045b4 	.word	0x200045b4

08009610 <__malloc_unlock>:
 8009610:	4801      	ldr	r0, [pc, #4]	@ (8009618 <__malloc_unlock+0x8>)
 8009612:	f7ff befb 	b.w	800940c <__retarget_lock_release_recursive>
 8009616:	bf00      	nop
 8009618:	200045b4 	.word	0x200045b4

0800961c <__ssputs_r>:
 800961c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009620:	688e      	ldr	r6, [r1, #8]
 8009622:	461f      	mov	r7, r3
 8009624:	42be      	cmp	r6, r7
 8009626:	680b      	ldr	r3, [r1, #0]
 8009628:	4682      	mov	sl, r0
 800962a:	460c      	mov	r4, r1
 800962c:	4690      	mov	r8, r2
 800962e:	d82d      	bhi.n	800968c <__ssputs_r+0x70>
 8009630:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009634:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009638:	d026      	beq.n	8009688 <__ssputs_r+0x6c>
 800963a:	6965      	ldr	r5, [r4, #20]
 800963c:	6909      	ldr	r1, [r1, #16]
 800963e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009642:	eba3 0901 	sub.w	r9, r3, r1
 8009646:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800964a:	1c7b      	adds	r3, r7, #1
 800964c:	444b      	add	r3, r9
 800964e:	106d      	asrs	r5, r5, #1
 8009650:	429d      	cmp	r5, r3
 8009652:	bf38      	it	cc
 8009654:	461d      	movcc	r5, r3
 8009656:	0553      	lsls	r3, r2, #21
 8009658:	d527      	bpl.n	80096aa <__ssputs_r+0x8e>
 800965a:	4629      	mov	r1, r5
 800965c:	f7ff ff52 	bl	8009504 <_malloc_r>
 8009660:	4606      	mov	r6, r0
 8009662:	b360      	cbz	r0, 80096be <__ssputs_r+0xa2>
 8009664:	6921      	ldr	r1, [r4, #16]
 8009666:	464a      	mov	r2, r9
 8009668:	f7ff fed1 	bl	800940e <memcpy>
 800966c:	89a3      	ldrh	r3, [r4, #12]
 800966e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009672:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009676:	81a3      	strh	r3, [r4, #12]
 8009678:	6126      	str	r6, [r4, #16]
 800967a:	6165      	str	r5, [r4, #20]
 800967c:	444e      	add	r6, r9
 800967e:	eba5 0509 	sub.w	r5, r5, r9
 8009682:	6026      	str	r6, [r4, #0]
 8009684:	60a5      	str	r5, [r4, #8]
 8009686:	463e      	mov	r6, r7
 8009688:	42be      	cmp	r6, r7
 800968a:	d900      	bls.n	800968e <__ssputs_r+0x72>
 800968c:	463e      	mov	r6, r7
 800968e:	6820      	ldr	r0, [r4, #0]
 8009690:	4632      	mov	r2, r6
 8009692:	4641      	mov	r1, r8
 8009694:	f000 fbb4 	bl	8009e00 <memmove>
 8009698:	68a3      	ldr	r3, [r4, #8]
 800969a:	1b9b      	subs	r3, r3, r6
 800969c:	60a3      	str	r3, [r4, #8]
 800969e:	6823      	ldr	r3, [r4, #0]
 80096a0:	4433      	add	r3, r6
 80096a2:	6023      	str	r3, [r4, #0]
 80096a4:	2000      	movs	r0, #0
 80096a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096aa:	462a      	mov	r2, r5
 80096ac:	f000 fbf4 	bl	8009e98 <_realloc_r>
 80096b0:	4606      	mov	r6, r0
 80096b2:	2800      	cmp	r0, #0
 80096b4:	d1e0      	bne.n	8009678 <__ssputs_r+0x5c>
 80096b6:	6921      	ldr	r1, [r4, #16]
 80096b8:	4650      	mov	r0, sl
 80096ba:	f7ff feb7 	bl	800942c <_free_r>
 80096be:	230c      	movs	r3, #12
 80096c0:	f8ca 3000 	str.w	r3, [sl]
 80096c4:	89a3      	ldrh	r3, [r4, #12]
 80096c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096ca:	81a3      	strh	r3, [r4, #12]
 80096cc:	f04f 30ff 	mov.w	r0, #4294967295
 80096d0:	e7e9      	b.n	80096a6 <__ssputs_r+0x8a>
	...

080096d4 <_svfiprintf_r>:
 80096d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096d8:	4698      	mov	r8, r3
 80096da:	898b      	ldrh	r3, [r1, #12]
 80096dc:	061b      	lsls	r3, r3, #24
 80096de:	b09d      	sub	sp, #116	@ 0x74
 80096e0:	4607      	mov	r7, r0
 80096e2:	460d      	mov	r5, r1
 80096e4:	4614      	mov	r4, r2
 80096e6:	d510      	bpl.n	800970a <_svfiprintf_r+0x36>
 80096e8:	690b      	ldr	r3, [r1, #16]
 80096ea:	b973      	cbnz	r3, 800970a <_svfiprintf_r+0x36>
 80096ec:	2140      	movs	r1, #64	@ 0x40
 80096ee:	f7ff ff09 	bl	8009504 <_malloc_r>
 80096f2:	6028      	str	r0, [r5, #0]
 80096f4:	6128      	str	r0, [r5, #16]
 80096f6:	b930      	cbnz	r0, 8009706 <_svfiprintf_r+0x32>
 80096f8:	230c      	movs	r3, #12
 80096fa:	603b      	str	r3, [r7, #0]
 80096fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009700:	b01d      	add	sp, #116	@ 0x74
 8009702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009706:	2340      	movs	r3, #64	@ 0x40
 8009708:	616b      	str	r3, [r5, #20]
 800970a:	2300      	movs	r3, #0
 800970c:	9309      	str	r3, [sp, #36]	@ 0x24
 800970e:	2320      	movs	r3, #32
 8009710:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009714:	f8cd 800c 	str.w	r8, [sp, #12]
 8009718:	2330      	movs	r3, #48	@ 0x30
 800971a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80098b8 <_svfiprintf_r+0x1e4>
 800971e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009722:	f04f 0901 	mov.w	r9, #1
 8009726:	4623      	mov	r3, r4
 8009728:	469a      	mov	sl, r3
 800972a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800972e:	b10a      	cbz	r2, 8009734 <_svfiprintf_r+0x60>
 8009730:	2a25      	cmp	r2, #37	@ 0x25
 8009732:	d1f9      	bne.n	8009728 <_svfiprintf_r+0x54>
 8009734:	ebba 0b04 	subs.w	fp, sl, r4
 8009738:	d00b      	beq.n	8009752 <_svfiprintf_r+0x7e>
 800973a:	465b      	mov	r3, fp
 800973c:	4622      	mov	r2, r4
 800973e:	4629      	mov	r1, r5
 8009740:	4638      	mov	r0, r7
 8009742:	f7ff ff6b 	bl	800961c <__ssputs_r>
 8009746:	3001      	adds	r0, #1
 8009748:	f000 80a7 	beq.w	800989a <_svfiprintf_r+0x1c6>
 800974c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800974e:	445a      	add	r2, fp
 8009750:	9209      	str	r2, [sp, #36]	@ 0x24
 8009752:	f89a 3000 	ldrb.w	r3, [sl]
 8009756:	2b00      	cmp	r3, #0
 8009758:	f000 809f 	beq.w	800989a <_svfiprintf_r+0x1c6>
 800975c:	2300      	movs	r3, #0
 800975e:	f04f 32ff 	mov.w	r2, #4294967295
 8009762:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009766:	f10a 0a01 	add.w	sl, sl, #1
 800976a:	9304      	str	r3, [sp, #16]
 800976c:	9307      	str	r3, [sp, #28]
 800976e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009772:	931a      	str	r3, [sp, #104]	@ 0x68
 8009774:	4654      	mov	r4, sl
 8009776:	2205      	movs	r2, #5
 8009778:	f814 1b01 	ldrb.w	r1, [r4], #1
 800977c:	484e      	ldr	r0, [pc, #312]	@ (80098b8 <_svfiprintf_r+0x1e4>)
 800977e:	f7f6 fd37 	bl	80001f0 <memchr>
 8009782:	9a04      	ldr	r2, [sp, #16]
 8009784:	b9d8      	cbnz	r0, 80097be <_svfiprintf_r+0xea>
 8009786:	06d0      	lsls	r0, r2, #27
 8009788:	bf44      	itt	mi
 800978a:	2320      	movmi	r3, #32
 800978c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009790:	0711      	lsls	r1, r2, #28
 8009792:	bf44      	itt	mi
 8009794:	232b      	movmi	r3, #43	@ 0x2b
 8009796:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800979a:	f89a 3000 	ldrb.w	r3, [sl]
 800979e:	2b2a      	cmp	r3, #42	@ 0x2a
 80097a0:	d015      	beq.n	80097ce <_svfiprintf_r+0xfa>
 80097a2:	9a07      	ldr	r2, [sp, #28]
 80097a4:	4654      	mov	r4, sl
 80097a6:	2000      	movs	r0, #0
 80097a8:	f04f 0c0a 	mov.w	ip, #10
 80097ac:	4621      	mov	r1, r4
 80097ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097b2:	3b30      	subs	r3, #48	@ 0x30
 80097b4:	2b09      	cmp	r3, #9
 80097b6:	d94b      	bls.n	8009850 <_svfiprintf_r+0x17c>
 80097b8:	b1b0      	cbz	r0, 80097e8 <_svfiprintf_r+0x114>
 80097ba:	9207      	str	r2, [sp, #28]
 80097bc:	e014      	b.n	80097e8 <_svfiprintf_r+0x114>
 80097be:	eba0 0308 	sub.w	r3, r0, r8
 80097c2:	fa09 f303 	lsl.w	r3, r9, r3
 80097c6:	4313      	orrs	r3, r2
 80097c8:	9304      	str	r3, [sp, #16]
 80097ca:	46a2      	mov	sl, r4
 80097cc:	e7d2      	b.n	8009774 <_svfiprintf_r+0xa0>
 80097ce:	9b03      	ldr	r3, [sp, #12]
 80097d0:	1d19      	adds	r1, r3, #4
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	9103      	str	r1, [sp, #12]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	bfbb      	ittet	lt
 80097da:	425b      	neglt	r3, r3
 80097dc:	f042 0202 	orrlt.w	r2, r2, #2
 80097e0:	9307      	strge	r3, [sp, #28]
 80097e2:	9307      	strlt	r3, [sp, #28]
 80097e4:	bfb8      	it	lt
 80097e6:	9204      	strlt	r2, [sp, #16]
 80097e8:	7823      	ldrb	r3, [r4, #0]
 80097ea:	2b2e      	cmp	r3, #46	@ 0x2e
 80097ec:	d10a      	bne.n	8009804 <_svfiprintf_r+0x130>
 80097ee:	7863      	ldrb	r3, [r4, #1]
 80097f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80097f2:	d132      	bne.n	800985a <_svfiprintf_r+0x186>
 80097f4:	9b03      	ldr	r3, [sp, #12]
 80097f6:	1d1a      	adds	r2, r3, #4
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	9203      	str	r2, [sp, #12]
 80097fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009800:	3402      	adds	r4, #2
 8009802:	9305      	str	r3, [sp, #20]
 8009804:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80098c8 <_svfiprintf_r+0x1f4>
 8009808:	7821      	ldrb	r1, [r4, #0]
 800980a:	2203      	movs	r2, #3
 800980c:	4650      	mov	r0, sl
 800980e:	f7f6 fcef 	bl	80001f0 <memchr>
 8009812:	b138      	cbz	r0, 8009824 <_svfiprintf_r+0x150>
 8009814:	9b04      	ldr	r3, [sp, #16]
 8009816:	eba0 000a 	sub.w	r0, r0, sl
 800981a:	2240      	movs	r2, #64	@ 0x40
 800981c:	4082      	lsls	r2, r0
 800981e:	4313      	orrs	r3, r2
 8009820:	3401      	adds	r4, #1
 8009822:	9304      	str	r3, [sp, #16]
 8009824:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009828:	4824      	ldr	r0, [pc, #144]	@ (80098bc <_svfiprintf_r+0x1e8>)
 800982a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800982e:	2206      	movs	r2, #6
 8009830:	f7f6 fcde 	bl	80001f0 <memchr>
 8009834:	2800      	cmp	r0, #0
 8009836:	d036      	beq.n	80098a6 <_svfiprintf_r+0x1d2>
 8009838:	4b21      	ldr	r3, [pc, #132]	@ (80098c0 <_svfiprintf_r+0x1ec>)
 800983a:	bb1b      	cbnz	r3, 8009884 <_svfiprintf_r+0x1b0>
 800983c:	9b03      	ldr	r3, [sp, #12]
 800983e:	3307      	adds	r3, #7
 8009840:	f023 0307 	bic.w	r3, r3, #7
 8009844:	3308      	adds	r3, #8
 8009846:	9303      	str	r3, [sp, #12]
 8009848:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800984a:	4433      	add	r3, r6
 800984c:	9309      	str	r3, [sp, #36]	@ 0x24
 800984e:	e76a      	b.n	8009726 <_svfiprintf_r+0x52>
 8009850:	fb0c 3202 	mla	r2, ip, r2, r3
 8009854:	460c      	mov	r4, r1
 8009856:	2001      	movs	r0, #1
 8009858:	e7a8      	b.n	80097ac <_svfiprintf_r+0xd8>
 800985a:	2300      	movs	r3, #0
 800985c:	3401      	adds	r4, #1
 800985e:	9305      	str	r3, [sp, #20]
 8009860:	4619      	mov	r1, r3
 8009862:	f04f 0c0a 	mov.w	ip, #10
 8009866:	4620      	mov	r0, r4
 8009868:	f810 2b01 	ldrb.w	r2, [r0], #1
 800986c:	3a30      	subs	r2, #48	@ 0x30
 800986e:	2a09      	cmp	r2, #9
 8009870:	d903      	bls.n	800987a <_svfiprintf_r+0x1a6>
 8009872:	2b00      	cmp	r3, #0
 8009874:	d0c6      	beq.n	8009804 <_svfiprintf_r+0x130>
 8009876:	9105      	str	r1, [sp, #20]
 8009878:	e7c4      	b.n	8009804 <_svfiprintf_r+0x130>
 800987a:	fb0c 2101 	mla	r1, ip, r1, r2
 800987e:	4604      	mov	r4, r0
 8009880:	2301      	movs	r3, #1
 8009882:	e7f0      	b.n	8009866 <_svfiprintf_r+0x192>
 8009884:	ab03      	add	r3, sp, #12
 8009886:	9300      	str	r3, [sp, #0]
 8009888:	462a      	mov	r2, r5
 800988a:	4b0e      	ldr	r3, [pc, #56]	@ (80098c4 <_svfiprintf_r+0x1f0>)
 800988c:	a904      	add	r1, sp, #16
 800988e:	4638      	mov	r0, r7
 8009890:	f3af 8000 	nop.w
 8009894:	1c42      	adds	r2, r0, #1
 8009896:	4606      	mov	r6, r0
 8009898:	d1d6      	bne.n	8009848 <_svfiprintf_r+0x174>
 800989a:	89ab      	ldrh	r3, [r5, #12]
 800989c:	065b      	lsls	r3, r3, #25
 800989e:	f53f af2d 	bmi.w	80096fc <_svfiprintf_r+0x28>
 80098a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80098a4:	e72c      	b.n	8009700 <_svfiprintf_r+0x2c>
 80098a6:	ab03      	add	r3, sp, #12
 80098a8:	9300      	str	r3, [sp, #0]
 80098aa:	462a      	mov	r2, r5
 80098ac:	4b05      	ldr	r3, [pc, #20]	@ (80098c4 <_svfiprintf_r+0x1f0>)
 80098ae:	a904      	add	r1, sp, #16
 80098b0:	4638      	mov	r0, r7
 80098b2:	f000 f879 	bl	80099a8 <_printf_i>
 80098b6:	e7ed      	b.n	8009894 <_svfiprintf_r+0x1c0>
 80098b8:	0800a120 	.word	0x0800a120
 80098bc:	0800a12a 	.word	0x0800a12a
 80098c0:	00000000 	.word	0x00000000
 80098c4:	0800961d 	.word	0x0800961d
 80098c8:	0800a126 	.word	0x0800a126

080098cc <_printf_common>:
 80098cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098d0:	4616      	mov	r6, r2
 80098d2:	4698      	mov	r8, r3
 80098d4:	688a      	ldr	r2, [r1, #8]
 80098d6:	690b      	ldr	r3, [r1, #16]
 80098d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80098dc:	4293      	cmp	r3, r2
 80098de:	bfb8      	it	lt
 80098e0:	4613      	movlt	r3, r2
 80098e2:	6033      	str	r3, [r6, #0]
 80098e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80098e8:	4607      	mov	r7, r0
 80098ea:	460c      	mov	r4, r1
 80098ec:	b10a      	cbz	r2, 80098f2 <_printf_common+0x26>
 80098ee:	3301      	adds	r3, #1
 80098f0:	6033      	str	r3, [r6, #0]
 80098f2:	6823      	ldr	r3, [r4, #0]
 80098f4:	0699      	lsls	r1, r3, #26
 80098f6:	bf42      	ittt	mi
 80098f8:	6833      	ldrmi	r3, [r6, #0]
 80098fa:	3302      	addmi	r3, #2
 80098fc:	6033      	strmi	r3, [r6, #0]
 80098fe:	6825      	ldr	r5, [r4, #0]
 8009900:	f015 0506 	ands.w	r5, r5, #6
 8009904:	d106      	bne.n	8009914 <_printf_common+0x48>
 8009906:	f104 0a19 	add.w	sl, r4, #25
 800990a:	68e3      	ldr	r3, [r4, #12]
 800990c:	6832      	ldr	r2, [r6, #0]
 800990e:	1a9b      	subs	r3, r3, r2
 8009910:	42ab      	cmp	r3, r5
 8009912:	dc26      	bgt.n	8009962 <_printf_common+0x96>
 8009914:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009918:	6822      	ldr	r2, [r4, #0]
 800991a:	3b00      	subs	r3, #0
 800991c:	bf18      	it	ne
 800991e:	2301      	movne	r3, #1
 8009920:	0692      	lsls	r2, r2, #26
 8009922:	d42b      	bmi.n	800997c <_printf_common+0xb0>
 8009924:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009928:	4641      	mov	r1, r8
 800992a:	4638      	mov	r0, r7
 800992c:	47c8      	blx	r9
 800992e:	3001      	adds	r0, #1
 8009930:	d01e      	beq.n	8009970 <_printf_common+0xa4>
 8009932:	6823      	ldr	r3, [r4, #0]
 8009934:	6922      	ldr	r2, [r4, #16]
 8009936:	f003 0306 	and.w	r3, r3, #6
 800993a:	2b04      	cmp	r3, #4
 800993c:	bf02      	ittt	eq
 800993e:	68e5      	ldreq	r5, [r4, #12]
 8009940:	6833      	ldreq	r3, [r6, #0]
 8009942:	1aed      	subeq	r5, r5, r3
 8009944:	68a3      	ldr	r3, [r4, #8]
 8009946:	bf0c      	ite	eq
 8009948:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800994c:	2500      	movne	r5, #0
 800994e:	4293      	cmp	r3, r2
 8009950:	bfc4      	itt	gt
 8009952:	1a9b      	subgt	r3, r3, r2
 8009954:	18ed      	addgt	r5, r5, r3
 8009956:	2600      	movs	r6, #0
 8009958:	341a      	adds	r4, #26
 800995a:	42b5      	cmp	r5, r6
 800995c:	d11a      	bne.n	8009994 <_printf_common+0xc8>
 800995e:	2000      	movs	r0, #0
 8009960:	e008      	b.n	8009974 <_printf_common+0xa8>
 8009962:	2301      	movs	r3, #1
 8009964:	4652      	mov	r2, sl
 8009966:	4641      	mov	r1, r8
 8009968:	4638      	mov	r0, r7
 800996a:	47c8      	blx	r9
 800996c:	3001      	adds	r0, #1
 800996e:	d103      	bne.n	8009978 <_printf_common+0xac>
 8009970:	f04f 30ff 	mov.w	r0, #4294967295
 8009974:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009978:	3501      	adds	r5, #1
 800997a:	e7c6      	b.n	800990a <_printf_common+0x3e>
 800997c:	18e1      	adds	r1, r4, r3
 800997e:	1c5a      	adds	r2, r3, #1
 8009980:	2030      	movs	r0, #48	@ 0x30
 8009982:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009986:	4422      	add	r2, r4
 8009988:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800998c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009990:	3302      	adds	r3, #2
 8009992:	e7c7      	b.n	8009924 <_printf_common+0x58>
 8009994:	2301      	movs	r3, #1
 8009996:	4622      	mov	r2, r4
 8009998:	4641      	mov	r1, r8
 800999a:	4638      	mov	r0, r7
 800999c:	47c8      	blx	r9
 800999e:	3001      	adds	r0, #1
 80099a0:	d0e6      	beq.n	8009970 <_printf_common+0xa4>
 80099a2:	3601      	adds	r6, #1
 80099a4:	e7d9      	b.n	800995a <_printf_common+0x8e>
	...

080099a8 <_printf_i>:
 80099a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80099ac:	7e0f      	ldrb	r7, [r1, #24]
 80099ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80099b0:	2f78      	cmp	r7, #120	@ 0x78
 80099b2:	4691      	mov	r9, r2
 80099b4:	4680      	mov	r8, r0
 80099b6:	460c      	mov	r4, r1
 80099b8:	469a      	mov	sl, r3
 80099ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80099be:	d807      	bhi.n	80099d0 <_printf_i+0x28>
 80099c0:	2f62      	cmp	r7, #98	@ 0x62
 80099c2:	d80a      	bhi.n	80099da <_printf_i+0x32>
 80099c4:	2f00      	cmp	r7, #0
 80099c6:	f000 80d1 	beq.w	8009b6c <_printf_i+0x1c4>
 80099ca:	2f58      	cmp	r7, #88	@ 0x58
 80099cc:	f000 80b8 	beq.w	8009b40 <_printf_i+0x198>
 80099d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80099d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80099d8:	e03a      	b.n	8009a50 <_printf_i+0xa8>
 80099da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80099de:	2b15      	cmp	r3, #21
 80099e0:	d8f6      	bhi.n	80099d0 <_printf_i+0x28>
 80099e2:	a101      	add	r1, pc, #4	@ (adr r1, 80099e8 <_printf_i+0x40>)
 80099e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80099e8:	08009a41 	.word	0x08009a41
 80099ec:	08009a55 	.word	0x08009a55
 80099f0:	080099d1 	.word	0x080099d1
 80099f4:	080099d1 	.word	0x080099d1
 80099f8:	080099d1 	.word	0x080099d1
 80099fc:	080099d1 	.word	0x080099d1
 8009a00:	08009a55 	.word	0x08009a55
 8009a04:	080099d1 	.word	0x080099d1
 8009a08:	080099d1 	.word	0x080099d1
 8009a0c:	080099d1 	.word	0x080099d1
 8009a10:	080099d1 	.word	0x080099d1
 8009a14:	08009b53 	.word	0x08009b53
 8009a18:	08009a7f 	.word	0x08009a7f
 8009a1c:	08009b0d 	.word	0x08009b0d
 8009a20:	080099d1 	.word	0x080099d1
 8009a24:	080099d1 	.word	0x080099d1
 8009a28:	08009b75 	.word	0x08009b75
 8009a2c:	080099d1 	.word	0x080099d1
 8009a30:	08009a7f 	.word	0x08009a7f
 8009a34:	080099d1 	.word	0x080099d1
 8009a38:	080099d1 	.word	0x080099d1
 8009a3c:	08009b15 	.word	0x08009b15
 8009a40:	6833      	ldr	r3, [r6, #0]
 8009a42:	1d1a      	adds	r2, r3, #4
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	6032      	str	r2, [r6, #0]
 8009a48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a4c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009a50:	2301      	movs	r3, #1
 8009a52:	e09c      	b.n	8009b8e <_printf_i+0x1e6>
 8009a54:	6833      	ldr	r3, [r6, #0]
 8009a56:	6820      	ldr	r0, [r4, #0]
 8009a58:	1d19      	adds	r1, r3, #4
 8009a5a:	6031      	str	r1, [r6, #0]
 8009a5c:	0606      	lsls	r6, r0, #24
 8009a5e:	d501      	bpl.n	8009a64 <_printf_i+0xbc>
 8009a60:	681d      	ldr	r5, [r3, #0]
 8009a62:	e003      	b.n	8009a6c <_printf_i+0xc4>
 8009a64:	0645      	lsls	r5, r0, #25
 8009a66:	d5fb      	bpl.n	8009a60 <_printf_i+0xb8>
 8009a68:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009a6c:	2d00      	cmp	r5, #0
 8009a6e:	da03      	bge.n	8009a78 <_printf_i+0xd0>
 8009a70:	232d      	movs	r3, #45	@ 0x2d
 8009a72:	426d      	negs	r5, r5
 8009a74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a78:	4858      	ldr	r0, [pc, #352]	@ (8009bdc <_printf_i+0x234>)
 8009a7a:	230a      	movs	r3, #10
 8009a7c:	e011      	b.n	8009aa2 <_printf_i+0xfa>
 8009a7e:	6821      	ldr	r1, [r4, #0]
 8009a80:	6833      	ldr	r3, [r6, #0]
 8009a82:	0608      	lsls	r0, r1, #24
 8009a84:	f853 5b04 	ldr.w	r5, [r3], #4
 8009a88:	d402      	bmi.n	8009a90 <_printf_i+0xe8>
 8009a8a:	0649      	lsls	r1, r1, #25
 8009a8c:	bf48      	it	mi
 8009a8e:	b2ad      	uxthmi	r5, r5
 8009a90:	2f6f      	cmp	r7, #111	@ 0x6f
 8009a92:	4852      	ldr	r0, [pc, #328]	@ (8009bdc <_printf_i+0x234>)
 8009a94:	6033      	str	r3, [r6, #0]
 8009a96:	bf14      	ite	ne
 8009a98:	230a      	movne	r3, #10
 8009a9a:	2308      	moveq	r3, #8
 8009a9c:	2100      	movs	r1, #0
 8009a9e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009aa2:	6866      	ldr	r6, [r4, #4]
 8009aa4:	60a6      	str	r6, [r4, #8]
 8009aa6:	2e00      	cmp	r6, #0
 8009aa8:	db05      	blt.n	8009ab6 <_printf_i+0x10e>
 8009aaa:	6821      	ldr	r1, [r4, #0]
 8009aac:	432e      	orrs	r6, r5
 8009aae:	f021 0104 	bic.w	r1, r1, #4
 8009ab2:	6021      	str	r1, [r4, #0]
 8009ab4:	d04b      	beq.n	8009b4e <_printf_i+0x1a6>
 8009ab6:	4616      	mov	r6, r2
 8009ab8:	fbb5 f1f3 	udiv	r1, r5, r3
 8009abc:	fb03 5711 	mls	r7, r3, r1, r5
 8009ac0:	5dc7      	ldrb	r7, [r0, r7]
 8009ac2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009ac6:	462f      	mov	r7, r5
 8009ac8:	42bb      	cmp	r3, r7
 8009aca:	460d      	mov	r5, r1
 8009acc:	d9f4      	bls.n	8009ab8 <_printf_i+0x110>
 8009ace:	2b08      	cmp	r3, #8
 8009ad0:	d10b      	bne.n	8009aea <_printf_i+0x142>
 8009ad2:	6823      	ldr	r3, [r4, #0]
 8009ad4:	07df      	lsls	r7, r3, #31
 8009ad6:	d508      	bpl.n	8009aea <_printf_i+0x142>
 8009ad8:	6923      	ldr	r3, [r4, #16]
 8009ada:	6861      	ldr	r1, [r4, #4]
 8009adc:	4299      	cmp	r1, r3
 8009ade:	bfde      	ittt	le
 8009ae0:	2330      	movle	r3, #48	@ 0x30
 8009ae2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009ae6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009aea:	1b92      	subs	r2, r2, r6
 8009aec:	6122      	str	r2, [r4, #16]
 8009aee:	f8cd a000 	str.w	sl, [sp]
 8009af2:	464b      	mov	r3, r9
 8009af4:	aa03      	add	r2, sp, #12
 8009af6:	4621      	mov	r1, r4
 8009af8:	4640      	mov	r0, r8
 8009afa:	f7ff fee7 	bl	80098cc <_printf_common>
 8009afe:	3001      	adds	r0, #1
 8009b00:	d14a      	bne.n	8009b98 <_printf_i+0x1f0>
 8009b02:	f04f 30ff 	mov.w	r0, #4294967295
 8009b06:	b004      	add	sp, #16
 8009b08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b0c:	6823      	ldr	r3, [r4, #0]
 8009b0e:	f043 0320 	orr.w	r3, r3, #32
 8009b12:	6023      	str	r3, [r4, #0]
 8009b14:	4832      	ldr	r0, [pc, #200]	@ (8009be0 <_printf_i+0x238>)
 8009b16:	2778      	movs	r7, #120	@ 0x78
 8009b18:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009b1c:	6823      	ldr	r3, [r4, #0]
 8009b1e:	6831      	ldr	r1, [r6, #0]
 8009b20:	061f      	lsls	r7, r3, #24
 8009b22:	f851 5b04 	ldr.w	r5, [r1], #4
 8009b26:	d402      	bmi.n	8009b2e <_printf_i+0x186>
 8009b28:	065f      	lsls	r7, r3, #25
 8009b2a:	bf48      	it	mi
 8009b2c:	b2ad      	uxthmi	r5, r5
 8009b2e:	6031      	str	r1, [r6, #0]
 8009b30:	07d9      	lsls	r1, r3, #31
 8009b32:	bf44      	itt	mi
 8009b34:	f043 0320 	orrmi.w	r3, r3, #32
 8009b38:	6023      	strmi	r3, [r4, #0]
 8009b3a:	b11d      	cbz	r5, 8009b44 <_printf_i+0x19c>
 8009b3c:	2310      	movs	r3, #16
 8009b3e:	e7ad      	b.n	8009a9c <_printf_i+0xf4>
 8009b40:	4826      	ldr	r0, [pc, #152]	@ (8009bdc <_printf_i+0x234>)
 8009b42:	e7e9      	b.n	8009b18 <_printf_i+0x170>
 8009b44:	6823      	ldr	r3, [r4, #0]
 8009b46:	f023 0320 	bic.w	r3, r3, #32
 8009b4a:	6023      	str	r3, [r4, #0]
 8009b4c:	e7f6      	b.n	8009b3c <_printf_i+0x194>
 8009b4e:	4616      	mov	r6, r2
 8009b50:	e7bd      	b.n	8009ace <_printf_i+0x126>
 8009b52:	6833      	ldr	r3, [r6, #0]
 8009b54:	6825      	ldr	r5, [r4, #0]
 8009b56:	6961      	ldr	r1, [r4, #20]
 8009b58:	1d18      	adds	r0, r3, #4
 8009b5a:	6030      	str	r0, [r6, #0]
 8009b5c:	062e      	lsls	r6, r5, #24
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	d501      	bpl.n	8009b66 <_printf_i+0x1be>
 8009b62:	6019      	str	r1, [r3, #0]
 8009b64:	e002      	b.n	8009b6c <_printf_i+0x1c4>
 8009b66:	0668      	lsls	r0, r5, #25
 8009b68:	d5fb      	bpl.n	8009b62 <_printf_i+0x1ba>
 8009b6a:	8019      	strh	r1, [r3, #0]
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	6123      	str	r3, [r4, #16]
 8009b70:	4616      	mov	r6, r2
 8009b72:	e7bc      	b.n	8009aee <_printf_i+0x146>
 8009b74:	6833      	ldr	r3, [r6, #0]
 8009b76:	1d1a      	adds	r2, r3, #4
 8009b78:	6032      	str	r2, [r6, #0]
 8009b7a:	681e      	ldr	r6, [r3, #0]
 8009b7c:	6862      	ldr	r2, [r4, #4]
 8009b7e:	2100      	movs	r1, #0
 8009b80:	4630      	mov	r0, r6
 8009b82:	f7f6 fb35 	bl	80001f0 <memchr>
 8009b86:	b108      	cbz	r0, 8009b8c <_printf_i+0x1e4>
 8009b88:	1b80      	subs	r0, r0, r6
 8009b8a:	6060      	str	r0, [r4, #4]
 8009b8c:	6863      	ldr	r3, [r4, #4]
 8009b8e:	6123      	str	r3, [r4, #16]
 8009b90:	2300      	movs	r3, #0
 8009b92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b96:	e7aa      	b.n	8009aee <_printf_i+0x146>
 8009b98:	6923      	ldr	r3, [r4, #16]
 8009b9a:	4632      	mov	r2, r6
 8009b9c:	4649      	mov	r1, r9
 8009b9e:	4640      	mov	r0, r8
 8009ba0:	47d0      	blx	sl
 8009ba2:	3001      	adds	r0, #1
 8009ba4:	d0ad      	beq.n	8009b02 <_printf_i+0x15a>
 8009ba6:	6823      	ldr	r3, [r4, #0]
 8009ba8:	079b      	lsls	r3, r3, #30
 8009baa:	d413      	bmi.n	8009bd4 <_printf_i+0x22c>
 8009bac:	68e0      	ldr	r0, [r4, #12]
 8009bae:	9b03      	ldr	r3, [sp, #12]
 8009bb0:	4298      	cmp	r0, r3
 8009bb2:	bfb8      	it	lt
 8009bb4:	4618      	movlt	r0, r3
 8009bb6:	e7a6      	b.n	8009b06 <_printf_i+0x15e>
 8009bb8:	2301      	movs	r3, #1
 8009bba:	4632      	mov	r2, r6
 8009bbc:	4649      	mov	r1, r9
 8009bbe:	4640      	mov	r0, r8
 8009bc0:	47d0      	blx	sl
 8009bc2:	3001      	adds	r0, #1
 8009bc4:	d09d      	beq.n	8009b02 <_printf_i+0x15a>
 8009bc6:	3501      	adds	r5, #1
 8009bc8:	68e3      	ldr	r3, [r4, #12]
 8009bca:	9903      	ldr	r1, [sp, #12]
 8009bcc:	1a5b      	subs	r3, r3, r1
 8009bce:	42ab      	cmp	r3, r5
 8009bd0:	dcf2      	bgt.n	8009bb8 <_printf_i+0x210>
 8009bd2:	e7eb      	b.n	8009bac <_printf_i+0x204>
 8009bd4:	2500      	movs	r5, #0
 8009bd6:	f104 0619 	add.w	r6, r4, #25
 8009bda:	e7f5      	b.n	8009bc8 <_printf_i+0x220>
 8009bdc:	0800a131 	.word	0x0800a131
 8009be0:	0800a142 	.word	0x0800a142

08009be4 <__sflush_r>:
 8009be4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bec:	0716      	lsls	r6, r2, #28
 8009bee:	4605      	mov	r5, r0
 8009bf0:	460c      	mov	r4, r1
 8009bf2:	d454      	bmi.n	8009c9e <__sflush_r+0xba>
 8009bf4:	684b      	ldr	r3, [r1, #4]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	dc02      	bgt.n	8009c00 <__sflush_r+0x1c>
 8009bfa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	dd48      	ble.n	8009c92 <__sflush_r+0xae>
 8009c00:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009c02:	2e00      	cmp	r6, #0
 8009c04:	d045      	beq.n	8009c92 <__sflush_r+0xae>
 8009c06:	2300      	movs	r3, #0
 8009c08:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009c0c:	682f      	ldr	r7, [r5, #0]
 8009c0e:	6a21      	ldr	r1, [r4, #32]
 8009c10:	602b      	str	r3, [r5, #0]
 8009c12:	d030      	beq.n	8009c76 <__sflush_r+0x92>
 8009c14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009c16:	89a3      	ldrh	r3, [r4, #12]
 8009c18:	0759      	lsls	r1, r3, #29
 8009c1a:	d505      	bpl.n	8009c28 <__sflush_r+0x44>
 8009c1c:	6863      	ldr	r3, [r4, #4]
 8009c1e:	1ad2      	subs	r2, r2, r3
 8009c20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009c22:	b10b      	cbz	r3, 8009c28 <__sflush_r+0x44>
 8009c24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009c26:	1ad2      	subs	r2, r2, r3
 8009c28:	2300      	movs	r3, #0
 8009c2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009c2c:	6a21      	ldr	r1, [r4, #32]
 8009c2e:	4628      	mov	r0, r5
 8009c30:	47b0      	blx	r6
 8009c32:	1c43      	adds	r3, r0, #1
 8009c34:	89a3      	ldrh	r3, [r4, #12]
 8009c36:	d106      	bne.n	8009c46 <__sflush_r+0x62>
 8009c38:	6829      	ldr	r1, [r5, #0]
 8009c3a:	291d      	cmp	r1, #29
 8009c3c:	d82b      	bhi.n	8009c96 <__sflush_r+0xb2>
 8009c3e:	4a2a      	ldr	r2, [pc, #168]	@ (8009ce8 <__sflush_r+0x104>)
 8009c40:	40ca      	lsrs	r2, r1
 8009c42:	07d6      	lsls	r6, r2, #31
 8009c44:	d527      	bpl.n	8009c96 <__sflush_r+0xb2>
 8009c46:	2200      	movs	r2, #0
 8009c48:	6062      	str	r2, [r4, #4]
 8009c4a:	04d9      	lsls	r1, r3, #19
 8009c4c:	6922      	ldr	r2, [r4, #16]
 8009c4e:	6022      	str	r2, [r4, #0]
 8009c50:	d504      	bpl.n	8009c5c <__sflush_r+0x78>
 8009c52:	1c42      	adds	r2, r0, #1
 8009c54:	d101      	bne.n	8009c5a <__sflush_r+0x76>
 8009c56:	682b      	ldr	r3, [r5, #0]
 8009c58:	b903      	cbnz	r3, 8009c5c <__sflush_r+0x78>
 8009c5a:	6560      	str	r0, [r4, #84]	@ 0x54
 8009c5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009c5e:	602f      	str	r7, [r5, #0]
 8009c60:	b1b9      	cbz	r1, 8009c92 <__sflush_r+0xae>
 8009c62:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009c66:	4299      	cmp	r1, r3
 8009c68:	d002      	beq.n	8009c70 <__sflush_r+0x8c>
 8009c6a:	4628      	mov	r0, r5
 8009c6c:	f7ff fbde 	bl	800942c <_free_r>
 8009c70:	2300      	movs	r3, #0
 8009c72:	6363      	str	r3, [r4, #52]	@ 0x34
 8009c74:	e00d      	b.n	8009c92 <__sflush_r+0xae>
 8009c76:	2301      	movs	r3, #1
 8009c78:	4628      	mov	r0, r5
 8009c7a:	47b0      	blx	r6
 8009c7c:	4602      	mov	r2, r0
 8009c7e:	1c50      	adds	r0, r2, #1
 8009c80:	d1c9      	bne.n	8009c16 <__sflush_r+0x32>
 8009c82:	682b      	ldr	r3, [r5, #0]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d0c6      	beq.n	8009c16 <__sflush_r+0x32>
 8009c88:	2b1d      	cmp	r3, #29
 8009c8a:	d001      	beq.n	8009c90 <__sflush_r+0xac>
 8009c8c:	2b16      	cmp	r3, #22
 8009c8e:	d11e      	bne.n	8009cce <__sflush_r+0xea>
 8009c90:	602f      	str	r7, [r5, #0]
 8009c92:	2000      	movs	r0, #0
 8009c94:	e022      	b.n	8009cdc <__sflush_r+0xf8>
 8009c96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c9a:	b21b      	sxth	r3, r3
 8009c9c:	e01b      	b.n	8009cd6 <__sflush_r+0xf2>
 8009c9e:	690f      	ldr	r7, [r1, #16]
 8009ca0:	2f00      	cmp	r7, #0
 8009ca2:	d0f6      	beq.n	8009c92 <__sflush_r+0xae>
 8009ca4:	0793      	lsls	r3, r2, #30
 8009ca6:	680e      	ldr	r6, [r1, #0]
 8009ca8:	bf08      	it	eq
 8009caa:	694b      	ldreq	r3, [r1, #20]
 8009cac:	600f      	str	r7, [r1, #0]
 8009cae:	bf18      	it	ne
 8009cb0:	2300      	movne	r3, #0
 8009cb2:	eba6 0807 	sub.w	r8, r6, r7
 8009cb6:	608b      	str	r3, [r1, #8]
 8009cb8:	f1b8 0f00 	cmp.w	r8, #0
 8009cbc:	dde9      	ble.n	8009c92 <__sflush_r+0xae>
 8009cbe:	6a21      	ldr	r1, [r4, #32]
 8009cc0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009cc2:	4643      	mov	r3, r8
 8009cc4:	463a      	mov	r2, r7
 8009cc6:	4628      	mov	r0, r5
 8009cc8:	47b0      	blx	r6
 8009cca:	2800      	cmp	r0, #0
 8009ccc:	dc08      	bgt.n	8009ce0 <__sflush_r+0xfc>
 8009cce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cd6:	81a3      	strh	r3, [r4, #12]
 8009cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8009cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ce0:	4407      	add	r7, r0
 8009ce2:	eba8 0800 	sub.w	r8, r8, r0
 8009ce6:	e7e7      	b.n	8009cb8 <__sflush_r+0xd4>
 8009ce8:	20400001 	.word	0x20400001

08009cec <_fflush_r>:
 8009cec:	b538      	push	{r3, r4, r5, lr}
 8009cee:	690b      	ldr	r3, [r1, #16]
 8009cf0:	4605      	mov	r5, r0
 8009cf2:	460c      	mov	r4, r1
 8009cf4:	b913      	cbnz	r3, 8009cfc <_fflush_r+0x10>
 8009cf6:	2500      	movs	r5, #0
 8009cf8:	4628      	mov	r0, r5
 8009cfa:	bd38      	pop	{r3, r4, r5, pc}
 8009cfc:	b118      	cbz	r0, 8009d06 <_fflush_r+0x1a>
 8009cfe:	6a03      	ldr	r3, [r0, #32]
 8009d00:	b90b      	cbnz	r3, 8009d06 <_fflush_r+0x1a>
 8009d02:	f7ff f91d 	bl	8008f40 <__sinit>
 8009d06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d0f3      	beq.n	8009cf6 <_fflush_r+0xa>
 8009d0e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009d10:	07d0      	lsls	r0, r2, #31
 8009d12:	d404      	bmi.n	8009d1e <_fflush_r+0x32>
 8009d14:	0599      	lsls	r1, r3, #22
 8009d16:	d402      	bmi.n	8009d1e <_fflush_r+0x32>
 8009d18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d1a:	f7ff fb76 	bl	800940a <__retarget_lock_acquire_recursive>
 8009d1e:	4628      	mov	r0, r5
 8009d20:	4621      	mov	r1, r4
 8009d22:	f7ff ff5f 	bl	8009be4 <__sflush_r>
 8009d26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009d28:	07da      	lsls	r2, r3, #31
 8009d2a:	4605      	mov	r5, r0
 8009d2c:	d4e4      	bmi.n	8009cf8 <_fflush_r+0xc>
 8009d2e:	89a3      	ldrh	r3, [r4, #12]
 8009d30:	059b      	lsls	r3, r3, #22
 8009d32:	d4e1      	bmi.n	8009cf8 <_fflush_r+0xc>
 8009d34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d36:	f7ff fb69 	bl	800940c <__retarget_lock_release_recursive>
 8009d3a:	e7dd      	b.n	8009cf8 <_fflush_r+0xc>

08009d3c <__swhatbuf_r>:
 8009d3c:	b570      	push	{r4, r5, r6, lr}
 8009d3e:	460c      	mov	r4, r1
 8009d40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d44:	2900      	cmp	r1, #0
 8009d46:	b096      	sub	sp, #88	@ 0x58
 8009d48:	4615      	mov	r5, r2
 8009d4a:	461e      	mov	r6, r3
 8009d4c:	da0d      	bge.n	8009d6a <__swhatbuf_r+0x2e>
 8009d4e:	89a3      	ldrh	r3, [r4, #12]
 8009d50:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009d54:	f04f 0100 	mov.w	r1, #0
 8009d58:	bf14      	ite	ne
 8009d5a:	2340      	movne	r3, #64	@ 0x40
 8009d5c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009d60:	2000      	movs	r0, #0
 8009d62:	6031      	str	r1, [r6, #0]
 8009d64:	602b      	str	r3, [r5, #0]
 8009d66:	b016      	add	sp, #88	@ 0x58
 8009d68:	bd70      	pop	{r4, r5, r6, pc}
 8009d6a:	466a      	mov	r2, sp
 8009d6c:	f000 f862 	bl	8009e34 <_fstat_r>
 8009d70:	2800      	cmp	r0, #0
 8009d72:	dbec      	blt.n	8009d4e <__swhatbuf_r+0x12>
 8009d74:	9901      	ldr	r1, [sp, #4]
 8009d76:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009d7a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009d7e:	4259      	negs	r1, r3
 8009d80:	4159      	adcs	r1, r3
 8009d82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d86:	e7eb      	b.n	8009d60 <__swhatbuf_r+0x24>

08009d88 <__smakebuf_r>:
 8009d88:	898b      	ldrh	r3, [r1, #12]
 8009d8a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d8c:	079d      	lsls	r5, r3, #30
 8009d8e:	4606      	mov	r6, r0
 8009d90:	460c      	mov	r4, r1
 8009d92:	d507      	bpl.n	8009da4 <__smakebuf_r+0x1c>
 8009d94:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009d98:	6023      	str	r3, [r4, #0]
 8009d9a:	6123      	str	r3, [r4, #16]
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	6163      	str	r3, [r4, #20]
 8009da0:	b003      	add	sp, #12
 8009da2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009da4:	ab01      	add	r3, sp, #4
 8009da6:	466a      	mov	r2, sp
 8009da8:	f7ff ffc8 	bl	8009d3c <__swhatbuf_r>
 8009dac:	9f00      	ldr	r7, [sp, #0]
 8009dae:	4605      	mov	r5, r0
 8009db0:	4639      	mov	r1, r7
 8009db2:	4630      	mov	r0, r6
 8009db4:	f7ff fba6 	bl	8009504 <_malloc_r>
 8009db8:	b948      	cbnz	r0, 8009dce <__smakebuf_r+0x46>
 8009dba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dbe:	059a      	lsls	r2, r3, #22
 8009dc0:	d4ee      	bmi.n	8009da0 <__smakebuf_r+0x18>
 8009dc2:	f023 0303 	bic.w	r3, r3, #3
 8009dc6:	f043 0302 	orr.w	r3, r3, #2
 8009dca:	81a3      	strh	r3, [r4, #12]
 8009dcc:	e7e2      	b.n	8009d94 <__smakebuf_r+0xc>
 8009dce:	89a3      	ldrh	r3, [r4, #12]
 8009dd0:	6020      	str	r0, [r4, #0]
 8009dd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009dd6:	81a3      	strh	r3, [r4, #12]
 8009dd8:	9b01      	ldr	r3, [sp, #4]
 8009dda:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009dde:	b15b      	cbz	r3, 8009df8 <__smakebuf_r+0x70>
 8009de0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009de4:	4630      	mov	r0, r6
 8009de6:	f000 f837 	bl	8009e58 <_isatty_r>
 8009dea:	b128      	cbz	r0, 8009df8 <__smakebuf_r+0x70>
 8009dec:	89a3      	ldrh	r3, [r4, #12]
 8009dee:	f023 0303 	bic.w	r3, r3, #3
 8009df2:	f043 0301 	orr.w	r3, r3, #1
 8009df6:	81a3      	strh	r3, [r4, #12]
 8009df8:	89a3      	ldrh	r3, [r4, #12]
 8009dfa:	431d      	orrs	r5, r3
 8009dfc:	81a5      	strh	r5, [r4, #12]
 8009dfe:	e7cf      	b.n	8009da0 <__smakebuf_r+0x18>

08009e00 <memmove>:
 8009e00:	4288      	cmp	r0, r1
 8009e02:	b510      	push	{r4, lr}
 8009e04:	eb01 0402 	add.w	r4, r1, r2
 8009e08:	d902      	bls.n	8009e10 <memmove+0x10>
 8009e0a:	4284      	cmp	r4, r0
 8009e0c:	4623      	mov	r3, r4
 8009e0e:	d807      	bhi.n	8009e20 <memmove+0x20>
 8009e10:	1e43      	subs	r3, r0, #1
 8009e12:	42a1      	cmp	r1, r4
 8009e14:	d008      	beq.n	8009e28 <memmove+0x28>
 8009e16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009e1e:	e7f8      	b.n	8009e12 <memmove+0x12>
 8009e20:	4402      	add	r2, r0
 8009e22:	4601      	mov	r1, r0
 8009e24:	428a      	cmp	r2, r1
 8009e26:	d100      	bne.n	8009e2a <memmove+0x2a>
 8009e28:	bd10      	pop	{r4, pc}
 8009e2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009e2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009e32:	e7f7      	b.n	8009e24 <memmove+0x24>

08009e34 <_fstat_r>:
 8009e34:	b538      	push	{r3, r4, r5, lr}
 8009e36:	4d07      	ldr	r5, [pc, #28]	@ (8009e54 <_fstat_r+0x20>)
 8009e38:	2300      	movs	r3, #0
 8009e3a:	4604      	mov	r4, r0
 8009e3c:	4608      	mov	r0, r1
 8009e3e:	4611      	mov	r1, r2
 8009e40:	602b      	str	r3, [r5, #0]
 8009e42:	f7f7 f8b0 	bl	8000fa6 <_fstat>
 8009e46:	1c43      	adds	r3, r0, #1
 8009e48:	d102      	bne.n	8009e50 <_fstat_r+0x1c>
 8009e4a:	682b      	ldr	r3, [r5, #0]
 8009e4c:	b103      	cbz	r3, 8009e50 <_fstat_r+0x1c>
 8009e4e:	6023      	str	r3, [r4, #0]
 8009e50:	bd38      	pop	{r3, r4, r5, pc}
 8009e52:	bf00      	nop
 8009e54:	200045b0 	.word	0x200045b0

08009e58 <_isatty_r>:
 8009e58:	b538      	push	{r3, r4, r5, lr}
 8009e5a:	4d06      	ldr	r5, [pc, #24]	@ (8009e74 <_isatty_r+0x1c>)
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	4604      	mov	r4, r0
 8009e60:	4608      	mov	r0, r1
 8009e62:	602b      	str	r3, [r5, #0]
 8009e64:	f7f7 f8af 	bl	8000fc6 <_isatty>
 8009e68:	1c43      	adds	r3, r0, #1
 8009e6a:	d102      	bne.n	8009e72 <_isatty_r+0x1a>
 8009e6c:	682b      	ldr	r3, [r5, #0]
 8009e6e:	b103      	cbz	r3, 8009e72 <_isatty_r+0x1a>
 8009e70:	6023      	str	r3, [r4, #0]
 8009e72:	bd38      	pop	{r3, r4, r5, pc}
 8009e74:	200045b0 	.word	0x200045b0

08009e78 <_sbrk_r>:
 8009e78:	b538      	push	{r3, r4, r5, lr}
 8009e7a:	4d06      	ldr	r5, [pc, #24]	@ (8009e94 <_sbrk_r+0x1c>)
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	4604      	mov	r4, r0
 8009e80:	4608      	mov	r0, r1
 8009e82:	602b      	str	r3, [r5, #0]
 8009e84:	f7f7 f8b8 	bl	8000ff8 <_sbrk>
 8009e88:	1c43      	adds	r3, r0, #1
 8009e8a:	d102      	bne.n	8009e92 <_sbrk_r+0x1a>
 8009e8c:	682b      	ldr	r3, [r5, #0]
 8009e8e:	b103      	cbz	r3, 8009e92 <_sbrk_r+0x1a>
 8009e90:	6023      	str	r3, [r4, #0]
 8009e92:	bd38      	pop	{r3, r4, r5, pc}
 8009e94:	200045b0 	.word	0x200045b0

08009e98 <_realloc_r>:
 8009e98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e9c:	4607      	mov	r7, r0
 8009e9e:	4614      	mov	r4, r2
 8009ea0:	460d      	mov	r5, r1
 8009ea2:	b921      	cbnz	r1, 8009eae <_realloc_r+0x16>
 8009ea4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ea8:	4611      	mov	r1, r2
 8009eaa:	f7ff bb2b 	b.w	8009504 <_malloc_r>
 8009eae:	b92a      	cbnz	r2, 8009ebc <_realloc_r+0x24>
 8009eb0:	f7ff fabc 	bl	800942c <_free_r>
 8009eb4:	4625      	mov	r5, r4
 8009eb6:	4628      	mov	r0, r5
 8009eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ebc:	f000 f81a 	bl	8009ef4 <_malloc_usable_size_r>
 8009ec0:	4284      	cmp	r4, r0
 8009ec2:	4606      	mov	r6, r0
 8009ec4:	d802      	bhi.n	8009ecc <_realloc_r+0x34>
 8009ec6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009eca:	d8f4      	bhi.n	8009eb6 <_realloc_r+0x1e>
 8009ecc:	4621      	mov	r1, r4
 8009ece:	4638      	mov	r0, r7
 8009ed0:	f7ff fb18 	bl	8009504 <_malloc_r>
 8009ed4:	4680      	mov	r8, r0
 8009ed6:	b908      	cbnz	r0, 8009edc <_realloc_r+0x44>
 8009ed8:	4645      	mov	r5, r8
 8009eda:	e7ec      	b.n	8009eb6 <_realloc_r+0x1e>
 8009edc:	42b4      	cmp	r4, r6
 8009ede:	4622      	mov	r2, r4
 8009ee0:	4629      	mov	r1, r5
 8009ee2:	bf28      	it	cs
 8009ee4:	4632      	movcs	r2, r6
 8009ee6:	f7ff fa92 	bl	800940e <memcpy>
 8009eea:	4629      	mov	r1, r5
 8009eec:	4638      	mov	r0, r7
 8009eee:	f7ff fa9d 	bl	800942c <_free_r>
 8009ef2:	e7f1      	b.n	8009ed8 <_realloc_r+0x40>

08009ef4 <_malloc_usable_size_r>:
 8009ef4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ef8:	1f18      	subs	r0, r3, #4
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	bfbc      	itt	lt
 8009efe:	580b      	ldrlt	r3, [r1, r0]
 8009f00:	18c0      	addlt	r0, r0, r3
 8009f02:	4770      	bx	lr

08009f04 <_init>:
 8009f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f06:	bf00      	nop
 8009f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f0a:	bc08      	pop	{r3}
 8009f0c:	469e      	mov	lr, r3
 8009f0e:	4770      	bx	lr

08009f10 <_fini>:
 8009f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f12:	bf00      	nop
 8009f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f16:	bc08      	pop	{r3}
 8009f18:	469e      	mov	lr, r3
 8009f1a:	4770      	bx	lr
