{"charts":[{"title":"Line Diagram","label":"line_diagram","width":"6","height":"1","chartjs_config":{"type":"line","options":{"responsive":true,"scales":{"x":{"title":{"display":true,"text":"x_title"}},"y":{"title":{"display":true,"text":"y_title"}}}},"data":{"labels":["1","2"],"datasets":[{"label":"test label","data":[10,20],"fill":false,"borderColor":"rgb(75, 192, 192)","tension":0.1}]}}},{"title":"Stack Diagram","label":"stack_diagram","width":"3","height":"1","chartjs_config":{"type":"bar","options":{"responsive":true,"scales":{"xAxes":{"display":true,"stacked":true,"title":{"display":true,"text":"Number of ARM Cores"}},"yAxes":[{"display":true,"stacked":true}],"y":{"title":{"display":true,"text":"Duration / Î¼s"}}}},"data":{"labels":["1","2","4","8"],"datasets":[{"label":"Overall Per-packet Latency","data":[470.631134,825.754761,1684.46875,3220.893066],"borderColor":"rgba(0, 0, 0, 0.8)","backgroundColor":"rgba(255, 255, 255, 0.8)","type":"line"},{"label":"Hash (SHA Engine)","data":[417.804291,768.254761,1622.711426,3144.287598],"fill":false,"backgroundColor":"rgba(255, 205, 86, 0.8)","stack":"Stack 0","tension":0.1},{"label":"Update Memory Counter","data":[6.978901,6.852609,7.204102,7.244737],"fill":false,"backgroundColor":"rgba(75, 192, 192, 0.8)","stack":"Stack 0","tension":0.1},{"label":"Lock/Unlock","data":[14.888323,21.451303,23.026855,40.05965],"fill":false,"backgroundColor":"rgba(54, 162, 235, 0.8)","stack":"Stack 0","tension":0.1}]}}}]}