============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  04:54:57 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1274 ps) Setup Check with Pin regFile/RC_CG_HIER_INST25/RC_CGIC_INST/CK->E
          Group: cg_enable_group_clk
     Startpoint: (R) ALUFF/q_reg[65]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/RC_CG_HIER_INST25/RC_CGIC_INST/E
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     117                  
       Uncertainty:-     200                  
     Required Time:=    2183                  
      Launch Clock:-       0                  
         Data Path:-     909                  
             Slack:=    1274                  

#----------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival 
#                                                                                 (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[65]/CK                       -       -     R     (arrival)      202    -     0     -       0 
  ALUFF/q_reg[65]/Q                        -       CK->Q F     DFFHQX4          4  8.0    68   247     247 
  regFile/g17835/Y                         -       A->Y  F     OR2X2            3  5.2    92   197     445 
  regFile/g17823/Y                         -       B->Y  R     NOR2X4           3  4.0    76    86     530 
  regFile/g17808/Y                         -       A->Y  F     INVX1            2  2.8    91    93     623 
  regFile/g17756/Y                         -       A->Y  F     OR2X2            2  4.9    89   206     830 
  regFile/g17718/Y                         -       A->Y  R     INVX1            1  1.8    59    79     909 
  regFile/RC_CG_HIER_INST25/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     909 
#----------------------------------------------------------------------------------------------------------

