#pragma once

#include <cuda_fp8.h>

namespace tensorrt_llm::kernels
{

namespace llama4_router_gemm
{
constexpr int GEMM_K = 5120;
constexpr int BLOCK_SIZE = 256;
constexpr int NUM_EXPERTS = 128;
constexpr int VEC_SIZE = 4;

} // namespace llama4_router_gemm

namespace llama4_qkv_gemm
{

constexpr int HIDDEN_IN = 5120;
constexpr int HIDDEN_OUT = 896;
constexpr int Q_HIDDEN_OUT = 640;

constexpr float FLOOR_SCALE = 8192.0;
constexpr float ATTN_SCALE = 0.1;

constexpr int BLOCK_SIZE = 128;
constexpr int WARP_SIZE = 32;
constexpr int WARP_PER_BLOCK = BLOCK_SIZE / WARP_SIZE;
// Use 8 for now, which results in LDG.64.
constexpr int VEC_SIZE = 8;

constexpr bool ENABLE_ACQBULK = 1;
constexpr bool ENABLE_PREFETCH = 1;
constexpr bool ENABLE_PREEXIT = 0;

} // namespace llama4_qkv_gemm

namespace llama4_fc_swiglu
{

constexpr int HIDDEN_IN = 5120;

constexpr int BLOCK_SIZE = 128;
constexpr int WARP_SIZE = 32;

constexpr bool ENABLE_ACQBULK = 1;
constexpr bool ENABLE_PREFETCH = 1;
constexpr bool ENABLE_PREEXIT = 1;

// Use 8 for now, which results in LDG.64.
constexpr int VEC_SIZE = 8;

} // namespace llama4_fc_swiglu

namespace llama4_fc_swiglu_tiled
{

constexpr int BLOCK_SIZE = 128;
constexpr int WARP_SIZE = 32;

// Use 8 for now, which results in LDG.64.
constexpr int VEC_SIZE = 8;

constexpr bool ENABLE_ACQBULK = 1;
constexpr bool ENABLE_PREFETCH = 0;
constexpr bool ENABLE_PREEXIT = 0;

} // namespace llama4_fc_swiglu_tiled

__device__ __forceinline__ float2 ffma2(float2 x, float2 y, float2 acc)
{
#if (defined(__CUDA_ARCH__) && (__CUDA_ARCH__ >= 1000))
    return __ffma2_rn(x, y, acc);
#else
    return make_float2(x.x * y.x + acc.x, x.y * y.y + acc.y);
#endif
}

__device__ __forceinline__ float silu(float x)
{
    return x / (1.0f + __expf(-x));
}

struct __align__(8) aligned_fp8x8
{
    __align__(8) __nv_fp8x4_e4m3 data[2];
};

} // namespace tensorrt_llm::kernels
