// Seed: 3926422400
module module_0 (
    output tri1 id_0,
    output wand module_0,
    input supply1 id_2
);
  wire id_4, id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input  wand id_2
);
  wire id_4, id_5, id_6;
  module_0(
      id_1, id_0, id_2
  );
  assign id_1 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  id_4(
      id_1, id_3
  );
  wire id_5;
  module_2(
      id_1, id_3, id_5, id_5, id_1
  );
endmodule
