Loading plugins phase: Elapsed time ==> 0s.159ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\tomas.gecas\Documents\Dropbox\Shared\PSOC\workspace 20171130\workspace 20171113\workspace 20171004\workspace\minunit_arch stendo 0927\minunit_arch\minunit_arch\stendo_MIS_WIRE.cydsn\stendo_MIS_WIRE.cyprj -d CY8C5468AXI-LP106 -s C:\Users\tomas.gecas\Documents\Dropbox\Shared\PSOC\workspace 20171130\workspace 20171113\workspace 20171004\workspace\minunit_arch stendo 0927\minunit_arch\minunit_arch\stendo_MIS_WIRE.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.329ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.129ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  stendo_MIS_WIRE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tomas.gecas\Documents\Dropbox\Shared\PSOC\workspace 20171130\workspace 20171113\workspace 20171004\workspace\minunit_arch stendo 0927\minunit_arch\minunit_arch\stendo_MIS_WIRE.cydsn\stendo_MIS_WIRE.cyprj -dcpsoc3 stendo_MIS_WIRE.v -verilog
======================================================================

======================================================================
Compiling:  stendo_MIS_WIRE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tomas.gecas\Documents\Dropbox\Shared\PSOC\workspace 20171130\workspace 20171113\workspace 20171004\workspace\minunit_arch stendo 0927\minunit_arch\minunit_arch\stendo_MIS_WIRE.cydsn\stendo_MIS_WIRE.cyprj -dcpsoc3 stendo_MIS_WIRE.v -verilog
======================================================================

======================================================================
Compiling:  stendo_MIS_WIRE.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tomas.gecas\Documents\Dropbox\Shared\PSOC\workspace 20171130\workspace 20171113\workspace 20171004\workspace\minunit_arch stendo 0927\minunit_arch\minunit_arch\stendo_MIS_WIRE.cydsn\stendo_MIS_WIRE.cyprj -dcpsoc3 -verilog stendo_MIS_WIRE.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Dec 14 16:15:13 2017


======================================================================
Compiling:  stendo_MIS_WIRE.v
Program  :   vpp
Options  :    -yv2 -q10 stendo_MIS_WIRE.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Dec 14 16:15:13 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'stendo_MIS_WIRE.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  stendo_MIS_WIRE.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tomas.gecas\Documents\Dropbox\Shared\PSOC\workspace 20171130\workspace 20171113\workspace 20171004\workspace\minunit_arch stendo 0927\minunit_arch\minunit_arch\stendo_MIS_WIRE.cydsn\stendo_MIS_WIRE.cyprj -dcpsoc3 -verilog stendo_MIS_WIRE.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Dec 14 16:15:14 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\tomas.gecas\Documents\Dropbox\Shared\PSOC\workspace 20171130\workspace 20171113\workspace 20171004\workspace\minunit_arch stendo 0927\minunit_arch\minunit_arch\stendo_MIS_WIRE.cydsn\codegentemp\stendo_MIS_WIRE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\tomas.gecas\Documents\Dropbox\Shared\PSOC\workspace 20171130\workspace 20171113\workspace 20171004\workspace\minunit_arch stendo 0927\minunit_arch\minunit_arch\stendo_MIS_WIRE.cydsn\codegentemp\stendo_MIS_WIRE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  stendo_MIS_WIRE.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tomas.gecas\Documents\Dropbox\Shared\PSOC\workspace 20171130\workspace 20171113\workspace 20171004\workspace\minunit_arch stendo 0927\minunit_arch\minunit_arch\stendo_MIS_WIRE.cydsn\stendo_MIS_WIRE.cyprj -dcpsoc3 -verilog stendo_MIS_WIRE.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Dec 14 16:15:16 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\tomas.gecas\Documents\Dropbox\Shared\PSOC\workspace 20171130\workspace 20171113\workspace 20171004\workspace\minunit_arch stendo 0927\minunit_arch\minunit_arch\stendo_MIS_WIRE.cydsn\codegentemp\stendo_MIS_WIRE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\tomas.gecas\Documents\Dropbox\Shared\PSOC\workspace 20171130\workspace 20171113\workspace 20171004\workspace\minunit_arch stendo 0927\minunit_arch\minunit_arch\stendo_MIS_WIRE.cydsn\codegentemp\stendo_MIS_WIRE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:reset_sr\
	Net_37
	Net_38
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_33
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	Net_2224
	Net_2225
	\QuadDec_1:Net_1129\
	\QuadDec_1:Cnt16:Net_82\
	\QuadDec_1:Cnt16:Net_95\
	\QuadDec_1:Cnt16:Net_91\
	\QuadDec_1:Cnt16:Net_102\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_1478
	Net_1470
	\PulseCounter_1:Net_82\
	\PulseCounter_1:Net_95\
	\PulseCounter_1:Net_91\
	\PulseCounter_1:Net_102\
	\PulseCounter_1:CounterUDB:ctrl_cmod_2\
	\PulseCounter_1:CounterUDB:ctrl_cmod_1\
	\PulseCounter_1:CounterUDB:ctrl_cmod_0\
	Net_1469
	Net_2715
	Net_3042
	\SPIM_CS:control_out_0\
	Net_2915
	Net_2916
	Net_2917
	Net_2918
	Net_2919
	Net_2920
	Net_2921
	Net_2707
	\PulseCounter_2:Net_82\
	\PulseCounter_2:Net_95\
	\PulseCounter_2:Net_91\
	\PulseCounter_2:Net_102\
	\PulseCounter_2:CounterUDB:ctrl_cmod_2\
	\PulseCounter_2:CounterUDB:ctrl_cmod_1\
	\PulseCounter_2:CounterUDB:ctrl_cmod_0\
	Net_2706
	\Timestamp:Net_260\
	Net_2687
	\Timestamp:TimerUDB:ctrl_ten\
	\Timestamp:TimerUDB:ctrl_cmode_0\
	\Timestamp:TimerUDB:ctrl_tmode_1\
	\Timestamp:TimerUDB:ctrl_tmode_0\
	\Timestamp:TimerUDB:ctrl_ic_1\
	\Timestamp:TimerUDB:ctrl_ic_0\
	Net_2691
	\Timestamp:Net_102\
	\Timestamp:Net_266\
	Net_3062
	\MIS_Debug:control_out_0\
	Net_3027
	Net_3028
	Net_3029
	Net_3030
	Net_3031
	Net_3032
	Net_3033
	\SPIS:BSPIS:dpMISO_fifo_not_empty\
	\SPIS:BSPIS:control_7\
	\SPIS:BSPIS:control_6\
	\SPIS:BSPIS:control_5\
	\SPIS:BSPIS:control_4\
	\SPIS:BSPIS:control_3\
	\SPIS:BSPIS:control_2\
	\SPIS:BSPIS:control_1\
	\SPIS:BSPIS:control_0\
	\SPIS:Net_182\
	\SPIS:BSPIS:dpcounter_zero\
	Net_2900
	\SPIM:BSPIM:mosi_after_ld\
	\SPIM:BSPIM:so_send\
	\SPIM:BSPIM:mosi_fin\
	\SPIM:BSPIM:mosi_cpha_0\
	\SPIM:BSPIM:mosi_cpha_1\
	\SPIM:BSPIM:pre_mosi\
	\SPIM:BSPIM:dpcounter_zero\
	\SPIM:BSPIM:control_7\
	\SPIM:BSPIM:control_6\
	\SPIM:BSPIM:control_5\
	\SPIM:BSPIM:control_4\
	\SPIM:BSPIM:control_3\
	\SPIM:BSPIM:control_2\
	\SPIM:BSPIM:control_1\
	\SPIM:BSPIM:control_0\
	\SPIM:Net_294\
	Net_2852
	\PulseCounter_3:Net_82\
	\PulseCounter_3:Net_95\
	\PulseCounter_3:Net_91\
	\PulseCounter_3:Net_102\
	\PulseCounter_3:CounterUDB:ctrl_cmod_2\
	\PulseCounter_3:CounterUDB:ctrl_cmod_1\
	\PulseCounter_3:CounterUDB:ctrl_cmod_0\
	Net_2851
	Net_2860
	Net_2876
	\PulseCounter_4:Net_82\
	\PulseCounter_4:Net_95\
	\PulseCounter_4:Net_91\
	\PulseCounter_4:Net_102\
	\PulseCounter_4:CounterUDB:ctrl_cmod_2\
	\PulseCounter_4:CounterUDB:ctrl_cmod_1\
	\PulseCounter_4:CounterUDB:ctrl_cmod_0\
	Net_2875
	Net_2884
	\QuadDec_2:Net_1123\
	\QuadDec_2:Cnt8:Net_82\
	\QuadDec_2:Cnt8:Net_95\
	\QuadDec_2:Cnt8:Net_91\
	\QuadDec_2:Cnt8:Net_102\
	\QuadDec_2:Cnt8:CounterUDB:ctrl_cmod_2\
	\QuadDec_2:Cnt8:CounterUDB:ctrl_cmod_1\
	\QuadDec_2:Cnt8:CounterUDB:ctrl_cmod_0\


Deleted 142 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:HalfDuplexSend\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalParityType_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalParityType_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \UART_1:BUART:tx_hd_send_break\
Aliasing zero to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_status_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__SW1_LED2_net_0 to one
Aliasing tmpOE__LED1_net_0 to one
Aliasing tmpOE__ctrl_in5_net_0 to one
Aliasing tmpOE__ctrl_in4_net_0 to one
Aliasing tmpOE__ctrl_in3_net_0 to one
Aliasing tmpOE__ctrl_in2_net_0 to one
Aliasing tmpOE__DIO4_net_0 to one
Aliasing tmpOE__DIO3_net_0 to one
Aliasing tmpOE__ADR0_net_0 to one
Aliasing tmpOE__ADR1_net_0 to one
Aliasing tmpOE__mst_clk_net_0 to one
Aliasing tmpOE__mst_cs_net_0 to one
Aliasing tmpOE__mst_mosi_net_0 to one
Aliasing tmpOE__mst_miso_net_0 to one
Aliasing tmpOE__ctrl_out4_net_0 to one
Aliasing tmpOE__ctrl_out0_net_0 to one
Aliasing tmpOE__ctrl_out5_net_0 to one
Aliasing \MIS_Reg:clk\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \MIS_Reg:rst\ to \UART_1:BUART:tx_hd_send_break\
Aliasing tmpOE__ctrl_out3_net_0 to one
Aliasing tmpOE__ctrl_out2_net_0 to one
Aliasing tmpOE__ctrl_out1_net_0 to one
Aliasing \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \QuadDec_1:Cnt16:CounterUDB:capt_rising\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \QuadDec_1:Cnt16:CounterUDB:underflow\ to \QuadDec_1:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_1:Cnt16:CounterUDB:tc_i\ to \QuadDec_1:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_1:bQuadDec:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \QuadDec_1:bQuadDec:status_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \QuadDec_1:bQuadDec:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \QuadDec_1:Net_1229\ to one
Aliasing tmpOE__ADR2_net_0 to one
Aliasing Net_1064 to \UART_1:BUART:tx_hd_send_break\
Aliasing tmpOE__Pin_2_net_0 to one
Aliasing tmpOE__DIO1_net_0 to one
Aliasing \BurstTimeout_1:Net_260\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \BurstTimeout_1:Net_102\ to one
Aliasing \PulseCounter_1:Net_89\ to one
Aliasing \PulseCounter_1:CounterUDB:ctrl_capmode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PulseCounter_1:CounterUDB:ctrl_capmode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PulseCounter_1:CounterUDB:capt_rising\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PulseCounter_1:CounterUDB:tc_i\ to \PulseCounter_1:CounterUDB:reload_tc\
Aliasing Net_2686 to \UART_1:BUART:tx_hd_send_break\
Aliasing tmpOE__DIO2_net_0 to one
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing tmpOE__Pin_4_net_0 to one
Aliasing tmpOE__Pin_3_net_0 to one
Aliasing \BurstTimeout_2:Net_260\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \BurstTimeout_2:Net_102\ to one
Aliasing Net_2704 to \UART_1:BUART:tx_hd_send_break\
Aliasing tmpOE__LED2_net_0 to one
Aliasing \SPIM_CS:clk\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPIM_CS:rst\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PulseCounter_2:Net_89\ to one
Aliasing \PulseCounter_2:CounterUDB:ctrl_capmode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PulseCounter_2:CounterUDB:ctrl_capmode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PulseCounter_2:CounterUDB:capt_rising\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PulseCounter_2:CounterUDB:tc_i\ to \PulseCounter_2:CounterUDB:reload_tc\
Aliasing \Timestamp:TimerUDB:ctrl_cmode_1\ to one
Aliasing \Timestamp:TimerUDB:trigger_enable\ to one
Aliasing \Timestamp:TimerUDB:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Timestamp:TimerUDB:status_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Timestamp:TimerUDB:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Timestamp:TimerUDB:status_0\ to \Timestamp:TimerUDB:tc_i\
Aliasing tmpOE__slc_cs_net_0 to one
Aliasing \MIS_Debug:clk\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \MIS_Debug:rst\ to \UART_1:BUART:tx_hd_send_break\
Aliasing tmpOE__SIG1_net_0 to one
Aliasing tmpOE__slv_mosi_net_0 to one
Aliasing tmpOE__slv_miso_net_0 to one
Aliasing tmpOE__slv_clk_net_0 to one
Aliasing \SPIS:BSPIS:tx_status_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPIS:BSPIS:tx_status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPIS:BSPIS:tx_status_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPIS:BSPIS:rx_status_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPIS:BSPIS:rx_status_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPIS:BSPIS:rx_status_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPIS:BSPIS:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPIS:BSPIS:sR8:Dp:cs_addr_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPIM:Net_276\ to \SPIS:Net_81\
Aliasing \SPIM:BSPIM:pol_supprt\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPIM:BSPIM:tx_status_3\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:tx_status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPIM:BSPIM:tx_status_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPIM:BSPIM:rx_status_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPIM:BSPIM:rx_status_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPIM:BSPIM:rx_status_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPIM:BSPIM:rx_status_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPIM:Net_289\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PulseCounter_3:Net_89\ to one
Aliasing \PulseCounter_3:CounterUDB:ctrl_capmode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PulseCounter_3:CounterUDB:ctrl_capmode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PulseCounter_3:CounterUDB:capt_rising\ to \UART_1:BUART:tx_hd_send_break\
Aliasing Net_2849 to \UART_1:BUART:tx_hd_send_break\
Aliasing \PulseCounter_3:CounterUDB:tc_i\ to \PulseCounter_3:CounterUDB:reload_tc\
Aliasing \BurstTimeout_3:Net_260\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \BurstTimeout_3:Net_102\ to one
Aliasing tmpOE__Pin_5_net_0 to one
Aliasing tmpOE__Pin_6_net_0 to one
Aliasing \PulseCounter_4:Net_89\ to one
Aliasing \PulseCounter_4:CounterUDB:ctrl_capmode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PulseCounter_4:CounterUDB:ctrl_capmode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PulseCounter_4:CounterUDB:capt_rising\ to \UART_1:BUART:tx_hd_send_break\
Aliasing Net_2873 to \UART_1:BUART:tx_hd_send_break\
Aliasing \PulseCounter_4:CounterUDB:tc_i\ to \PulseCounter_4:CounterUDB:reload_tc\
Aliasing \BurstTimeout_4:Net_260\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \BurstTimeout_4:Net_102\ to one
Aliasing tmpOE__Pin_7_net_0 to one
Aliasing tmpOE__Pin_8_net_0 to one
Aliasing \QuadDec_2:Cnt8:CounterUDB:ctrl_capmode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \QuadDec_2:Cnt8:CounterUDB:ctrl_capmode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \QuadDec_2:Cnt8:CounterUDB:capt_rising\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \QuadDec_2:Cnt8:CounterUDB:underflow\ to \QuadDec_2:Cnt8:CounterUDB:status_1\
Aliasing \QuadDec_2:Cnt8:CounterUDB:tc_i\ to \QuadDec_2:Cnt8:CounterUDB:reload_tc\
Aliasing \QuadDec_2:bQuadDec:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \QuadDec_2:bQuadDec:status_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \QuadDec_2:bQuadDec:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \QuadDec_2:Net_1229\ to one
Aliasing \UART_1:BUART:reset_reg\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_break_status\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \EdgeDetect_5:last\\D\ to \SPIS:BSPIS:cnt_reset\
Aliasing \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \PulseCounter_1:CounterUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PulseCounter_1:CounterUDB:cmp_out_reg_i\\D\ to \PulseCounter_1:CounterUDB:prevCompare\\D\
Aliasing \PulseCounter_2:CounterUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PulseCounter_2:CounterUDB:cmp_out_reg_i\\D\ to \PulseCounter_2:CounterUDB:prevCompare\\D\
Aliasing \Timestamp:TimerUDB:capture_last\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Timestamp:TimerUDB:hwEnable_reg\\D\ to \Timestamp:TimerUDB:run_mode\
Aliasing \Timestamp:TimerUDB:capture_out_reg_i\\D\ to \Timestamp:TimerUDB:capt_fifo_load_int\
Aliasing \EdgeDetect_3:last\\D\ to \EdgeDetect_4:last\\D\
Aliasing \SPIM:BSPIM:so_send_reg\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPIM:BSPIM:mosi_pre_reg\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \SPIM:BSPIM:dpcounter_one_reg\\D\ to \SPIM:BSPIM:load_rx_data\
Aliasing \PulseCounter_3:CounterUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PulseCounter_3:CounterUDB:cmp_out_reg_i\\D\ to \PulseCounter_3:CounterUDB:prevCompare\\D\
Aliasing \PulseCounter_4:CounterUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PulseCounter_4:CounterUDB:cmp_out_reg_i\\D\ to \PulseCounter_4:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_2:Cnt8:CounterUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \QuadDec_2:Cnt8:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_2:Cnt8:CounterUDB:prevCompare\\D\
Removing Lhs of wire \UART_1:Net_61\[2] = \UART_1:Net_9\[1]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[8] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[9] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[10] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[11] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[12] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[13] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[14] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[26] = \UART_1:BUART:tx_bitclk_dp\[63]
Removing Rhs of wire zero[27] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[73] = \UART_1:BUART:tx_counter_dp\[64]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[74] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[75] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[76] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[78] = \UART_1:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[80] = \UART_1:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[140] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[148] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[159]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[150] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[160]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[151] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[176]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[152] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[190]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[153] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[154]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[154] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[155] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[156]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[156] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[164] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[165] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[166] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[167] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[168] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[169] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[170] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[171] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[172] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[173] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[178] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[179] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[180] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[181] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[182] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[183] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[184] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[185] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[186] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[187] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[194] = zero[27]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[195] = \UART_1:BUART:rx_parity_error_status\[196]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[197] = \UART_1:BUART:rx_stop_bit_error\[198]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[208] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[257]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[212] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[279]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[213] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[214] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[215] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[216] = \UART_1:BUART:sRX:MODIN4_6\[217]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[217] = \UART_1:BUART:rx_count_6\[135]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[218] = \UART_1:BUART:sRX:MODIN4_5\[219]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[219] = \UART_1:BUART:rx_count_5\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[220] = \UART_1:BUART:sRX:MODIN4_4\[221]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[221] = \UART_1:BUART:rx_count_4\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[222] = \UART_1:BUART:sRX:MODIN4_3\[223]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[223] = \UART_1:BUART:rx_count_3\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[224] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[225] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[226] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[227] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[228] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[229] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[230] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[231] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[232] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[233] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[234] = \UART_1:BUART:rx_count_6\[135]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[235] = \UART_1:BUART:rx_count_5\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[236] = \UART_1:BUART:rx_count_4\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[237] = \UART_1:BUART:rx_count_3\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[238] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[239] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[240] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[241] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[242] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[243] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[244] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[259] = \UART_1:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[260] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[261] = \UART_1:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[262] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[263] = \UART_1:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[264] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[266] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[267] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[268] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire tmpOE__Rx_1_net_0[290] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[295] = one[4]
Removing Lhs of wire tmpOE__SW1_LED2_net_0[311] = one[4]
Removing Lhs of wire tmpOE__LED1_net_0[317] = one[4]
Removing Lhs of wire tmpOE__ctrl_in5_net_0[323] = one[4]
Removing Lhs of wire tmpOE__ctrl_in4_net_0[329] = one[4]
Removing Lhs of wire tmpOE__ctrl_in3_net_0[335] = one[4]
Removing Lhs of wire tmpOE__ctrl_in2_net_0[341] = one[4]
Removing Lhs of wire tmpOE__DIO4_net_0[347] = one[4]
Removing Lhs of wire tmpOE__DIO3_net_0[353] = one[4]
Removing Lhs of wire tmpOE__ADR0_net_0[359] = one[4]
Removing Lhs of wire tmpOE__ADR1_net_0[366] = one[4]
Removing Lhs of wire tmpOE__mst_clk_net_0[378] = one[4]
Removing Lhs of wire tmpOE__mst_cs_net_0[385] = one[4]
Removing Lhs of wire tmpOE__mst_mosi_net_0[392] = one[4]
Removing Rhs of wire Net_3056[393] = \SPIM:BSPIM:mosi_reg\[1291]
Removing Lhs of wire tmpOE__mst_miso_net_0[399] = one[4]
Removing Lhs of wire tmpOE__ctrl_out4_net_0[405] = one[4]
Removing Rhs of wire Net_2266[406] = \MIS_Reg:control_out_4\[435]
Removing Rhs of wire Net_2266[406] = \MIS_Reg:control_4\[445]
Removing Lhs of wire tmpOE__ctrl_out0_net_0[412] = one[4]
Removing Lhs of wire tmpOE__ctrl_out5_net_0[419] = one[4]
Removing Rhs of wire Net_2265[420] = \MIS_Reg:control_out_5\[436]
Removing Rhs of wire Net_2265[420] = \MIS_Reg:control_5\[444]
Removing Lhs of wire \MIS_Reg:clk\[425] = zero[27]
Removing Lhs of wire \MIS_Reg:rst\[426] = zero[27]
Removing Rhs of wire rst0[427] = \MIS_Reg:control_out_0\[428]
Removing Rhs of wire rst0[427] = \MIS_Reg:control_0\[449]
Removing Rhs of wire rst[429] = \MIS_Reg:control_out_1\[430]
Removing Rhs of wire rst[429] = \MIS_Reg:control_1\[448]
Removing Rhs of wire ctr_0[431] = \MIS_Reg:control_out_2\[432]
Removing Rhs of wire ctr_0[431] = \MIS_Reg:control_2\[447]
Removing Rhs of wire Net_2267[433] = \MIS_Reg:control_out_3\[434]
Removing Rhs of wire Net_2267[433] = \MIS_Reg:control_3\[446]
Removing Lhs of wire \MIS_Stat:status_0\[450] = BurstDetector_1[451]
Removing Rhs of wire BurstDetector_1[451] = cy_srff_4[828]
Removing Lhs of wire \MIS_Stat:status_1\[452] = BurstDetector_2[453]
Removing Rhs of wire BurstDetector_2[453] = cy_srff_6[862]
Removing Lhs of wire \MIS_Stat:status_2\[454] = BurstDetector_3[455]
Removing Rhs of wire BurstDetector_3[455] = cy_srff_9[1497]
Removing Lhs of wire \MIS_Stat:status_3\[456] = BurstDetector_4[457]
Removing Rhs of wire BurstDetector_4[457] = cy_srff_12[1633]
Removing Lhs of wire \MIS_Stat:status_4\[458] = PulseCounterEN_1[459]
Removing Rhs of wire PulseCounterEN_1[459] = cy_srff_3[819]
Removing Lhs of wire \MIS_Stat:status_5\[460] = PulseCounterEN_2[461]
Removing Rhs of wire PulseCounterEN_2[461] = cy_srff_5[866]
Removing Lhs of wire \MIS_Stat:status_6\[462] = PulseCounterEN_3[463]
Removing Rhs of wire PulseCounterEN_3[463] = cy_srff_8[1491]
Removing Lhs of wire \MIS_Stat:status_7\[464] = PulseCounterEN_4[465]
Removing Rhs of wire PulseCounterEN_4[465] = cy_srff_11[1627]
Removing Lhs of wire tmpOE__ctrl_out3_net_0[472] = one[4]
Removing Lhs of wire tmpOE__ctrl_out2_net_0[479] = one[4]
Removing Lhs of wire tmpOE__ctrl_out1_net_0[485] = one[4]
Removing Rhs of wire \QuadDec_1:Net_1275\[493] = \QuadDec_1:Cnt16:Net_49\[494]
Removing Rhs of wire \QuadDec_1:Net_1275\[493] = \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\[550]
Removing Lhs of wire \QuadDec_1:Cnt16:Net_89\[496] = \QuadDec_1:Net_1251\[497]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\[506] = zero[27]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\[507] = zero[27]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_enable\[519] = \QuadDec_1:Cnt16:CounterUDB:control_7\[511]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:capt_rising\[521] = zero[27]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:capt_falling\[522] = \QuadDec_1:Cnt16:CounterUDB:prevCapture\[520]
Removing Rhs of wire \QuadDec_1:Net_1260\[526] = \QuadDec_1:bQuadDec:state_2\[662]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:final_enable\[528] = \QuadDec_1:Cnt16:CounterUDB:control_7\[511]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:counter_enable\[529] = \QuadDec_1:Cnt16:CounterUDB:control_7\[511]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_0\[530] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_status\[531]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_1\[532] = \QuadDec_1:Cnt16:CounterUDB:per_zero\[533]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_2\[534] = \QuadDec_1:Cnt16:CounterUDB:overflow_status\[535]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_3\[536] = \QuadDec_1:Cnt16:CounterUDB:underflow_status\[537]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:status_4\[538] = \QuadDec_1:Cnt16:CounterUDB:hwCapture\[524]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_5\[539] = \QuadDec_1:Cnt16:CounterUDB:fifo_full\[540]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_6\[541] = \QuadDec_1:Cnt16:CounterUDB:fifo_nempty\[542]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:overflow\[544] = \QuadDec_1:Cnt16:CounterUDB:per_FF\[545]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:underflow\[546] = \QuadDec_1:Cnt16:CounterUDB:status_1\[532]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:tc_i\[549] = \QuadDec_1:Cnt16:CounterUDB:reload_tc\[527]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[551] = \QuadDec_1:Cnt16:CounterUDB:cmp_equal\[552]
Removing Rhs of wire \QuadDec_1:Net_1264\[555] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\[554]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:dp_dir\[559] = \QuadDec_1:Net_1251\[497]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_2\[560] = \QuadDec_1:Net_1251\[497]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_1\[561] = \QuadDec_1:Cnt16:CounterUDB:count_enable\[558]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_0\[562] = \QuadDec_1:Cnt16:CounterUDB:reload\[525]
Removing Lhs of wire \QuadDec_1:Net_1290\[639] = \QuadDec_1:Net_1275\[493]
Removing Lhs of wire \QuadDec_1:bQuadDec:index_filt\[660] = \QuadDec_1:Net_1232\[661]
Removing Lhs of wire \QuadDec_1:Net_1232\[661] = one[4]
Removing Rhs of wire \QuadDec_1:bQuadDec:error\[663] = \QuadDec_1:bQuadDec:state_3\[664]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_0\[667] = \QuadDec_1:Net_530\[668]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_1\[669] = \QuadDec_1:Net_611\[670]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_2\[671] = \QuadDec_1:Net_1260\[526]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_3\[672] = \QuadDec_1:bQuadDec:error\[663]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_4\[673] = zero[27]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_5\[674] = zero[27]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_6\[675] = zero[27]
Removing Lhs of wire \QuadDec_1:Net_1229\[680] = one[4]
Removing Lhs of wire \QuadDec_1:Net_1272\[681] = \QuadDec_1:Net_1264\[555]
Removing Lhs of wire tmpOE__ADR2_net_0[690] = one[4]
Removing Rhs of wire Net_2619[698] = cy_srff_1[721]
Removing Lhs of wire Net_1064[700] = zero[27]
Removing Lhs of wire tmpOE__Pin_2_net_0[702] = one[4]
Removing Lhs of wire tmpOE__DIO1_net_0[708] = one[4]
Removing Lhs of wire \BurstTimeout_1:Net_260\[713] = zero[27]
Removing Lhs of wire \BurstTimeout_1:Net_266\[714] = one[4]
Removing Rhs of wire Net_1414[719] = \BurstTimeout_1:Net_51\[715]
Removing Lhs of wire \BurstTimeout_1:Net_102\[720] = one[4]
Removing Rhs of wire Net_1468[724] = \PulseCounter_1:Net_49\[725]
Removing Rhs of wire Net_1468[724] = \PulseCounter_1:CounterUDB:tc_reg_i\[780]
Removing Lhs of wire \PulseCounter_1:Net_89\[727] = one[4]
Removing Lhs of wire \PulseCounter_1:CounterUDB:ctrl_capmode_1\[736] = zero[27]
Removing Lhs of wire \PulseCounter_1:CounterUDB:ctrl_capmode_0\[737] = zero[27]
Removing Lhs of wire \PulseCounter_1:CounterUDB:ctrl_enable\[749] = \PulseCounter_1:CounterUDB:control_7\[741]
Removing Lhs of wire \PulseCounter_1:CounterUDB:capt_rising\[751] = zero[27]
Removing Lhs of wire \PulseCounter_1:CounterUDB:capt_falling\[752] = \PulseCounter_1:CounterUDB:prevCapture\[750]
Removing Lhs of wire \PulseCounter_1:CounterUDB:counter_enable\[758] = \PulseCounter_1:CounterUDB:final_enable\[757]
Removing Rhs of wire \PulseCounter_1:CounterUDB:status_0\[759] = \PulseCounter_1:CounterUDB:cmp_out_status\[760]
Removing Rhs of wire \PulseCounter_1:CounterUDB:status_1\[761] = \PulseCounter_1:CounterUDB:per_zero\[762]
Removing Rhs of wire \PulseCounter_1:CounterUDB:status_2\[763] = \PulseCounter_1:CounterUDB:overflow_status\[764]
Removing Rhs of wire \PulseCounter_1:CounterUDB:status_3\[765] = \PulseCounter_1:CounterUDB:underflow_status\[766]
Removing Lhs of wire \PulseCounter_1:CounterUDB:status_4\[767] = \PulseCounter_1:CounterUDB:hwCapture\[754]
Removing Rhs of wire \PulseCounter_1:CounterUDB:status_5\[768] = \PulseCounter_1:CounterUDB:fifo_full\[769]
Removing Rhs of wire \PulseCounter_1:CounterUDB:status_6\[770] = \PulseCounter_1:CounterUDB:fifo_nempty\[771]
Removing Lhs of wire \PulseCounter_1:CounterUDB:dp_dir\[774] = one[4]
Removing Lhs of wire \PulseCounter_1:CounterUDB:tc_i\[779] = \PulseCounter_1:CounterUDB:reload_tc\[756]
Removing Rhs of wire \PulseCounter_1:CounterUDB:cmp_out_i\[781] = \PulseCounter_1:CounterUDB:cmp_less\[782]
Removing Lhs of wire \PulseCounter_1:CounterUDB:cs_addr_2\[788] = one[4]
Removing Lhs of wire \PulseCounter_1:CounterUDB:cs_addr_1\[789] = \PulseCounter_1:CounterUDB:count_enable\[787]
Removing Lhs of wire \PulseCounter_1:CounterUDB:cs_addr_0\[790] = \PulseCounter_1:CounterUDB:reload\[755]
Removing Rhs of wire Net_1693[820] = \demux_1:tmp__demux_1_0_reg\[822]
Removing Rhs of wire Net_1695[824] = \demux_1:tmp__demux_1_1_reg\[823]
Removing Lhs of wire Net_2686[825] = zero[27]
Removing Rhs of wire Net_2692[827] = \Timestamp:Net_53\[1021]
Removing Rhs of wire Net_2692[827] = \Timestamp:TimerUDB:tc_reg_i\[1053]
Removing Lhs of wire tmpOE__DIO2_net_0[831] = one[4]
Removing Lhs of wire tmpOE__Pin_1_net_0[836] = one[4]
Removing Rhs of wire Net_2705[842] = \PulseCounter_2:Net_49\[923]
Removing Rhs of wire Net_2705[842] = \PulseCounter_2:CounterUDB:tc_reg_i\[978]
Removing Lhs of wire tmpOE__Pin_4_net_0[844] = one[4]
Removing Lhs of wire tmpOE__Pin_3_net_0[850] = one[4]
Removing Rhs of wire Net_2721[857] = cy_srff_2[870]
Removing Rhs of wire Net_2726[861] = \demux_2:tmp__demux_2_1_reg\[864]
Removing Rhs of wire Net_2724[865] = \demux_2:tmp__demux_2_0_reg\[863]
Removing Rhs of wire Net_2720[871] = \BurstTimeout_2:Net_51\[877]
Removing Lhs of wire \BurstTimeout_2:Net_260\[875] = zero[27]
Removing Lhs of wire \BurstTimeout_2:Net_266\[876] = one[4]
Removing Lhs of wire \BurstTimeout_2:Net_102\[881] = one[4]
Removing Lhs of wire Net_2704[882] = zero[27]
Removing Lhs of wire tmpOE__LED2_net_0[888] = one[4]
Removing Lhs of wire \SPIM_CS:clk\[893] = zero[27]
Removing Lhs of wire \SPIM_CS:rst\[894] = zero[27]
Removing Lhs of wire \PulseCounter_2:Net_89\[925] = one[4]
Removing Lhs of wire \PulseCounter_2:CounterUDB:ctrl_capmode_1\[934] = zero[27]
Removing Lhs of wire \PulseCounter_2:CounterUDB:ctrl_capmode_0\[935] = zero[27]
Removing Lhs of wire \PulseCounter_2:CounterUDB:ctrl_enable\[947] = \PulseCounter_2:CounterUDB:control_7\[939]
Removing Lhs of wire \PulseCounter_2:CounterUDB:capt_rising\[949] = zero[27]
Removing Lhs of wire \PulseCounter_2:CounterUDB:capt_falling\[950] = \PulseCounter_2:CounterUDB:prevCapture\[948]
Removing Lhs of wire \PulseCounter_2:CounterUDB:counter_enable\[956] = \PulseCounter_2:CounterUDB:final_enable\[955]
Removing Rhs of wire \PulseCounter_2:CounterUDB:status_0\[957] = \PulseCounter_2:CounterUDB:cmp_out_status\[958]
Removing Rhs of wire \PulseCounter_2:CounterUDB:status_1\[959] = \PulseCounter_2:CounterUDB:per_zero\[960]
Removing Rhs of wire \PulseCounter_2:CounterUDB:status_2\[961] = \PulseCounter_2:CounterUDB:overflow_status\[962]
Removing Rhs of wire \PulseCounter_2:CounterUDB:status_3\[963] = \PulseCounter_2:CounterUDB:underflow_status\[964]
Removing Lhs of wire \PulseCounter_2:CounterUDB:status_4\[965] = \PulseCounter_2:CounterUDB:hwCapture\[952]
Removing Rhs of wire \PulseCounter_2:CounterUDB:status_5\[966] = \PulseCounter_2:CounterUDB:fifo_full\[967]
Removing Rhs of wire \PulseCounter_2:CounterUDB:status_6\[968] = \PulseCounter_2:CounterUDB:fifo_nempty\[969]
Removing Lhs of wire \PulseCounter_2:CounterUDB:dp_dir\[972] = one[4]
Removing Lhs of wire \PulseCounter_2:CounterUDB:tc_i\[977] = \PulseCounter_2:CounterUDB:reload_tc\[954]
Removing Rhs of wire \PulseCounter_2:CounterUDB:cmp_out_i\[979] = \PulseCounter_2:CounterUDB:cmp_less\[980]
Removing Lhs of wire \PulseCounter_2:CounterUDB:cs_addr_2\[986] = one[4]
Removing Lhs of wire \PulseCounter_2:CounterUDB:cs_addr_1\[987] = \PulseCounter_2:CounterUDB:count_enable\[985]
Removing Lhs of wire \PulseCounter_2:CounterUDB:cs_addr_0\[988] = \PulseCounter_2:CounterUDB:reload\[953]
Removing Lhs of wire \Timestamp:TimerUDB:ctrl_enable\[1035] = \Timestamp:TimerUDB:control_7\[1027]
Removing Lhs of wire \Timestamp:TimerUDB:ctrl_cmode_1\[1037] = one[4]
Removing Rhs of wire \Timestamp:TimerUDB:timer_enable\[1046] = \Timestamp:TimerUDB:runmode_enable\[1058]
Removing Rhs of wire \Timestamp:TimerUDB:run_mode\[1047] = \Timestamp:TimerUDB:hwEnable\[1048]
Removing Lhs of wire \Timestamp:TimerUDB:run_mode\[1047] = \Timestamp:TimerUDB:control_7\[1027]
Removing Lhs of wire \Timestamp:TimerUDB:trigger_enable\[1050] = one[4]
Removing Lhs of wire \Timestamp:TimerUDB:tc_i\[1052] = \Timestamp:TimerUDB:status_tc\[1049]
Removing Lhs of wire \Timestamp:TimerUDB:capt_fifo_load_int\[1057] = \Timestamp:TimerUDB:capt_fifo_load\[1045]
Removing Lhs of wire \Timestamp:TimerUDB:status_6\[1060] = zero[27]
Removing Lhs of wire \Timestamp:TimerUDB:status_5\[1061] = zero[27]
Removing Lhs of wire \Timestamp:TimerUDB:status_4\[1062] = zero[27]
Removing Lhs of wire \Timestamp:TimerUDB:status_0\[1063] = \Timestamp:TimerUDB:status_tc\[1049]
Removing Lhs of wire \Timestamp:TimerUDB:status_1\[1064] = \Timestamp:TimerUDB:capt_fifo_load\[1045]
Removing Rhs of wire \Timestamp:TimerUDB:status_2\[1065] = \Timestamp:TimerUDB:fifo_full\[1066]
Removing Rhs of wire \Timestamp:TimerUDB:status_3\[1067] = \Timestamp:TimerUDB:fifo_nempty\[1068]
Removing Lhs of wire \Timestamp:TimerUDB:cs_addr_2\[1070] = zero[27]
Removing Lhs of wire \Timestamp:TimerUDB:cs_addr_1\[1071] = \Timestamp:TimerUDB:trig_reg\[1059]
Removing Lhs of wire \Timestamp:TimerUDB:cs_addr_0\[1072] = \Timestamp:TimerUDB:per_zero\[1051]
Removing Lhs of wire tmpOE__slc_cs_net_0[1106] = one[4]
Removing Lhs of wire \MIS_Debug:clk\[1119] = zero[27]
Removing Lhs of wire \MIS_Debug:rst\[1120] = zero[27]
Removing Lhs of wire tmpOE__SIG1_net_0[1147] = one[4]
Removing Lhs of wire tmpOE__slv_mosi_net_0[1152] = one[4]
Removing Lhs of wire tmpOE__slv_miso_net_0[1158] = one[4]
Removing Lhs of wire tmpOE__slv_clk_net_0[1165] = one[4]
Removing Lhs of wire \SPIS:BSPIS:cnt_reset\[1170] = Net_2213[469]
Removing Rhs of wire \SPIS:BSPIS:tx_load\[1172] = \SPIS:BSPIS:load\[1173]
Removing Rhs of wire \SPIS:BSPIS:tx_load\[1172] = \SPIS:BSPIS:dpcounter_one\[1190]
Removing Lhs of wire \SPIS:BSPIS:prc_clk_src\[1180] = Net_3049[1166]
Removing Lhs of wire \SPIS:Net_81\[1183] = ccc[1274]
Removing Lhs of wire \SPIS:BSPIS:tx_status_2\[1202] = \SPIS:BSPIS:miso_tx_empty_reg_fin\[1193]
Removing Rhs of wire \SPIS:BSPIS:tx_status_1\[1203] = \SPIS:BSPIS:dpMISO_fifo_not_full\[1204]
Removing Lhs of wire \SPIS:BSPIS:tx_status_6\[1205] = \SPIS:BSPIS:byte_complete\[1174]
Removing Lhs of wire \SPIS:BSPIS:rx_status_3\[1208] = \SPIS:BSPIS:dpMOSI_fifo_not_empty\[1207]
Removing Lhs of wire \SPIS:BSPIS:rx_status_5\[1209] = \SPIS:BSPIS:rx_buf_overrun\[1177]
Removing Lhs of wire \SPIS:BSPIS:rx_status_6\[1210] = \SPIS:BSPIS:dpMOSI_fifo_full_reg\[1198]
Removing Lhs of wire \SPIS:BSPIS:tx_status_5\[1211] = zero[27]
Removing Lhs of wire \SPIS:BSPIS:tx_status_4\[1212] = zero[27]
Removing Lhs of wire \SPIS:BSPIS:tx_status_3\[1213] = zero[27]
Removing Lhs of wire \SPIS:BSPIS:rx_status_2\[1214] = zero[27]
Removing Lhs of wire \SPIS:BSPIS:rx_status_1\[1215] = zero[27]
Removing Lhs of wire \SPIS:BSPIS:rx_status_0\[1216] = zero[27]
Removing Lhs of wire \SPIS:BSPIS:mosi_fin\[1217] = \SPIS:Net_75\[1218]
Removing Lhs of wire \SPIS:Net_75\[1218] = Net_3048[1153]
Removing Lhs of wire \SPIS:BSPIS:reset\[1244] = zero[27]
Removing Lhs of wire \SPIS:BSPIS:sR8:Dp:cs_addr_1\[1245] = zero[27]
Removing Lhs of wire \SPIM:Net_276\[1278] = ccc[1274]
Removing Rhs of wire \SPIM:BSPIM:load_rx_data\[1283] = \SPIM:BSPIM:dpcounter_one\[1284]
Removing Lhs of wire \SPIM:BSPIM:pol_supprt\[1285] = zero[27]
Removing Lhs of wire \SPIM:BSPIM:miso_to_dp\[1286] = \SPIM:Net_244\[1287]
Removing Lhs of wire \SPIM:Net_244\[1287] = Net_3055[400]
Removing Rhs of wire \SPIM:BSPIM:tx_status_1\[1312] = \SPIM:BSPIM:dpMOSI_fifo_empty\[1313]
Removing Rhs of wire \SPIM:BSPIM:tx_status_2\[1314] = \SPIM:BSPIM:dpMOSI_fifo_not_full\[1315]
Removing Lhs of wire \SPIM:BSPIM:tx_status_3\[1316] = \SPIM:BSPIM:load_rx_data\[1283]
Removing Rhs of wire \SPIM:BSPIM:rx_status_4\[1318] = \SPIM:BSPIM:dpMISO_fifo_full\[1319]
Removing Rhs of wire \SPIM:BSPIM:rx_status_5\[1320] = \SPIM:BSPIM:dpMISO_fifo_not_empty\[1321]
Removing Lhs of wire \SPIM:BSPIM:tx_status_6\[1323] = zero[27]
Removing Lhs of wire \SPIM:BSPIM:tx_status_5\[1324] = zero[27]
Removing Lhs of wire \SPIM:BSPIM:rx_status_3\[1325] = zero[27]
Removing Lhs of wire \SPIM:BSPIM:rx_status_2\[1326] = zero[27]
Removing Lhs of wire \SPIM:BSPIM:rx_status_1\[1327] = zero[27]
Removing Lhs of wire \SPIM:BSPIM:rx_status_0\[1328] = zero[27]
Removing Lhs of wire \SPIM:Net_273\[1338] = zero[27]
Removing Lhs of wire \SPIM:Net_289\[1377] = zero[27]
Removing Rhs of wire Net_2850[1380] = \PulseCounter_3:Net_49\[1381]
Removing Rhs of wire Net_2850[1380] = \PulseCounter_3:CounterUDB:tc_reg_i\[1437]
Removing Lhs of wire \PulseCounter_3:Net_89\[1383] = one[4]
Removing Lhs of wire \PulseCounter_3:CounterUDB:ctrl_capmode_1\[1392] = zero[27]
Removing Lhs of wire \PulseCounter_3:CounterUDB:ctrl_capmode_0\[1393] = zero[27]
Removing Lhs of wire \PulseCounter_3:CounterUDB:ctrl_enable\[1405] = \PulseCounter_3:CounterUDB:control_7\[1397]
Removing Lhs of wire \PulseCounter_3:CounterUDB:capt_rising\[1407] = zero[27]
Removing Lhs of wire \PulseCounter_3:CounterUDB:capt_falling\[1408] = \PulseCounter_3:CounterUDB:prevCapture\[1406]
Removing Lhs of wire Net_2849[1412] = zero[27]
Removing Lhs of wire \PulseCounter_3:CounterUDB:counter_enable\[1415] = \PulseCounter_3:CounterUDB:final_enable\[1414]
Removing Rhs of wire \PulseCounter_3:CounterUDB:status_0\[1416] = \PulseCounter_3:CounterUDB:cmp_out_status\[1417]
Removing Rhs of wire \PulseCounter_3:CounterUDB:status_1\[1418] = \PulseCounter_3:CounterUDB:per_zero\[1419]
Removing Rhs of wire \PulseCounter_3:CounterUDB:status_2\[1420] = \PulseCounter_3:CounterUDB:overflow_status\[1421]
Removing Rhs of wire \PulseCounter_3:CounterUDB:status_3\[1422] = \PulseCounter_3:CounterUDB:underflow_status\[1423]
Removing Lhs of wire \PulseCounter_3:CounterUDB:status_4\[1424] = \PulseCounter_3:CounterUDB:hwCapture\[1410]
Removing Rhs of wire \PulseCounter_3:CounterUDB:status_5\[1425] = \PulseCounter_3:CounterUDB:fifo_full\[1426]
Removing Rhs of wire \PulseCounter_3:CounterUDB:status_6\[1427] = \PulseCounter_3:CounterUDB:fifo_nempty\[1428]
Removing Lhs of wire \PulseCounter_3:CounterUDB:dp_dir\[1431] = one[4]
Removing Lhs of wire \PulseCounter_3:CounterUDB:tc_i\[1436] = \PulseCounter_3:CounterUDB:reload_tc\[1413]
Removing Rhs of wire \PulseCounter_3:CounterUDB:cmp_out_i\[1438] = \PulseCounter_3:CounterUDB:cmp_less\[1439]
Removing Lhs of wire \PulseCounter_3:CounterUDB:cs_addr_2\[1446] = one[4]
Removing Lhs of wire \PulseCounter_3:CounterUDB:cs_addr_1\[1447] = \PulseCounter_3:CounterUDB:count_enable\[1445]
Removing Lhs of wire \PulseCounter_3:CounterUDB:cs_addr_0\[1448] = \PulseCounter_3:CounterUDB:reload\[1411]
Removing Lhs of wire \BurstTimeout_3:Net_260\[1478] = zero[27]
Removing Lhs of wire \BurstTimeout_3:Net_266\[1479] = one[4]
Removing Rhs of wire Net_2865[1485] = \BurstTimeout_3:Net_51\[1481]
Removing Lhs of wire \BurstTimeout_3:Net_102\[1486] = one[4]
Removing Lhs of wire Net_2866[1488] = cy_srff_7[1487]
Removing Rhs of wire Net_2869[1492] = \demux_3:tmp__demux_3_0_reg\[1494]
Removing Rhs of wire Net_2871[1496] = \demux_3:tmp__demux_3_1_reg\[1495]
Removing Lhs of wire tmpOE__Pin_5_net_0[1501] = one[4]
Removing Lhs of wire tmpOE__Pin_6_net_0[1507] = one[4]
Removing Rhs of wire Net_2874[1516] = \PulseCounter_4:Net_49\[1517]
Removing Rhs of wire Net_2874[1516] = \PulseCounter_4:CounterUDB:tc_reg_i\[1573]
Removing Lhs of wire \PulseCounter_4:Net_89\[1519] = one[4]
Removing Lhs of wire \PulseCounter_4:CounterUDB:ctrl_capmode_1\[1528] = zero[27]
Removing Lhs of wire \PulseCounter_4:CounterUDB:ctrl_capmode_0\[1529] = zero[27]
Removing Lhs of wire \PulseCounter_4:CounterUDB:ctrl_enable\[1541] = \PulseCounter_4:CounterUDB:control_7\[1533]
Removing Lhs of wire \PulseCounter_4:CounterUDB:capt_rising\[1543] = zero[27]
Removing Lhs of wire \PulseCounter_4:CounterUDB:capt_falling\[1544] = \PulseCounter_4:CounterUDB:prevCapture\[1542]
Removing Lhs of wire Net_2873[1548] = zero[27]
Removing Lhs of wire \PulseCounter_4:CounterUDB:counter_enable\[1551] = \PulseCounter_4:CounterUDB:final_enable\[1550]
Removing Rhs of wire \PulseCounter_4:CounterUDB:status_0\[1552] = \PulseCounter_4:CounterUDB:cmp_out_status\[1553]
Removing Rhs of wire \PulseCounter_4:CounterUDB:status_1\[1554] = \PulseCounter_4:CounterUDB:per_zero\[1555]
Removing Rhs of wire \PulseCounter_4:CounterUDB:status_2\[1556] = \PulseCounter_4:CounterUDB:overflow_status\[1557]
Removing Rhs of wire \PulseCounter_4:CounterUDB:status_3\[1558] = \PulseCounter_4:CounterUDB:underflow_status\[1559]
Removing Lhs of wire \PulseCounter_4:CounterUDB:status_4\[1560] = \PulseCounter_4:CounterUDB:hwCapture\[1546]
Removing Rhs of wire \PulseCounter_4:CounterUDB:status_5\[1561] = \PulseCounter_4:CounterUDB:fifo_full\[1562]
Removing Rhs of wire \PulseCounter_4:CounterUDB:status_6\[1563] = \PulseCounter_4:CounterUDB:fifo_nempty\[1564]
Removing Lhs of wire \PulseCounter_4:CounterUDB:dp_dir\[1567] = one[4]
Removing Lhs of wire \PulseCounter_4:CounterUDB:tc_i\[1572] = \PulseCounter_4:CounterUDB:reload_tc\[1549]
Removing Rhs of wire \PulseCounter_4:CounterUDB:cmp_out_i\[1574] = \PulseCounter_4:CounterUDB:cmp_less\[1575]
Removing Lhs of wire \PulseCounter_4:CounterUDB:cs_addr_2\[1582] = one[4]
Removing Lhs of wire \PulseCounter_4:CounterUDB:cs_addr_1\[1583] = \PulseCounter_4:CounterUDB:count_enable\[1581]
Removing Lhs of wire \PulseCounter_4:CounterUDB:cs_addr_0\[1584] = \PulseCounter_4:CounterUDB:reload\[1547]
Removing Lhs of wire \BurstTimeout_4:Net_260\[1614] = zero[27]
Removing Lhs of wire \BurstTimeout_4:Net_266\[1615] = one[4]
Removing Rhs of wire Net_2889[1621] = \BurstTimeout_4:Net_51\[1617]
Removing Lhs of wire \BurstTimeout_4:Net_102\[1622] = one[4]
Removing Lhs of wire Net_2890[1624] = cy_srff_10[1623]
Removing Rhs of wire Net_2893[1628] = \demux_4:tmp__demux_4_0_reg\[1630]
Removing Rhs of wire Net_2895[1632] = \demux_4:tmp__demux_4_1_reg\[1631]
Removing Lhs of wire tmpOE__Pin_7_net_0[1637] = one[4]
Removing Lhs of wire tmpOE__Pin_8_net_0[1643] = one[4]
Removing Rhs of wire \QuadDec_2:Net_1276\[1652] = \QuadDec_2:Cnt8:Net_49\[1653]
Removing Rhs of wire \QuadDec_2:Net_1276\[1652] = \QuadDec_2:Cnt8:CounterUDB:tc_reg_i\[1709]
Removing Lhs of wire \QuadDec_2:Cnt8:Net_89\[1655] = \QuadDec_2:Net_1251\[1656]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:ctrl_capmode_1\[1665] = zero[27]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:ctrl_capmode_0\[1666] = zero[27]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:ctrl_enable\[1678] = \QuadDec_2:Cnt8:CounterUDB:control_7\[1670]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:capt_rising\[1680] = zero[27]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:capt_falling\[1681] = \QuadDec_2:Cnt8:CounterUDB:prevCapture\[1679]
Removing Rhs of wire \QuadDec_2:Net_1260\[1685] = \QuadDec_2:bQuadDec:state_2\[1773]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:final_enable\[1687] = \QuadDec_2:Cnt8:CounterUDB:control_7\[1670]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:counter_enable\[1688] = \QuadDec_2:Cnt8:CounterUDB:control_7\[1670]
Removing Rhs of wire \QuadDec_2:Cnt8:CounterUDB:status_0\[1689] = \QuadDec_2:Cnt8:CounterUDB:cmp_out_status\[1690]
Removing Rhs of wire \QuadDec_2:Cnt8:CounterUDB:status_1\[1691] = \QuadDec_2:Cnt8:CounterUDB:per_zero\[1692]
Removing Rhs of wire \QuadDec_2:Cnt8:CounterUDB:status_2\[1693] = \QuadDec_2:Cnt8:CounterUDB:overflow_status\[1694]
Removing Rhs of wire \QuadDec_2:Cnt8:CounterUDB:status_3\[1695] = \QuadDec_2:Cnt8:CounterUDB:underflow_status\[1696]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:status_4\[1697] = \QuadDec_2:Cnt8:CounterUDB:hwCapture\[1683]
Removing Rhs of wire \QuadDec_2:Cnt8:CounterUDB:status_5\[1698] = \QuadDec_2:Cnt8:CounterUDB:fifo_full\[1699]
Removing Rhs of wire \QuadDec_2:Cnt8:CounterUDB:status_6\[1700] = \QuadDec_2:Cnt8:CounterUDB:fifo_nempty\[1701]
Removing Rhs of wire \QuadDec_2:Cnt8:CounterUDB:overflow\[1703] = \QuadDec_2:Cnt8:CounterUDB:per_FF\[1704]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:underflow\[1705] = \QuadDec_2:Cnt8:CounterUDB:status_1\[1691]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:tc_i\[1708] = \QuadDec_2:Cnt8:CounterUDB:reload_tc\[1686]
Removing Rhs of wire \QuadDec_2:Cnt8:CounterUDB:cmp_out_i\[1710] = \QuadDec_2:Cnt8:CounterUDB:cmp_equal\[1711]
Removing Rhs of wire \QuadDec_2:Net_1269\[1714] = \QuadDec_2:Cnt8:CounterUDB:cmp_out_reg_i\[1713]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:dp_dir\[1718] = \QuadDec_2:Net_1251\[1656]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:cs_addr_2\[1719] = \QuadDec_2:Net_1251\[1656]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:cs_addr_1\[1720] = \QuadDec_2:Cnt8:CounterUDB:count_enable\[1717]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:cs_addr_0\[1721] = \QuadDec_2:Cnt8:CounterUDB:reload\[1684]
Removing Lhs of wire \QuadDec_2:Net_1290\[1750] = \QuadDec_2:Net_1276\[1652]
Removing Lhs of wire \QuadDec_2:bQuadDec:index_filt\[1771] = \QuadDec_2:Net_1232\[1772]
Removing Lhs of wire \QuadDec_2:Net_1232\[1772] = one[4]
Removing Rhs of wire \QuadDec_2:bQuadDec:error\[1774] = \QuadDec_2:bQuadDec:state_3\[1775]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_0\[1778] = \QuadDec_2:Net_530\[1779]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_1\[1780] = \QuadDec_2:Net_611\[1781]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_2\[1782] = \QuadDec_2:Net_1260\[1685]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_3\[1783] = \QuadDec_2:bQuadDec:error\[1774]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_4\[1784] = zero[27]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_5\[1785] = zero[27]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_6\[1786] = zero[27]
Removing Lhs of wire \QuadDec_2:Net_1229\[1791] = one[4]
Removing Lhs of wire \QuadDec_2:Net_1272\[1792] = \QuadDec_2:Net_1269\[1714]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1795] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1810] = \UART_1:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1819] = \UART_1:BUART:rx_parity_error_pre\[206]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1820] = zero[27]
Removing Lhs of wire \EdgeDetect_5:last\\D\[1826] = Net_2213[469]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\[1828] = zero[27]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\\D\[1829] = \QuadDec_1:Cnt16:CounterUDB:overflow\[544]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\\D\[1830] = \QuadDec_1:Cnt16:CounterUDB:status_1\[532]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\\D\[1831] = \QuadDec_1:Cnt16:CounterUDB:reload_tc\[527]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\[1832] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[551]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1833] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[551]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:count_stored_i\\D\[1834] = \QuadDec_1:Net_1203\[557]
Removing Lhs of wire \PulseCounter_1:CounterUDB:prevCapture\\D\[1843] = zero[27]
Removing Lhs of wire \PulseCounter_1:CounterUDB:overflow_reg_i\\D\[1844] = \PulseCounter_1:CounterUDB:overflow\[773]
Removing Lhs of wire \PulseCounter_1:CounterUDB:underflow_reg_i\\D\[1845] = \PulseCounter_1:CounterUDB:underflow\[776]
Removing Lhs of wire \PulseCounter_1:CounterUDB:tc_reg_i\\D\[1846] = \PulseCounter_1:CounterUDB:reload_tc\[756]
Removing Lhs of wire \PulseCounter_1:CounterUDB:prevCompare\\D\[1847] = \PulseCounter_1:CounterUDB:cmp_out_i\[781]
Removing Lhs of wire \PulseCounter_1:CounterUDB:cmp_out_reg_i\\D\[1848] = \PulseCounter_1:CounterUDB:cmp_out_i\[781]
Removing Lhs of wire \PulseCounter_1:CounterUDB:count_stored_i\\D\[1849] = Net_3069[699]
Removing Lhs of wire \PulseCounter_2:CounterUDB:prevCapture\\D\[1855] = zero[27]
Removing Lhs of wire \PulseCounter_2:CounterUDB:overflow_reg_i\\D\[1856] = \PulseCounter_2:CounterUDB:overflow\[971]
Removing Lhs of wire \PulseCounter_2:CounterUDB:underflow_reg_i\\D\[1857] = \PulseCounter_2:CounterUDB:underflow\[974]
Removing Lhs of wire \PulseCounter_2:CounterUDB:tc_reg_i\\D\[1858] = \PulseCounter_2:CounterUDB:reload_tc\[954]
Removing Lhs of wire \PulseCounter_2:CounterUDB:prevCompare\\D\[1859] = \PulseCounter_2:CounterUDB:cmp_out_i\[979]
Removing Lhs of wire \PulseCounter_2:CounterUDB:cmp_out_reg_i\\D\[1860] = \PulseCounter_2:CounterUDB:cmp_out_i\[979]
Removing Lhs of wire \PulseCounter_2:CounterUDB:count_stored_i\\D\[1861] = Net_2713[859]
Removing Lhs of wire \Timestamp:TimerUDB:capture_last\\D\[1862] = zero[27]
Removing Lhs of wire \Timestamp:TimerUDB:tc_reg_i\\D\[1863] = \Timestamp:TimerUDB:status_tc\[1049]
Removing Lhs of wire \Timestamp:TimerUDB:hwEnable_reg\\D\[1864] = \Timestamp:TimerUDB:control_7\[1027]
Removing Lhs of wire \Timestamp:TimerUDB:capture_out_reg_i\\D\[1865] = \Timestamp:TimerUDB:capt_fifo_load\[1045]
Removing Lhs of wire \EdgeDetect_2:last\\D\[1866] = MIS_IN2[486]
Removing Lhs of wire \EdgeDetect_4:last\\D\[1867] = Net_2759[1112]
Removing Lhs of wire \EdgeDetect_1:last\\D\[1868] = MIS_IN1[413]
Removing Lhs of wire \EdgeDetect_3:last\\D\[1869] = Net_2759[1112]
Removing Lhs of wire \SPIS:BSPIS:dpcounter_one_reg\\D\[1870] = \SPIS:BSPIS:dpcounter_one_fin\[1175]
Removing Lhs of wire \SPIS:BSPIS:mosi_buf_overrun_fin\\D\[1871] = \SPIS:BSPIS:mosi_buf_overrun_reg\[1178]
Removing Lhs of wire \SPIS:BSPIS:mosi_tmp\\D\[1872] = Net_3048[1153]
Removing Lhs of wire \SPIM:BSPIM:so_send_reg\\D\[1873] = zero[27]
Removing Lhs of wire \SPIM:BSPIM:mosi_pre_reg\\D\[1878] = zero[27]
Removing Lhs of wire \SPIM:BSPIM:dpcounter_one_reg\\D\[1880] = \SPIM:BSPIM:load_rx_data\[1283]
Removing Lhs of wire \SPIM:BSPIM:mosi_from_dp_reg\\D\[1881] = \SPIM:BSPIM:mosi_from_dp\[1297]
Removing Lhs of wire \PulseCounter_3:CounterUDB:prevCapture\\D\[1884] = zero[27]
Removing Lhs of wire \PulseCounter_3:CounterUDB:overflow_reg_i\\D\[1885] = \PulseCounter_3:CounterUDB:overflow\[1430]
Removing Lhs of wire \PulseCounter_3:CounterUDB:underflow_reg_i\\D\[1886] = \PulseCounter_3:CounterUDB:underflow\[1433]
Removing Lhs of wire \PulseCounter_3:CounterUDB:tc_reg_i\\D\[1887] = \PulseCounter_3:CounterUDB:reload_tc\[1413]
Removing Lhs of wire \PulseCounter_3:CounterUDB:prevCompare\\D\[1888] = \PulseCounter_3:CounterUDB:cmp_out_i\[1438]
Removing Lhs of wire \PulseCounter_3:CounterUDB:cmp_out_reg_i\\D\[1889] = \PulseCounter_3:CounterUDB:cmp_out_i\[1438]
Removing Lhs of wire \PulseCounter_3:CounterUDB:count_stored_i\\D\[1890] = Net_2858[1444]
Removing Lhs of wire \EdgeDetect_6:last\\D\[1894] = MIS_IN3[354]
Removing Lhs of wire \PulseCounter_4:CounterUDB:prevCapture\\D\[1895] = zero[27]
Removing Lhs of wire \PulseCounter_4:CounterUDB:overflow_reg_i\\D\[1896] = \PulseCounter_4:CounterUDB:overflow\[1566]
Removing Lhs of wire \PulseCounter_4:CounterUDB:underflow_reg_i\\D\[1897] = \PulseCounter_4:CounterUDB:underflow\[1569]
Removing Lhs of wire \PulseCounter_4:CounterUDB:tc_reg_i\\D\[1898] = \PulseCounter_4:CounterUDB:reload_tc\[1549]
Removing Lhs of wire \PulseCounter_4:CounterUDB:prevCompare\\D\[1899] = \PulseCounter_4:CounterUDB:cmp_out_i\[1574]
Removing Lhs of wire \PulseCounter_4:CounterUDB:cmp_out_reg_i\\D\[1900] = \PulseCounter_4:CounterUDB:cmp_out_i\[1574]
Removing Lhs of wire \PulseCounter_4:CounterUDB:count_stored_i\\D\[1901] = Net_2882[1580]
Removing Lhs of wire \EdgeDetect_7:last\\D\[1905] = MIS_IN4[348]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:prevCapture\\D\[1907] = zero[27]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:overflow_reg_i\\D\[1908] = \QuadDec_2:Cnt8:CounterUDB:overflow\[1703]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:underflow_reg_i\\D\[1909] = \QuadDec_2:Cnt8:CounterUDB:status_1\[1691]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:tc_reg_i\\D\[1910] = \QuadDec_2:Cnt8:CounterUDB:reload_tc\[1686]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:prevCompare\\D\[1911] = \QuadDec_2:Cnt8:CounterUDB:cmp_out_i\[1710]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:cmp_out_reg_i\\D\[1912] = \QuadDec_2:Cnt8:CounterUDB:cmp_out_i\[1710]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:count_stored_i\\D\[1913] = \QuadDec_2:Net_1203\[1716]

------------------------------------------------------
Aliased 0 equations, 491 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\QuadDec_1:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_1:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_1:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_1:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_1:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:A_j\' (cost = 1):
\QuadDec_1:bQuadDec:A_j\ <= ((\QuadDec_1:bQuadDec:quad_A_delayed_0\ and \QuadDec_1:bQuadDec:quad_A_delayed_1\ and \QuadDec_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:A_k\' (cost = 3):
\QuadDec_1:bQuadDec:A_k\ <= ((not \QuadDec_1:bQuadDec:quad_A_delayed_0\ and not \QuadDec_1:bQuadDec:quad_A_delayed_1\ and not \QuadDec_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:B_j\' (cost = 1):
\QuadDec_1:bQuadDec:B_j\ <= ((\QuadDec_1:bQuadDec:quad_B_delayed_0\ and \QuadDec_1:bQuadDec:quad_B_delayed_1\ and \QuadDec_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:B_k\' (cost = 3):
\QuadDec_1:bQuadDec:B_k\ <= ((not \QuadDec_1:bQuadDec:quad_B_delayed_0\ and not \QuadDec_1:bQuadDec:quad_B_delayed_1\ and not \QuadDec_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:Net_1151\' (cost = 0):
\QuadDec_1:Net_1151\ <= (not \QuadDec_1:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_1:Net_1287\' (cost = 0):
\QuadDec_1:Net_1287\ <= (not \QuadDec_1:Net_1264\);

Note:  Expanding virtual equation for 'Net_1450' (cost = 0):
Net_1450 <= (not Net_2619);

Note:  Expanding virtual equation for 'Net_3069' (cost = 3):
Net_3069 <= ((not MIS_IN1 and \EdgeDetect_1:last\));

Note:  Expanding virtual equation for '\PulseCounter_1:CounterUDB:capt_either_edge\' (cost = 0):
\PulseCounter_1:CounterUDB:capt_either_edge\ <= (\PulseCounter_1:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\PulseCounter_1:CounterUDB:overflow\' (cost = 0):
\PulseCounter_1:CounterUDB:overflow\ <= (\PulseCounter_1:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\PulseCounter_1:CounterUDB:underflow\' (cost = 0):
\PulseCounter_1:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\PulseCounter_1:CounterUDB:final_enable\' (cost = 1):
\PulseCounter_1:CounterUDB:final_enable\ <= ((PulseCounterEN_1 and \PulseCounter_1:CounterUDB:control_7\));

Note:  Expanding virtual equation for 'Net_1693' (cost = 1):
Net_1693 <= ((not ctr_0 and Net_2619));

Note:  Expanding virtual equation for 'Net_1695' (cost = 1):
Net_1695 <= ((ctr_0 and Net_2619));

Note:  Expanding virtual equation for 'Net_1612' (cost = 1):
Net_1612 <= ((not MIS_IN1 and Net_2619 and \EdgeDetect_1:last\));

Note:  Expanding virtual equation for 'Net_2722' (cost = 0):
Net_2722 <= (not Net_2721);

Note:  Expanding virtual equation for 'Net_2713' (cost = 3):
Net_2713 <= ((not MIS_IN2 and \EdgeDetect_2:last\));

Note:  Expanding virtual equation for 'Net_2726' (cost = 1):
Net_2726 <= ((ctr_0 and Net_2721));

Note:  Expanding virtual equation for 'Net_2724' (cost = 1):
Net_2724 <= ((not ctr_0 and Net_2721));

Note:  Expanding virtual equation for 'Net_2723' (cost = 1):
Net_2723 <= ((not MIS_IN2 and not Net_2721 and \EdgeDetect_2:last\));

Note:  Expanding virtual equation for '\PulseCounter_2:CounterUDB:capt_either_edge\' (cost = 0):
\PulseCounter_2:CounterUDB:capt_either_edge\ <= (\PulseCounter_2:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\PulseCounter_2:CounterUDB:overflow\' (cost = 0):
\PulseCounter_2:CounterUDB:overflow\ <= (\PulseCounter_2:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\PulseCounter_2:CounterUDB:underflow\' (cost = 0):
\PulseCounter_2:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\PulseCounter_2:CounterUDB:final_enable\' (cost = 1):
\PulseCounter_2:CounterUDB:final_enable\ <= ((PulseCounterEN_2 and \PulseCounter_2:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\Timestamp:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timestamp:TimerUDB:fifo_load_polarized\ <= (\Timestamp:TimerUDB:capture_last\);

Note:  Expanding virtual equation for '\Timestamp:TimerUDB:timer_enable\' (cost = 0):
\Timestamp:TimerUDB:timer_enable\ <= (\Timestamp:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\SPIS:BSPIS:tx_load\' (cost = 6):
\SPIS:BSPIS:tx_load\ <= ((not \SPIS:BSPIS:count_3\ and not \SPIS:BSPIS:count_2\ and not \SPIS:BSPIS:count_1\ and \SPIS:BSPIS:count_0\));

Note:  Expanding virtual equation for '\SPIS:BSPIS:byte_complete\' (cost = 1):
\SPIS:BSPIS:byte_complete\ <= ((not \SPIS:BSPIS:dpcounter_one_reg\ and \SPIS:BSPIS:dpcounter_one_fin\));

Note:  Expanding virtual equation for '\SPIM:BSPIM:load_rx_data\' (cost = 1):
\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

Note:  Expanding virtual equation for '\PulseCounter_3:CounterUDB:capt_either_edge\' (cost = 0):
\PulseCounter_3:CounterUDB:capt_either_edge\ <= (\PulseCounter_3:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\PulseCounter_3:CounterUDB:overflow\' (cost = 0):
\PulseCounter_3:CounterUDB:overflow\ <= (\PulseCounter_3:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\PulseCounter_3:CounterUDB:underflow\' (cost = 0):
\PulseCounter_3:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\PulseCounter_3:CounterUDB:final_enable\' (cost = 1):
\PulseCounter_3:CounterUDB:final_enable\ <= ((PulseCounterEN_3 and \PulseCounter_3:CounterUDB:control_7\));

Note:  Expanding virtual equation for 'Net_2858' (cost = 3):
Net_2858 <= ((not MIS_IN3 and \EdgeDetect_6:last\));

Note:  Expanding virtual equation for 'Net_2867' (cost = 0):
Net_2867 <= (not cy_srff_7);

Note:  Expanding virtual equation for 'Net_2869' (cost = 1):
Net_2869 <= ((not ctr_0 and cy_srff_7));

Note:  Expanding virtual equation for 'Net_2871' (cost = 1):
Net_2871 <= ((ctr_0 and cy_srff_7));

Note:  Expanding virtual equation for 'Net_2872' (cost = 1):
Net_2872 <= ((not MIS_IN3 and cy_srff_7 and \EdgeDetect_6:last\));

Note:  Expanding virtual equation for '\PulseCounter_4:CounterUDB:capt_either_edge\' (cost = 0):
\PulseCounter_4:CounterUDB:capt_either_edge\ <= (\PulseCounter_4:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\PulseCounter_4:CounterUDB:overflow\' (cost = 0):
\PulseCounter_4:CounterUDB:overflow\ <= (\PulseCounter_4:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\PulseCounter_4:CounterUDB:underflow\' (cost = 0):
\PulseCounter_4:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\PulseCounter_4:CounterUDB:final_enable\' (cost = 1):
\PulseCounter_4:CounterUDB:final_enable\ <= ((PulseCounterEN_4 and \PulseCounter_4:CounterUDB:control_7\));

Note:  Expanding virtual equation for 'Net_2882' (cost = 3):
Net_2882 <= ((not MIS_IN4 and \EdgeDetect_7:last\));

Note:  Expanding virtual equation for 'Net_2891' (cost = 0):
Net_2891 <= (not cy_srff_10);

Note:  Expanding virtual equation for 'Net_2893' (cost = 1):
Net_2893 <= ((not ctr_0 and cy_srff_10));

Note:  Expanding virtual equation for 'Net_2895' (cost = 1):
Net_2895 <= ((ctr_0 and cy_srff_10));

Note:  Expanding virtual equation for 'Net_2896' (cost = 1):
Net_2896 <= ((not MIS_IN4 and cy_srff_10 and \EdgeDetect_7:last\));

Note:  Expanding virtual equation for '\QuadDec_2:Cnt8:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_2:Cnt8:CounterUDB:capt_either_edge\ <= (\QuadDec_2:Cnt8:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_2:Cnt8:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_2:Cnt8:CounterUDB:reload_tc\ <= (\QuadDec_2:Cnt8:CounterUDB:status_1\
	OR \QuadDec_2:Cnt8:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:A_j\' (cost = 1):
\QuadDec_2:bQuadDec:A_j\ <= ((\QuadDec_2:bQuadDec:quad_A_delayed_0\ and \QuadDec_2:bQuadDec:quad_A_delayed_1\ and \QuadDec_2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:A_k\' (cost = 3):
\QuadDec_2:bQuadDec:A_k\ <= ((not \QuadDec_2:bQuadDec:quad_A_delayed_0\ and not \QuadDec_2:bQuadDec:quad_A_delayed_1\ and not \QuadDec_2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:B_j\' (cost = 1):
\QuadDec_2:bQuadDec:B_j\ <= ((\QuadDec_2:bQuadDec:quad_B_delayed_0\ and \QuadDec_2:bQuadDec:quad_B_delayed_1\ and \QuadDec_2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:B_k\' (cost = 3):
\QuadDec_2:bQuadDec:B_k\ <= ((not \QuadDec_2:bQuadDec:quad_B_delayed_0\ and not \QuadDec_2:bQuadDec:quad_B_delayed_1\ and not \QuadDec_2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:Net_1151\' (cost = 0):
\QuadDec_2:Net_1151\ <= (not \QuadDec_2:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_2:Net_1287\' (cost = 0):
\QuadDec_2:Net_1287\ <= (not \QuadDec_2:Net_1269\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\QuadDec_1:Net_1248\' (cost = 2):
\QuadDec_1:Net_1248\ <= ((not \QuadDec_1:Net_1264\ and \QuadDec_1:Net_1275\));

Note:  Expanding virtual equation for 'Net_2615' (cost = 1):
Net_2615 <= ((not MIS_IN1 and not Net_2619 and \EdgeDetect_1:last\));

Note:  Expanding virtual equation for '\PulseCounter_1:CounterUDB:reload_tc\' (cost = 0):
\PulseCounter_1:CounterUDB:reload_tc\ <= (\PulseCounter_1:CounterUDB:per_equal\);

Note:  Expanding virtual equation for 'Net_2603' (cost = 4):
Net_2603 <= ((ctr_0 and Net_2619)
	OR rst0);

Note:  Expanding virtual equation for 'Net_2727' (cost = 1):
Net_2727 <= ((not MIS_IN2 and Net_2721 and \EdgeDetect_2:last\));

Note:  Expanding virtual equation for 'Net_2725' (cost = 4):
Net_2725 <= ((ctr_0 and Net_2721)
	OR rst0);

Note:  Expanding virtual equation for '\PulseCounter_2:CounterUDB:reload_tc\' (cost = 0):
\PulseCounter_2:CounterUDB:reload_tc\ <= (\PulseCounter_2:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\PulseCounter_3:CounterUDB:reload_tc\' (cost = 0):
\PulseCounter_3:CounterUDB:reload_tc\ <= (\PulseCounter_3:CounterUDB:per_equal\);

Note:  Expanding virtual equation for 'Net_2868' (cost = 1):
Net_2868 <= ((not MIS_IN3 and not cy_srff_7 and \EdgeDetect_6:last\));

Note:  Expanding virtual equation for 'Net_2870' (cost = 4):
Net_2870 <= ((ctr_0 and cy_srff_7)
	OR rst0);

Note:  Expanding virtual equation for '\PulseCounter_4:CounterUDB:reload_tc\' (cost = 0):
\PulseCounter_4:CounterUDB:reload_tc\ <= (\PulseCounter_4:CounterUDB:per_equal\);

Note:  Expanding virtual equation for 'Net_2892' (cost = 1):
Net_2892 <= ((not MIS_IN4 and not cy_srff_10 and \EdgeDetect_7:last\));

Note:  Expanding virtual equation for 'Net_2894' (cost = 4):
Net_2894 <= ((ctr_0 and cy_srff_10)
	OR rst0);

Note:  Expanding virtual equation for '\QuadDec_2:Net_1248\' (cost = 2):
\QuadDec_2:Net_1248\ <= ((not \QuadDec_2:Net_1269\ and \QuadDec_2:Net_1276\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_25 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_25 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_25 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_25 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_25 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 104 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PulseCounter_1:CounterUDB:hwCapture\ to zero
Aliasing \PulseCounter_1:CounterUDB:status_3\ to zero
Aliasing \PulseCounter_1:CounterUDB:underflow\ to zero
Aliasing \PulseCounter_2:CounterUDB:hwCapture\ to zero
Aliasing \PulseCounter_2:CounterUDB:status_3\ to zero
Aliasing \PulseCounter_2:CounterUDB:underflow\ to zero
Aliasing \PulseCounter_3:CounterUDB:hwCapture\ to zero
Aliasing \PulseCounter_3:CounterUDB:status_3\ to zero
Aliasing \PulseCounter_3:CounterUDB:underflow\ to zero
Aliasing \PulseCounter_4:CounterUDB:hwCapture\ to zero
Aliasing \PulseCounter_4:CounterUDB:status_3\ to zero
Aliasing \PulseCounter_4:CounterUDB:underflow\ to zero
Aliasing \QuadDec_2:Cnt8:CounterUDB:hwCapture\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[93] = \UART_1:BUART:rx_bitclk\[141]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[192] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[201] = zero[27]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:hwCapture\[524] = zero[27]
Removing Lhs of wire \PulseCounter_1:CounterUDB:hwCapture\[754] = zero[27]
Removing Rhs of wire \PulseCounter_1:CounterUDB:reload\[755] = \PulseCounter_1:CounterUDB:per_equal\[775]
Removing Lhs of wire \PulseCounter_1:CounterUDB:status_3\[765] = zero[27]
Removing Lhs of wire \PulseCounter_1:CounterUDB:underflow\[776] = zero[27]
Removing Lhs of wire \PulseCounter_2:CounterUDB:hwCapture\[952] = zero[27]
Removing Rhs of wire \PulseCounter_2:CounterUDB:reload\[953] = \PulseCounter_2:CounterUDB:per_equal\[973]
Removing Lhs of wire \PulseCounter_2:CounterUDB:status_3\[963] = zero[27]
Removing Lhs of wire \PulseCounter_2:CounterUDB:underflow\[974] = zero[27]
Removing Lhs of wire \Timestamp:TimerUDB:trig_reg\[1059] = \Timestamp:TimerUDB:control_7\[1027]
Removing Lhs of wire \PulseCounter_3:CounterUDB:hwCapture\[1410] = zero[27]
Removing Rhs of wire \PulseCounter_3:CounterUDB:reload\[1411] = \PulseCounter_3:CounterUDB:per_equal\[1432]
Removing Lhs of wire \PulseCounter_3:CounterUDB:status_3\[1422] = zero[27]
Removing Lhs of wire \PulseCounter_3:CounterUDB:underflow\[1433] = zero[27]
Removing Lhs of wire \PulseCounter_4:CounterUDB:hwCapture\[1546] = zero[27]
Removing Rhs of wire \PulseCounter_4:CounterUDB:reload\[1547] = \PulseCounter_4:CounterUDB:per_equal\[1568]
Removing Lhs of wire \PulseCounter_4:CounterUDB:status_3\[1558] = zero[27]
Removing Lhs of wire \PulseCounter_4:CounterUDB:underflow\[1569] = zero[27]
Removing Lhs of wire \QuadDec_2:Cnt8:CounterUDB:hwCapture\[1683] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1802] = \UART_1:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1814] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1815] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1817] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1818] = \UART_1:BUART:rx_markspace_pre\[205]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1823] = \UART_1:BUART:rx_parity_bit\[211]

------------------------------------------------------
Aliased 0 equations, 28 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_25 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_25 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\tomas.gecas\Documents\Dropbox\Shared\PSOC\workspace 20171130\workspace 20171113\workspace 20171004\workspace\minunit_arch stendo 0927\minunit_arch\minunit_arch\stendo_MIS_WIRE.cydsn\stendo_MIS_WIRE.cyprj" -dcpsoc3 stendo_MIS_WIRE.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.881ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Thursday, 14 December 2017 16:15:17
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tomas.gecas\Documents\Dropbox\Shared\PSOC\workspace 20171130\workspace 20171113\workspace 20171004\workspace\minunit_arch stendo 0927\minunit_arch\minunit_arch\stendo_MIS_WIRE.cydsn\stendo_MIS_WIRE.cyprj -d CY8C5468AXI-LP106 stendo_MIS_WIRE.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.048ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_1:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PulseCounter_1:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PulseCounter_1:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PulseCounter_2:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PulseCounter_2:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Timestamp:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \PulseCounter_3:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PulseCounter_3:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PulseCounter_4:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PulseCounter_4:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_2:Cnt8:CounterUDB:prevCapture\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'spiclk'. Fanout=2, Signal=ccc
    Digital Clock 1: Automatic-assigning  clock 'timer_clock_7'. Fanout=39, Signal=clk
    Digital Clock 2: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\SPIM_CS:Sync:ctrl_reg\:controlcell'
    Removed unused cell/equation '\MIS_Debug:Sync:ctrl_reg\:controlcell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_7, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_7, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: timer_clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_7, EnableOut: Constant 1
    UDB Clk/Enable \PulseCounter_1:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_7, EnableOut: Constant 1
    UDB Clk/Enable \PulseCounter_1:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_7, EnableOut: Constant 1
    UDB Clk/Enable \PulseCounter_2:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_7, EnableOut: Constant 1
    UDB Clk/Enable \PulseCounter_2:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_7, EnableOut: Constant 1
    UDB Clk/Enable \Timestamp:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_7, EnableOut: Constant 1
    UDB Clk/Enable \Timestamp:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_7, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:ClkEn\: with output requested to be synchronous
        ClockIn: spiclk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: spiclk, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:PrcClkEn\: with output requested to be asynchronous
        ClockIn: slv_clk(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: slv_clk(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:DpClkEn\: with output requested to be asynchronous
        ClockIn: slv_clk(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: slv_clk(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: spiclk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: spiclk, EnableOut: Constant 1
    UDB Clk/Enable \PulseCounter_3:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_7, EnableOut: Constant 1
    UDB Clk/Enable \PulseCounter_3:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_7, EnableOut: Constant 1
    UDB Clk/Enable \PulseCounter_4:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_7, EnableOut: Constant 1
    UDB Clk/Enable \PulseCounter_4:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_7, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_2:Cnt8:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_7, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_2:Cnt8:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_7, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_2:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: timer_clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_7, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 6 pin(s) will be assigned a location by the fitter: Pin_3(0), Pin_4(0), Pin_5(0), Pin_6(0), Pin_7(0), Pin_8(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_2:Net_1269\, Duplicate of \QuadDec_2:Cnt8:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_2:Net_1269\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_2:Net_1269\ (fanout=2)

    Removing \EdgeDetect_7:last\, Duplicate of \QuadDec_2:bQuadDec:quad_B_delayed_0\ 
    MacroCell: Name=\EdgeDetect_7:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MIS_IN4
        );
        Output = \EdgeDetect_7:last\ (fanout=4)

    Removing Net_2874, Duplicate of \PulseCounter_4:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_2874, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_4:CounterUDB:reload\
        );
        Output = Net_2874 (fanout=1)

    Removing \EdgeDetect_6:last\, Duplicate of \QuadDec_2:bQuadDec:quad_A_delayed_0\ 
    MacroCell: Name=\EdgeDetect_6:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MIS_IN3
        );
        Output = \EdgeDetect_6:last\ (fanout=4)

    Removing Net_2850, Duplicate of \PulseCounter_3:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_2850, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_3:CounterUDB:reload\
        );
        Output = Net_2850 (fanout=1)

    Removing \EdgeDetect_3:last\, Duplicate of \EdgeDetect_4:last\ 
    MacroCell: Name=\EdgeDetect_3:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2759
        );
        Output = \EdgeDetect_3:last\ (fanout=1)

    Removing \EdgeDetect_1:last\, Duplicate of \QuadDec_1:bQuadDec:quad_A_delayed_0\ 
    MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MIS_IN1
        );
        Output = \EdgeDetect_1:last\ (fanout=4)

    Removing \EdgeDetect_2:last\, Duplicate of \QuadDec_1:bQuadDec:quad_B_delayed_0\ 
    MacroCell: Name=\EdgeDetect_2:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MIS_IN2
        );
        Output = \EdgeDetect_2:last\ (fanout=4)

    Removing Net_2705, Duplicate of \PulseCounter_2:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_2705, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_2:CounterUDB:reload\
        );
        Output = Net_2705 (fanout=1)

    Removing Net_1468, Duplicate of \PulseCounter_1:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_1468, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_1:CounterUDB:reload\
        );
        Output = Net_1468 (fanout=1)

    Removing \QuadDec_1:Net_1264\, Duplicate of \QuadDec_1:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_1:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_25 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_20 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1_LED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1_LED2(0)__PA ,
            annotation => Net_59 ,
            pad => SW1_LED2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            annotation => Net_2806 ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ctrl_in5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ctrl_in5(0)__PA ,
            pad => ctrl_in5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ctrl_in4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ctrl_in4(0)__PA ,
            pad => ctrl_in4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ctrl_in3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ctrl_in3(0)__PA ,
            pad => ctrl_in3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ctrl_in2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ctrl_in2(0)__PA ,
            pad => ctrl_in2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO4(0)__PA ,
            fb => MIS_IN4 ,
            pad => DIO4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO3(0)__PA ,
            fb => MIS_IN3 ,
            pad => DIO3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADR0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADR0(0)__PA ,
            annotation => Net_2164 ,
            pad => ADR0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADR1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADR1(0)__PA ,
            annotation => Net_2206 ,
            pad => ADR1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = mst_clk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => mst_clk(0)__PA ,
            pin_input => Net_3057 ,
            pad => mst_clk(0)_PAD );
        Properties:
        {
        }

    Pin : Name = mst_cs(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => mst_cs(0)__PA ,
            pin_input => Net_2902 ,
            pad => mst_cs(0)_PAD );
        Properties:
        {
        }

    Pin : Name = mst_mosi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => mst_mosi(0)__PA ,
            pin_input => Net_3056 ,
            pad => mst_mosi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = mst_miso(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => mst_miso(0)__PA ,
            fb => Net_3055 ,
            pad => mst_miso(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ctrl_out4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ctrl_out4(0)__PA ,
            pin_input => Net_2266 ,
            pad => ctrl_out4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ctrl_out0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ctrl_out0(0)__PA ,
            pin_input => MIS_IN1 ,
            pad => ctrl_out0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ctrl_out5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ctrl_out5(0)__PA ,
            pin_input => Net_2265 ,
            pad => ctrl_out5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ctrl_out3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ctrl_out3(0)__PA ,
            pin_input => Net_2267 ,
            pad => ctrl_out3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ctrl_out2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ctrl_out2(0)__PA ,
            pad => ctrl_out2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ctrl_out1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ctrl_out1(0)__PA ,
            pin_input => MIS_IN2 ,
            pad => ctrl_out1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADR2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADR2(0)__PA ,
            annotation => Net_2208 ,
            pad => ADR2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            pin_input => PulseCounterEN_1 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO1(0)__PA ,
            fb => MIS_IN1 ,
            pad => DIO1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO2(0)__PA ,
            fb => MIS_IN2 ,
            pad => DIO2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pin_input => BurstDetector_1 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            pin_input => PulseCounterEN_2 ,
            pad => Pin_4(0)_PAD );

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            pin_input => BurstDetector_2 ,
            pad => Pin_3(0)_PAD );

    Pin : Name = LED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED2(0)__PA ,
            pin_input => MIS_IN1 ,
            annotation => Net_2959 ,
            pad => LED2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = slc_cs(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => slc_cs(0)__PA ,
            fb => Net_2213 ,
            pad => slc_cs(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SIG1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SIG1(0)__PA ,
            fb => Net_2759 ,
            pad => SIG1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = slv_mosi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => slv_mosi(0)__PA ,
            fb => Net_3048 ,
            pad => slv_mosi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = slv_miso(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => slv_miso(0)__PA ,
            pin_input => Net_3047 ,
            pad => slv_miso(0)_PAD );
        Properties:
        {
        }

    Pin : Name = slv_clk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => slv_clk(0)__PA ,
            fb => Net_3049 ,
            pad => slv_clk(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_5(0)__PA ,
            pin_input => BurstDetector_3 ,
            pad => Pin_5(0)_PAD );

    Pin : Name = Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_6(0)__PA ,
            pin_input => PulseCounterEN_3 ,
            pad => Pin_6(0)_PAD );

    Pin : Name = Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7(0)__PA ,
            pin_input => BurstDetector_4 ,
            pad => Pin_7(0)_PAD );

    Pin : Name = Pin_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_8(0)__PA ,
            pin_input => PulseCounterEN_4 ,
            pad => Pin_8(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_20, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_20 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_25 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_2924, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EdgeDetect_5:last\ * Net_2213
        );
        Output = Net_2924 (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * \QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * !\QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_611\ (fanout=1)

    MacroCell: Name=Net_2616, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !MIS_IN1 * \QuadDec_1:bQuadDec:quad_A_delayed_0\ * !Net_2619
            + rst
        );
        Output = Net_2616 (fanout=1)

    MacroCell: Name=\PulseCounter_1:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_1:CounterUDB:cmp_out_i\ * 
              !\PulseCounter_1:CounterUDB:prevCompare\
        );
        Output = \PulseCounter_1:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\PulseCounter_1:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_1:CounterUDB:reload\ * 
              !\PulseCounter_1:CounterUDB:overflow_reg_i\
        );
        Output = \PulseCounter_1:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\PulseCounter_1:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MIS_IN1 * PulseCounterEN_1 * 
              \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \PulseCounter_1:CounterUDB:control_7\ * 
              !\PulseCounter_1:CounterUDB:count_stored_i\
        );
        Output = \PulseCounter_1:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=Net_2714, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              rst
            + !MIS_IN2 * \QuadDec_1:bQuadDec:quad_B_delayed_0\ * !Net_2721
        );
        Output = Net_2714 (fanout=1)

    MacroCell: Name=\PulseCounter_2:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_2:CounterUDB:cmp_out_i\ * 
              !\PulseCounter_2:CounterUDB:prevCompare\
        );
        Output = \PulseCounter_2:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\PulseCounter_2:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_2:CounterUDB:reload\ * 
              !\PulseCounter_2:CounterUDB:overflow_reg_i\
        );
        Output = \PulseCounter_2:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\PulseCounter_2:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              PulseCounterEN_2 * !MIS_IN2 * 
              \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \PulseCounter_2:CounterUDB:control_7\ * 
              !\PulseCounter_2:CounterUDB:count_stored_i\
        );
        Output = \PulseCounter_2:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\Timestamp:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timestamp:TimerUDB:control_7\ * \Timestamp:TimerUDB:per_zero\
        );
        Output = \Timestamp:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_3026, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EdgeDetect_4:last\ * !Net_2759
        );
        Output = Net_3026 (fanout=1)

    MacroCell: Name=Net_3025, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EdgeDetect_4:last\ * Net_2759
        );
        Output = Net_3025 (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:inv_ss\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2213
        );
        Output = \SPIS:BSPIS:inv_ss\ (fanout=2)

    MacroCell: Name=\SPIS:BSPIS:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * \SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:tx_load\ (fanout=3)

    MacroCell: Name=\SPIS:BSPIS:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS:BSPIS:byte_complete\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS:BSPIS:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=Net_3047, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2213 * \SPIS:BSPIS:miso_from_dp\
        );
        Output = Net_3047 (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpMOSI_fifo_full\ * !\SPIS:BSPIS:count_3\ * 
              !\SPIS:BSPIS:count_2\ * !\SPIS:BSPIS:count_1\ * 
              \SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\ * 
              \SPIS:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS:BSPIS:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS:BSPIS:rx_status_4\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_3048 * !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * \SPIS:BSPIS:count_0\
            + \SPIS:BSPIS:count_3\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_2\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_1\ * \SPIS:BSPIS:mosi_tmp\
            + !\SPIS:BSPIS:count_0\ * \SPIS:BSPIS:mosi_tmp\
        );
        Output = \SPIS:BSPIS:mosi_to_dp\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\PulseCounter_3:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_3:CounterUDB:cmp_out_i\ * 
              !\PulseCounter_3:CounterUDB:prevCompare\
        );
        Output = \PulseCounter_3:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\PulseCounter_3:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_3:CounterUDB:reload\ * 
              !\PulseCounter_3:CounterUDB:overflow_reg_i\
        );
        Output = \PulseCounter_3:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\PulseCounter_3:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MIS_IN3 * PulseCounterEN_3 * 
              \PulseCounter_3:CounterUDB:control_7\ * 
              !\PulseCounter_3:CounterUDB:count_stored_i\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_0\
        );
        Output = \PulseCounter_3:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=Net_2859, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !MIS_IN3 * !cy_srff_7 * \QuadDec_2:bQuadDec:quad_A_delayed_0\
            + rst
        );
        Output = Net_2859 (fanout=1)

    MacroCell: Name=\PulseCounter_4:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_4:CounterUDB:cmp_out_i\ * 
              !\PulseCounter_4:CounterUDB:prevCompare\
        );
        Output = \PulseCounter_4:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\PulseCounter_4:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_4:CounterUDB:reload\ * 
              !\PulseCounter_4:CounterUDB:overflow_reg_i\
        );
        Output = \PulseCounter_4:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\PulseCounter_4:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MIS_IN4 * PulseCounterEN_4 * 
              \PulseCounter_4:CounterUDB:control_7\ * 
              !\PulseCounter_4:CounterUDB:count_stored_i\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_0\
        );
        Output = \PulseCounter_4:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=Net_2883, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !MIS_IN4 * !cy_srff_10 * \QuadDec_2:bQuadDec:quad_B_delayed_0\
            + rst
        );
        Output = Net_2883 (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt8:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:Cnt8:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt8:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt8:CounterUDB:cmp_out_i\ * 
              !\QuadDec_2:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Cnt8:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt8:CounterUDB:overflow\ * 
              !\QuadDec_2:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_2:Cnt8:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt8:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_2:Cnt8:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt8:CounterUDB:control_7\ * 
              !\QuadDec_2:Cnt8:CounterUDB:count_stored_i\ * 
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt8:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1276\ * \QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1276\ * !\QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_611\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=8)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MIS_IN1
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_0\ (fanout=6)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MIS_IN2
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_0\ (fanout=6)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MIS_IN3
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_0\ (fanout=6)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MIS_IN4
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_0\ (fanout=6)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_25
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_25 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_25 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_25
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_25 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_25 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_25
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_25
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_3057, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_3057 * \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = Net_3057 (fanout=2)

    MacroCell: Name=Net_2902, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_2902 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + !Net_2902 * \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !Net_2902 * \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = Net_2902 (fanout=2)

    MacroCell: Name=\EdgeDetect_5:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2213
        );
        Output = \EdgeDetect_5:last\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251_split\
        );
        Output = \QuadDec_1:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_1:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\
            + \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\
            + \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_1:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:error\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_1:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_1:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_1:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=Net_2619, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !rst * Net_2619
            + !rst * Net_1414
        );
        Output = Net_2619 (fanout=4)

    MacroCell: Name=\PulseCounter_1:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_1:CounterUDB:reload\
        );
        Output = \PulseCounter_1:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\QuadDec_2:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1251_split\ (fanout=1)

    MacroCell: Name=\PulseCounter_1:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_1:CounterUDB:cmp_out_i\
        );
        Output = \PulseCounter_1:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\PulseCounter_1:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MIS_IN1 * \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \PulseCounter_1:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=PulseCounterEN_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !rst0 * !ctr_0 * Net_2619
            + !rst0 * PulseCounterEN_1 * !Net_2619
        );
        Output = PulseCounterEN_1 (fanout=4)

    MacroCell: Name=BurstDetector_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !MIS_IN1 * !rst * \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              Net_2619
            + !rst * BurstDetector_1
        );
        Output = BurstDetector_1 (fanout=4)

    MacroCell: Name=BurstDetector_2, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !rst * BurstDetector_2
            + !rst * !MIS_IN2 * \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              Net_2721
        );
        Output = BurstDetector_2 (fanout=4)

    MacroCell: Name=PulseCounterEN_2, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !rst0 * !ctr_0 * Net_2721
            + !rst0 * PulseCounterEN_2 * !Net_2721
        );
        Output = PulseCounterEN_2 (fanout=4)

    MacroCell: Name=Net_2721, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !rst * Net_2721
            + !rst * Net_2720
        );
        Output = Net_2721 (fanout=4)

    MacroCell: Name=\PulseCounter_2:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_2:CounterUDB:reload\
        );
        Output = \PulseCounter_2:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\PulseCounter_2:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_2:CounterUDB:cmp_out_i\
        );
        Output = \PulseCounter_2:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\PulseCounter_2:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MIS_IN2 * \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \PulseCounter_2:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_2692, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timestamp:TimerUDB:control_7\ * \Timestamp:TimerUDB:per_zero\
        );
        Output = Net_2692 (fanout=1)

    MacroCell: Name=\EdgeDetect_4:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2759
        );
        Output = \EdgeDetect_4:last\ (fanout=2)

    MacroCell: Name=\SPIS:BSPIS:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS:BSPIS:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3049)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3048
        );
        Output = \SPIS:BSPIS:mosi_tmp\ (fanout=1)

    MacroCell: Name=Net_3056, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_3056 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_3056 (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\PulseCounter_3:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_3:CounterUDB:reload\
        );
        Output = \PulseCounter_3:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\PulseCounter_3:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_3:CounterUDB:cmp_out_i\
        );
        Output = \PulseCounter_3:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\PulseCounter_3:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MIS_IN3 * \QuadDec_2:bQuadDec:quad_A_delayed_0\
        );
        Output = \PulseCounter_3:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=cy_srff_7, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !rst * Net_2865
            + !rst * cy_srff_7
        );
        Output = cy_srff_7 (fanout=4)

    MacroCell: Name=PulseCounterEN_3, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !rst0 * !ctr_0 * cy_srff_7
            + !rst0 * PulseCounterEN_3 * !cy_srff_7
        );
        Output = PulseCounterEN_3 (fanout=4)

    MacroCell: Name=BurstDetector_3, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !MIS_IN3 * !rst * cy_srff_7 * 
              \QuadDec_2:bQuadDec:quad_A_delayed_0\
            + !rst * BurstDetector_3
        );
        Output = BurstDetector_3 (fanout=4)

    MacroCell: Name=\PulseCounter_4:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_4:CounterUDB:reload\
        );
        Output = \PulseCounter_4:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\PulseCounter_4:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_4:CounterUDB:cmp_out_i\
        );
        Output = \PulseCounter_4:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\PulseCounter_4:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MIS_IN4 * \QuadDec_2:bQuadDec:quad_B_delayed_0\
        );
        Output = \PulseCounter_4:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=cy_srff_10, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !rst * Net_2889
            + !rst * cy_srff_10
        );
        Output = cy_srff_10 (fanout=4)

    MacroCell: Name=PulseCounterEN_4, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !rst0 * !ctr_0 * cy_srff_10
            + !rst0 * PulseCounterEN_4 * !cy_srff_10
        );
        Output = PulseCounterEN_4 (fanout=4)

    MacroCell: Name=BurstDetector_4, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !MIS_IN4 * !rst * cy_srff_10 * 
              \QuadDec_2:bQuadDec:quad_B_delayed_0\
            + !rst * BurstDetector_4
        );
        Output = BurstDetector_4 (fanout=4)

    MacroCell: Name=\QuadDec_2:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251_split\
        );
        Output = \QuadDec_2:Net_1251\ (fanout=5)

    MacroCell: Name=\QuadDec_2:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt8:CounterUDB:status_1\
        );
        Output = \QuadDec_2:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Net_1276\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Cnt8:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Net_1276\ (fanout=2)

    MacroCell: Name=\QuadDec_2:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_2:Cnt8:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_2:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt8:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:Net_1203\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\
            + \QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\
            + \QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_2:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:error\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_2:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_2:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_2:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_0\ (fanout=7)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => clk ,
            cs_addr_2 => \QuadDec_1:Net_1251\ ,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => clk ,
            cs_addr_2 => \QuadDec_1:Net_1251\ ,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_1:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PulseCounter_1:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => clk ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \PulseCounter_1:CounterUDB:count_enable\ ,
            cs_addr_0 => \PulseCounter_1:CounterUDB:reload\ ,
            ce0_comb => \PulseCounter_1:CounterUDB:reload\ ,
            z0_comb => \PulseCounter_1:CounterUDB:status_1\ ,
            cl1_comb => \PulseCounter_1:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \PulseCounter_1:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \PulseCounter_1:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PulseCounter_2:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => clk ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \PulseCounter_2:CounterUDB:count_enable\ ,
            cs_addr_0 => \PulseCounter_2:CounterUDB:reload\ ,
            ce0_comb => \PulseCounter_2:CounterUDB:reload\ ,
            z0_comb => \PulseCounter_2:CounterUDB:status_1\ ,
            cl1_comb => \PulseCounter_2:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \PulseCounter_2:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \PulseCounter_2:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timestamp:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => clk ,
            cs_addr_1 => \Timestamp:TimerUDB:control_7\ ,
            cs_addr_0 => \Timestamp:TimerUDB:per_zero\ ,
            z0_comb => \Timestamp:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timestamp:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timestamp:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIS:BSPIS:sR8:Dp:u0\
        PORT MAP (
            clock => Net_3049 ,
            cs_addr_2 => \SPIS:BSPIS:inv_ss\ ,
            cs_addr_0 => \SPIS:BSPIS:tx_load\ ,
            route_si => \SPIS:BSPIS:mosi_to_dp\ ,
            f1_load => \SPIS:BSPIS:tx_load\ ,
            so_comb => \SPIS:BSPIS:miso_from_dp\ ,
            f0_bus_stat_comb => \SPIS:BSPIS:tx_status_1\ ,
            f0_blk_stat_comb => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_full\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True

    datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => ccc ,
            cs_addr_2 => \SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM:BSPIM:state_0\ ,
            route_si => Net_3055 ,
            f1_load => \SPIM:BSPIM:load_rx_data\ ,
            so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PulseCounter_3:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => clk ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \PulseCounter_3:CounterUDB:count_enable\ ,
            cs_addr_0 => \PulseCounter_3:CounterUDB:reload\ ,
            ce0_comb => \PulseCounter_3:CounterUDB:reload\ ,
            z0_comb => \PulseCounter_3:CounterUDB:status_1\ ,
            cl1_comb => \PulseCounter_3:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \PulseCounter_3:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \PulseCounter_3:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PulseCounter_4:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => clk ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \PulseCounter_4:CounterUDB:count_enable\ ,
            cs_addr_0 => \PulseCounter_4:CounterUDB:reload\ ,
            ce0_comb => \PulseCounter_4:CounterUDB:reload\ ,
            z0_comb => \PulseCounter_4:CounterUDB:status_1\ ,
            cl1_comb => \PulseCounter_4:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \PulseCounter_4:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \PulseCounter_4:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\QuadDec_2:Cnt8:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => clk ,
            cs_addr_2 => \QuadDec_2:Net_1251\ ,
            cs_addr_1 => \QuadDec_2:Cnt8:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_2:Cnt8:CounterUDB:reload\ ,
            z0_comb => \QuadDec_2:Cnt8:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_2:Cnt8:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_2:Cnt8:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_2:Cnt8:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_2:Cnt8:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\MIS_Stat:sts:sts_reg\
        PORT MAP (
            status_7 => PulseCounterEN_4 ,
            status_6 => PulseCounterEN_3 ,
            status_5 => PulseCounterEN_2 ,
            status_4 => PulseCounterEN_1 ,
            status_3 => BurstDetector_4 ,
            status_2 => BurstDetector_3 ,
            status_1 => BurstDetector_2 ,
            status_0 => BurstDetector_1 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_1:Net_1260\ ,
            clock => clk ,
            status_6 => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_1:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_1:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_1:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_1:bQuadDec:Stsreg\
        PORT MAP (
            clock => clk ,
            status_3 => \QuadDec_1:bQuadDec:error\ ,
            status_2 => \QuadDec_1:Net_1260\ ,
            status_1 => \QuadDec_1:Net_611\ ,
            status_0 => \QuadDec_1:Net_530\ ,
            interrupt => Net_2929 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PulseCounter_1:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => clk ,
            status_6 => \PulseCounter_1:CounterUDB:status_6\ ,
            status_5 => \PulseCounter_1:CounterUDB:status_5\ ,
            status_2 => \PulseCounter_1:CounterUDB:status_2\ ,
            status_1 => \PulseCounter_1:CounterUDB:status_1\ ,
            status_0 => \PulseCounter_1:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PulseCounter_2:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => clk ,
            status_6 => \PulseCounter_2:CounterUDB:status_6\ ,
            status_5 => \PulseCounter_2:CounterUDB:status_5\ ,
            status_2 => \PulseCounter_2:CounterUDB:status_2\ ,
            status_1 => \PulseCounter_2:CounterUDB:status_1\ ,
            status_0 => \PulseCounter_2:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timestamp:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => clk ,
            status_3 => \Timestamp:TimerUDB:status_3\ ,
            status_2 => \Timestamp:TimerUDB:status_2\ ,
            status_0 => \Timestamp:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS:BSPIS:TxStsReg\
        PORT MAP (
            clock => ccc ,
            status_6 => \SPIS:BSPIS:byte_complete\ ,
            status_2 => \SPIS:BSPIS:miso_tx_empty_reg_fin\ ,
            status_1 => \SPIS:BSPIS:tx_status_1\ ,
            status_0 => \SPIS:BSPIS:tx_status_0\ ,
            interrupt => Net_2897 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS:BSPIS:RxStsReg\
        PORT MAP (
            clock => ccc ,
            status_6 => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ ,
            status_5 => \SPIS:BSPIS:rx_buf_overrun\ ,
            status_4 => \SPIS:BSPIS:rx_status_4\ ,
            status_3 => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
            interrupt => Net_2899 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => ccc ,
            status_4 => \SPIM:BSPIM:tx_status_4\ ,
            status_3 => \SPIM:BSPIM:load_rx_data\ ,
            status_2 => \SPIM:BSPIM:tx_status_2\ ,
            status_1 => \SPIM:BSPIM:tx_status_1\ ,
            status_0 => \SPIM:BSPIM:tx_status_0\ ,
            interrupt => Net_2906 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => ccc ,
            status_6 => \SPIM:BSPIM:rx_status_6\ ,
            status_5 => \SPIM:BSPIM:rx_status_5\ ,
            status_4 => \SPIM:BSPIM:rx_status_4\ ,
            interrupt => Net_2904 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PulseCounter_3:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => clk ,
            status_6 => \PulseCounter_3:CounterUDB:status_6\ ,
            status_5 => \PulseCounter_3:CounterUDB:status_5\ ,
            status_2 => \PulseCounter_3:CounterUDB:status_2\ ,
            status_1 => \PulseCounter_3:CounterUDB:status_1\ ,
            status_0 => \PulseCounter_3:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PulseCounter_4:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => clk ,
            status_6 => \PulseCounter_4:CounterUDB:status_6\ ,
            status_5 => \PulseCounter_4:CounterUDB:status_5\ ,
            status_2 => \PulseCounter_4:CounterUDB:status_2\ ,
            status_1 => \PulseCounter_4:CounterUDB:status_1\ ,
            status_0 => \PulseCounter_4:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_2:Cnt8:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_2:Net_1260\ ,
            clock => clk ,
            status_6 => \QuadDec_2:Cnt8:CounterUDB:status_6\ ,
            status_5 => \QuadDec_2:Cnt8:CounterUDB:status_5\ ,
            status_3 => \QuadDec_2:Cnt8:CounterUDB:status_3\ ,
            status_2 => \QuadDec_2:Cnt8:CounterUDB:status_2\ ,
            status_1 => \QuadDec_2:Cnt8:CounterUDB:status_1\ ,
            status_0 => \QuadDec_2:Cnt8:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_2:bQuadDec:Stsreg\
        PORT MAP (
            clock => clk ,
            status_3 => \QuadDec_2:bQuadDec:error\ ,
            status_2 => \QuadDec_2:Net_1260\ ,
            status_1 => \QuadDec_2:Net_611\ ,
            status_0 => \QuadDec_2:Net_530\ ,
            interrupt => Net_2934 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\SPIS:BSPIS:sync_1\
        PORT MAP (
            clock => ccc ,
            in => \SPIS:BSPIS:tx_load\ ,
            out => \SPIS:BSPIS:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:sync_2\
        PORT MAP (
            clock => ccc ,
            in => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
            out => \SPIS:BSPIS:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:sync_3\
        PORT MAP (
            clock => ccc ,
            in => \SPIS:BSPIS:mosi_buf_overrun\ ,
            out => \SPIS:BSPIS:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:sync_4\
        PORT MAP (
            clock => ccc ,
            in => \SPIS:BSPIS:dpMOSI_fifo_full\ ,
            out => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\MIS_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MIS_Reg:control_7\ ,
            control_6 => \MIS_Reg:control_6\ ,
            control_5 => Net_2265 ,
            control_4 => Net_2266 ,
            control_3 => Net_2267 ,
            control_2 => ctr_0 ,
            control_1 => rst ,
            control_0 => rst0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => clk ,
            control_7 => \QuadDec_1:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_1:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_1:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_1:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_1:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_1:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_1:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_1:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PulseCounter_1:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => clk ,
            control_7 => \PulseCounter_1:CounterUDB:control_7\ ,
            control_6 => \PulseCounter_1:CounterUDB:control_6\ ,
            control_5 => \PulseCounter_1:CounterUDB:control_5\ ,
            control_4 => \PulseCounter_1:CounterUDB:control_4\ ,
            control_3 => \PulseCounter_1:CounterUDB:control_3\ ,
            control_2 => \PulseCounter_1:CounterUDB:control_2\ ,
            control_1 => \PulseCounter_1:CounterUDB:control_1\ ,
            control_0 => \PulseCounter_1:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PulseCounter_2:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => clk ,
            control_7 => \PulseCounter_2:CounterUDB:control_7\ ,
            control_6 => \PulseCounter_2:CounterUDB:control_6\ ,
            control_5 => \PulseCounter_2:CounterUDB:control_5\ ,
            control_4 => \PulseCounter_2:CounterUDB:control_4\ ,
            control_3 => \PulseCounter_2:CounterUDB:control_3\ ,
            control_2 => \PulseCounter_2:CounterUDB:control_2\ ,
            control_1 => \PulseCounter_2:CounterUDB:control_1\ ,
            control_0 => \PulseCounter_2:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timestamp:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => clk ,
            control_7 => \Timestamp:TimerUDB:control_7\ ,
            control_6 => \Timestamp:TimerUDB:control_6\ ,
            control_5 => \Timestamp:TimerUDB:control_5\ ,
            control_4 => \Timestamp:TimerUDB:control_4\ ,
            control_3 => \Timestamp:TimerUDB:control_3\ ,
            control_2 => \Timestamp:TimerUDB:control_2\ ,
            control_1 => \Timestamp:TimerUDB:control_1\ ,
            control_0 => \Timestamp:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PulseCounter_3:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => clk ,
            control_7 => \PulseCounter_3:CounterUDB:control_7\ ,
            control_6 => \PulseCounter_3:CounterUDB:control_6\ ,
            control_5 => \PulseCounter_3:CounterUDB:control_5\ ,
            control_4 => \PulseCounter_3:CounterUDB:control_4\ ,
            control_3 => \PulseCounter_3:CounterUDB:control_3\ ,
            control_2 => \PulseCounter_3:CounterUDB:control_2\ ,
            control_1 => \PulseCounter_3:CounterUDB:control_1\ ,
            control_0 => \PulseCounter_3:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PulseCounter_4:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => clk ,
            control_7 => \PulseCounter_4:CounterUDB:control_7\ ,
            control_6 => \PulseCounter_4:CounterUDB:control_6\ ,
            control_5 => \PulseCounter_4:CounterUDB:control_5\ ,
            control_4 => \PulseCounter_4:CounterUDB:control_4\ ,
            control_3 => \PulseCounter_4:CounterUDB:control_3\ ,
            control_2 => \PulseCounter_4:CounterUDB:control_2\ ,
            control_1 => \PulseCounter_4:CounterUDB:control_1\ ,
            control_0 => \PulseCounter_4:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_2:Cnt8:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => clk ,
            control_7 => \QuadDec_2:Cnt8:CounterUDB:control_7\ ,
            control_6 => \QuadDec_2:Cnt8:CounterUDB:control_6\ ,
            control_5 => \QuadDec_2:Cnt8:CounterUDB:control_5\ ,
            control_4 => \QuadDec_2:Cnt8:CounterUDB:control_4\ ,
            control_3 => \QuadDec_2:Cnt8:CounterUDB:control_3\ ,
            control_2 => \QuadDec_2:Cnt8:CounterUDB:control_2\ ,
            control_1 => \QuadDec_2:Cnt8:CounterUDB:control_1\ ,
            control_0 => \QuadDec_2:Cnt8:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPIS:BSPIS:BitCounter\
        PORT MAP (
            clock => Net_3049 ,
            reset => Net_2213 ,
            enable => \SPIS:BSPIS:inv_ss\ ,
            count_6 => \SPIS:BSPIS:count_6\ ,
            count_5 => \SPIS:BSPIS:count_5\ ,
            count_4 => \SPIS:BSPIS:count_4\ ,
            count_3 => \SPIS:BSPIS:count_3\ ,
            count_2 => \SPIS:BSPIS:count_2\ ,
            count_1 => \SPIS:BSPIS:count_1\ ,
            count_0 => \SPIS:BSPIS:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True

    count7cell: Name =\SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => ccc ,
            enable => \SPIM:BSPIM:cnt_enable\ ,
            count_6 => \SPIM:BSPIM:count_6\ ,
            count_5 => \SPIM:BSPIM:count_5\ ,
            count_4 => \SPIM:BSPIM:count_4\ ,
            count_3 => \SPIM:BSPIM:count_3\ ,
            count_2 => \SPIM:BSPIM:count_2\ ,
            count_1 => \SPIM:BSPIM:count_1\ ,
            count_0 => \SPIM:BSPIM:count_0\ ,
            tc => \SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_CS_Rise
        PORT MAP (
            interrupt => Net_2924 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_QuadDec_1
        PORT MAP (
            interrupt => Net_2929 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_Timestamp
        PORT MAP (
            interrupt => Net_2692 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_PulseCounter_2
        PORT MAP (
            interrupt => \PulseCounter_2:CounterUDB:overflow_reg_i\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Capture_2
        PORT MAP (
            interrupt => BurstDetector_2 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_Capture_1
        PORT MAP (
            interrupt => BurstDetector_1 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_PulseCounter_1
        PORT MAP (
            interrupt => \PulseCounter_1:CounterUDB:overflow_reg_i\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_START
        PORT MAP (
            interrupt => Net_3025 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_STOP
        PORT MAP (
            interrupt => Net_3026 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\SPIS:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_2899 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\SPIS:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_2897 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\SPIM:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_2904 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\SPIM:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_2906 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Capture_3
        PORT MAP (
            interrupt => BurstDetector_3 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_PulseCounter_3
        PORT MAP (
            interrupt => \PulseCounter_3:CounterUDB:overflow_reg_i\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Capture_4
        PORT MAP (
            interrupt => BurstDetector_4 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_PulseCounter_4
        PORT MAP (
            interrupt => \PulseCounter_4:CounterUDB:overflow_reg_i\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_QuadDec_2
        PORT MAP (
            interrupt => Net_2934 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :   18 :   14 :   32 : 56.25 %
IO                            :   46 :   26 :   72 : 63.89 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :  151 :   41 :  192 : 78.65 %
  Unique P-terms              :  252 :  132 :  384 : 65.63 %
  Total P-terms               :  274 :      :      :        
  Datapath Cells              :   13 :   11 :   24 : 54.17 %
  Status Cells                :   20 :    4 :   24 : 83.33 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :   15 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :   11 :   13 :   24 : 45.83 %
    Control Registers         :    8 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    2 :    2 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    2 :    2 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.249ms
ADD: mpr.M0037: information: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details.
 * C:\Users\tomas.gecas\Documents\Dropbox\Shared\PSOC\workspace 20171130\workspace 20171113\workspace 20171004\workspace\minunit_arch stendo 0927\minunit_arch\minunit_arch\stendo_MIS_WIRE.cydsn\codegentemp\stendo_MIS_WIRE.rpt (Tech mapping)

Tech Mapping phase: Elapsed time ==> 0s.319ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(12)][IoId=(4)] : ADR0(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : ADR1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : ADR2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : DIO1(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : DIO2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : DIO3(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : DIO4(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : LED2(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Pin_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Pin_2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : SIG1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SW1_LED2(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : ctrl_in2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : ctrl_in3(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : ctrl_in4(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : ctrl_in5(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : ctrl_out0(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : ctrl_out1(0) (fixed)
IO_6@[IOP=(15)][IoId=(6)] : ctrl_out2(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : ctrl_out3(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : ctrl_out4(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : ctrl_out5(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : mst_clk(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : mst_cs(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : mst_miso(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : mst_mosi(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : slc_cs(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : slv_clk(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : slv_miso(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : slv_mosi(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.17
                   Pterms :            5.50
               Macrocells :            3.15
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.441ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      10.79 :       6.29
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_25 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_25
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_25
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_25
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => ccc ,
        status_6 => \SPIM:BSPIM:rx_status_6\ ,
        status_5 => \SPIM:BSPIM:rx_status_5\ ,
        status_4 => \SPIM:BSPIM:rx_status_4\ ,
        interrupt => Net_2904 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_25 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_25 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_25
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_25 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_25 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Net_1251\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251_split\
        );
        Output = \QuadDec_2:Net_1251\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:bQuadDec:error\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_2:Cnt8:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => clk ,
        cs_addr_2 => \QuadDec_2:Net_1251\ ,
        cs_addr_1 => \QuadDec_2:Cnt8:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_2:Cnt8:CounterUDB:reload\ ,
        z0_comb => \QuadDec_2:Cnt8:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_2:Cnt8:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_2:Cnt8:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_2:Cnt8:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_2:Cnt8:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Net_1260\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:error\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt8:CounterUDB:overflow\ * 
              !\QuadDec_2:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_2:Cnt8:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_2:Cnt8:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_2:Net_1260\ ,
        clock => clk ,
        status_6 => \QuadDec_2:Cnt8:CounterUDB:status_6\ ,
        status_5 => \QuadDec_2:Cnt8:CounterUDB:status_5\ ,
        status_3 => \QuadDec_2:Cnt8:CounterUDB:status_3\ ,
        status_2 => \QuadDec_2:Cnt8:CounterUDB:status_2\ ,
        status_1 => \QuadDec_2:Cnt8:CounterUDB:status_1\ ,
        status_0 => \QuadDec_2:Cnt8:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_2:Cnt8:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => clk ,
        control_7 => \QuadDec_2:Cnt8:CounterUDB:control_7\ ,
        control_6 => \QuadDec_2:Cnt8:CounterUDB:control_6\ ,
        control_5 => \QuadDec_2:Cnt8:CounterUDB:control_5\ ,
        control_4 => \QuadDec_2:Cnt8:CounterUDB:control_4\ ,
        control_3 => \QuadDec_2:Cnt8:CounterUDB:control_3\ ,
        control_2 => \QuadDec_2:Cnt8:CounterUDB:control_2\ ,
        control_1 => \QuadDec_2:Cnt8:CounterUDB:control_1\ ,
        control_0 => \QuadDec_2:Cnt8:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Net_1203\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:Net_1203\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt8:CounterUDB:control_7\ * 
              !\QuadDec_2:Cnt8:CounterUDB:count_stored_i\ * 
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt8:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1251\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251_split\
        );
        Output = \QuadDec_1:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:error\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt8:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => clk ,
        cs_addr_2 => \QuadDec_1:Net_1251\ ,
        cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\QuadDec_1:bQuadDec:Stsreg\
    PORT MAP (
        clock => clk ,
        status_3 => \QuadDec_1:bQuadDec:error\ ,
        status_2 => \QuadDec_1:Net_1260\ ,
        status_1 => \QuadDec_1:Net_611\ ,
        status_0 => \QuadDec_1:Net_530\ ,
        interrupt => Net_2929 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Net_1276\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Cnt8:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Net_1276\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_2:Cnt8:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => ccc ,
        status_4 => \SPIM:BSPIM:tx_status_4\ ,
        status_3 => \SPIM:BSPIM:load_rx_data\ ,
        status_2 => \SPIM:BSPIM:tx_status_2\ ,
        status_1 => \SPIM:BSPIM:tx_status_1\ ,
        status_0 => \SPIM:BSPIM:tx_status_0\ ,
        interrupt => Net_2906 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt8:CounterUDB:cmp_out_i\ * 
              !\QuadDec_2:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Cnt8:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:Net_530\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1276\ * \QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:Net_611\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1276\ * !\QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:sync_1\
    PORT MAP (
        clock => ccc ,
        in => \SPIS:BSPIS:tx_load\ ,
        out => \SPIS:BSPIS:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:sync_2\
    PORT MAP (
        clock => ccc ,
        in => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
        out => \SPIS:BSPIS:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIS:BSPIS:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\ * 
              \SPIS:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS:BSPIS:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS:BSPIS:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:byte_complete\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS:BSPIS:byte_complete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIS:BSPIS:TxStsReg\
    PORT MAP (
        clock => ccc ,
        status_6 => \SPIS:BSPIS:byte_complete\ ,
        status_2 => \SPIS:BSPIS:miso_tx_empty_reg_fin\ ,
        status_1 => \SPIS:BSPIS:tx_status_1\ ,
        status_0 => \SPIS:BSPIS:tx_status_0\ ,
        interrupt => Net_2897 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Cnt8:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:Cnt8:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt8:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3025, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EdgeDetect_4:last\ * Net_2759
        );
        Output = Net_3025 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt8:CounterUDB:status_1\
        );
        Output = \QuadDec_2:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3026, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EdgeDetect_4:last\ * !Net_2759
        );
        Output = Net_3026 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt8:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_2:Cnt8:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\
            + \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\
            + \QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_2692, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timestamp:TimerUDB:control_7\ * \Timestamp:TimerUDB:per_zero\
        );
        Output = Net_2692 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timestamp:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timestamp:TimerUDB:control_7\ * \Timestamp:TimerUDB:per_zero\
        );
        Output = \Timestamp:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timestamp:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => clk ,
        cs_addr_1 => \Timestamp:TimerUDB:control_7\ ,
        cs_addr_0 => \Timestamp:TimerUDB:per_zero\ ,
        z0_comb => \Timestamp:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timestamp:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timestamp:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\QuadDec_2:bQuadDec:Stsreg\
    PORT MAP (
        clock => clk ,
        status_3 => \QuadDec_2:bQuadDec:error\ ,
        status_2 => \QuadDec_2:Net_1260\ ,
        status_1 => \QuadDec_2:Net_611\ ,
        status_0 => \QuadDec_2:Net_530\ ,
        interrupt => Net_2934 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timestamp:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => clk ,
        control_7 => \Timestamp:TimerUDB:control_7\ ,
        control_6 => \Timestamp:TimerUDB:control_6\ ,
        control_5 => \Timestamp:TimerUDB:control_5\ ,
        control_4 => \Timestamp:TimerUDB:control_4\ ,
        control_3 => \Timestamp:TimerUDB:control_3\ ,
        control_2 => \Timestamp:TimerUDB:control_2\ ,
        control_1 => \Timestamp:TimerUDB:control_1\ ,
        control_0 => \Timestamp:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Net_1203\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1260\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:error\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => clk ,
        cs_addr_2 => \QuadDec_1:Net_1251\ ,
        cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_1:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Timestamp:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => clk ,
        status_3 => \Timestamp:TimerUDB:status_3\ ,
        status_2 => \Timestamp:TimerUDB:status_2\ ,
        status_0 => \Timestamp:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => clk ,
        control_7 => \QuadDec_1:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_1:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_1:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_1:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_1:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_1:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_1:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_1:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3056, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_3056 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_3056 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => ccc ,
        cs_addr_2 => \SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM:BSPIM:state_0\ ,
        route_si => Net_3055 ,
        f1_load => \SPIM:BSPIM:load_rx_data\ ,
        so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => ccc ,
        enable => \SPIM:BSPIM:cnt_enable\ ,
        count_6 => \SPIM:BSPIM:count_6\ ,
        count_5 => \SPIM:BSPIM:count_5\ ,
        count_4 => \SPIM:BSPIM:count_4\ ,
        count_3 => \SPIM:BSPIM:count_3\ ,
        count_2 => \SPIM:BSPIM:count_2\ ,
        count_1 => \SPIM:BSPIM:count_1\ ,
        count_0 => \SPIM:BSPIM:count_0\ ,
        tc => \SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_3048 * !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * \SPIS:BSPIS:count_0\
            + \SPIS:BSPIS:count_3\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_2\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_1\ * \SPIS:BSPIS:mosi_tmp\
            + !\SPIS:BSPIS:count_0\ * \SPIS:BSPIS:mosi_tmp\
        );
        Output = \SPIS:BSPIS:mosi_to_dp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:mosi_tmp\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3049)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3048
        );
        Output = \SPIS:BSPIS:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:tx_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * \SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:tx_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpMOSI_fifo_full\ * !\SPIS:BSPIS:count_3\ * 
              !\SPIS:BSPIS:count_2\ * !\SPIS:BSPIS:count_1\ * 
              \SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PulseCounter_4:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MIS_IN4 * PulseCounterEN_4 * 
              \PulseCounter_4:CounterUDB:control_7\ * 
              !\PulseCounter_4:CounterUDB:count_stored_i\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_0\
        );
        Output = \PulseCounter_4:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\
            + \QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PulseCounter_4:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => clk ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \PulseCounter_4:CounterUDB:count_enable\ ,
        cs_addr_0 => \PulseCounter_4:CounterUDB:reload\ ,
        ce0_comb => \PulseCounter_4:CounterUDB:reload\ ,
        z0_comb => \PulseCounter_4:CounterUDB:status_1\ ,
        cl1_comb => \PulseCounter_4:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \PulseCounter_4:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \PulseCounter_4:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:sync_4\
    PORT MAP (
        clock => ccc ,
        in => \SPIS:BSPIS:dpMOSI_fifo_full\ ,
        out => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:sync_3\
    PORT MAP (
        clock => ccc ,
        in => \SPIS:BSPIS:mosi_buf_overrun\ ,
        out => \SPIS:BSPIS:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_20, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_20 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PulseCounter_4:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_4:CounterUDB:cmp_out_i\ * 
              !\PulseCounter_4:CounterUDB:prevCompare\
        );
        Output = \PulseCounter_4:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PulseCounter_4:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_4:CounterUDB:cmp_out_i\
        );
        Output = \PulseCounter_4:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PulseCounter_3:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_3:CounterUDB:cmp_out_i\ * 
              !\PulseCounter_3:CounterUDB:prevCompare\
        );
        Output = \PulseCounter_3:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PulseCounter_3:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_3:CounterUDB:cmp_out_i\
        );
        Output = \PulseCounter_3:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:inv_ss\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2213
        );
        Output = \SPIS:BSPIS:inv_ss\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIS:BSPIS:sR8:Dp:u0\
    PORT MAP (
        clock => Net_3049 ,
        cs_addr_2 => \SPIS:BSPIS:inv_ss\ ,
        cs_addr_0 => \SPIS:BSPIS:tx_load\ ,
        route_si => \SPIS:BSPIS:mosi_to_dp\ ,
        f1_load => \SPIS:BSPIS:tx_load\ ,
        so_comb => \SPIS:BSPIS:miso_from_dp\ ,
        f0_bus_stat_comb => \SPIS:BSPIS:tx_status_1\ ,
        f0_blk_stat_comb => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_full\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

statusicell: Name =\PulseCounter_4:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => clk ,
        status_6 => \PulseCounter_4:CounterUDB:status_6\ ,
        status_5 => \PulseCounter_4:CounterUDB:status_5\ ,
        status_2 => \PulseCounter_4:CounterUDB:status_2\ ,
        status_1 => \PulseCounter_4:CounterUDB:status_1\ ,
        status_0 => \PulseCounter_4:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PulseCounter_4:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => clk ,
        control_7 => \PulseCounter_4:CounterUDB:control_7\ ,
        control_6 => \PulseCounter_4:CounterUDB:control_6\ ,
        control_5 => \PulseCounter_4:CounterUDB:control_5\ ,
        control_4 => \PulseCounter_4:CounterUDB:control_4\ ,
        control_3 => \PulseCounter_4:CounterUDB:control_3\ ,
        control_2 => \PulseCounter_4:CounterUDB:control_2\ ,
        control_1 => \PulseCounter_4:CounterUDB:control_1\ ,
        control_0 => \PulseCounter_4:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PulseCounter_1:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_1:CounterUDB:reload\ * 
              !\PulseCounter_1:CounterUDB:overflow_reg_i\
        );
        Output = \PulseCounter_1:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PulseCounter_1:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_1:CounterUDB:reload\
        );
        Output = \PulseCounter_1:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS:BSPIS:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIS:BSPIS:RxStsReg\
    PORT MAP (
        clock => ccc ,
        status_6 => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ ,
        status_5 => \SPIS:BSPIS:rx_buf_overrun\ ,
        status_4 => \SPIS:BSPIS:rx_status_4\ ,
        status_3 => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
        interrupt => Net_2899 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PulseCounter_2:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_2:CounterUDB:reload\
        );
        Output = \PulseCounter_2:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PulseCounter_4:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_4:CounterUDB:reload\
        );
        Output = \PulseCounter_4:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PulseCounter_2:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_2:CounterUDB:reload\ * 
              !\PulseCounter_2:CounterUDB:overflow_reg_i\
        );
        Output = \PulseCounter_2:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PulseCounter_4:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_4:CounterUDB:reload\ * 
              !\PulseCounter_4:CounterUDB:overflow_reg_i\
        );
        Output = \PulseCounter_4:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2924, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EdgeDetect_5:last\ * Net_2213
        );
        Output = Net_2924 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\EdgeDetect_5:last\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2213
        );
        Output = \EdgeDetect_5:last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3047, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2213 * \SPIS:BSPIS:miso_from_dp\
        );
        Output = Net_3047 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PulseCounter_1:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => clk ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \PulseCounter_1:CounterUDB:count_enable\ ,
        cs_addr_0 => \PulseCounter_1:CounterUDB:reload\ ,
        ce0_comb => \PulseCounter_1:CounterUDB:reload\ ,
        z0_comb => \PulseCounter_1:CounterUDB:status_1\ ,
        cl1_comb => \PulseCounter_1:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \PulseCounter_1:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \PulseCounter_1:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PulseCounter_1:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => clk ,
        status_6 => \PulseCounter_1:CounterUDB:status_6\ ,
        status_5 => \PulseCounter_1:CounterUDB:status_5\ ,
        status_2 => \PulseCounter_1:CounterUDB:status_2\ ,
        status_1 => \PulseCounter_1:CounterUDB:status_1\ ,
        status_0 => \PulseCounter_1:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1275\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Net_530\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * \QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Net_611\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * !\QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_1:Net_1260\ ,
        clock => clk ,
        status_6 => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_1:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_1:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_1:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_2902, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_2902 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + !Net_2902 * \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !Net_2902 * \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = Net_2902 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3057, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_3057 * \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = Net_3057 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ccc) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=BurstDetector_4, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !MIS_IN4 * !rst * cy_srff_10 * 
              \QuadDec_2:bQuadDec:quad_B_delayed_0\
            + !rst * BurstDetector_4
        );
        Output = BurstDetector_4 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MIS_IN4
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_0\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2883, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !MIS_IN4 * !cy_srff_10 * \QuadDec_2:bQuadDec:quad_B_delayed_0\
            + rst
        );
        Output = Net_2883 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PulseCounter_4:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MIS_IN4 * \QuadDec_2:bQuadDec:quad_B_delayed_0\
        );
        Output = \PulseCounter_4:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PulseCounter_3:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_3:CounterUDB:reload\ * 
              !\PulseCounter_3:CounterUDB:overflow_reg_i\
        );
        Output = \PulseCounter_3:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PulseCounter_3:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_3:CounterUDB:reload\
        );
        Output = \PulseCounter_3:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=BurstDetector_2, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !rst * BurstDetector_2
            + !rst * !MIS_IN2 * \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              Net_2721
        );
        Output = BurstDetector_2 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PulseCounter_2:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MIS_IN2 * \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \PulseCounter_2:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PulseCounter_2:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              PulseCounterEN_2 * !MIS_IN2 * 
              \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \PulseCounter_2:CounterUDB:control_7\ * 
              !\PulseCounter_2:CounterUDB:count_stored_i\
        );
        Output = \PulseCounter_2:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2714, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              rst
            + !MIS_IN2 * \QuadDec_1:bQuadDec:quad_B_delayed_0\ * !Net_2721
        );
        Output = Net_2714 (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\SPIS:BSPIS:BitCounter\
    PORT MAP (
        clock => Net_3049 ,
        reset => Net_2213 ,
        enable => \SPIS:BSPIS:inv_ss\ ,
        count_6 => \SPIS:BSPIS:count_6\ ,
        count_5 => \SPIS:BSPIS:count_5\ ,
        count_4 => \SPIS:BSPIS:count_4\ ,
        count_3 => \SPIS:BSPIS:count_3\ ,
        count_2 => \SPIS:BSPIS:count_2\ ,
        count_1 => \SPIS:BSPIS:count_1\ ,
        count_0 => \SPIS:BSPIS:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PulseCounter_2:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_2:CounterUDB:cmp_out_i\ * 
              !\PulseCounter_2:CounterUDB:prevCompare\
        );
        Output = \PulseCounter_2:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PulseCounter_2:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_2:CounterUDB:cmp_out_i\
        );
        Output = \PulseCounter_2:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_2721, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !rst * Net_2721
            + !rst * Net_2720
        );
        Output = Net_2721 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MIS_IN2
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_0\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2619, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !rst * Net_2619
            + !rst * Net_1414
        );
        Output = Net_2619 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2616, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !MIS_IN1 * \QuadDec_1:bQuadDec:quad_A_delayed_0\ * !Net_2619
            + rst
        );
        Output = Net_2616 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PulseCounter_2:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => clk ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \PulseCounter_2:CounterUDB:count_enable\ ,
        cs_addr_0 => \PulseCounter_2:CounterUDB:reload\ ,
        ce0_comb => \PulseCounter_2:CounterUDB:reload\ ,
        z0_comb => \PulseCounter_2:CounterUDB:status_1\ ,
        cl1_comb => \PulseCounter_2:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \PulseCounter_2:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \PulseCounter_2:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PulseCounter_2:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => clk ,
        status_6 => \PulseCounter_2:CounterUDB:status_6\ ,
        status_5 => \PulseCounter_2:CounterUDB:status_5\ ,
        status_2 => \PulseCounter_2:CounterUDB:status_2\ ,
        status_1 => \PulseCounter_2:CounterUDB:status_1\ ,
        status_0 => \PulseCounter_2:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PulseCounter_2:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => clk ,
        control_7 => \PulseCounter_2:CounterUDB:control_7\ ,
        control_6 => \PulseCounter_2:CounterUDB:control_6\ ,
        control_5 => \PulseCounter_2:CounterUDB:control_5\ ,
        control_4 => \PulseCounter_2:CounterUDB:control_4\ ,
        control_3 => \PulseCounter_2:CounterUDB:control_3\ ,
        control_2 => \PulseCounter_2:CounterUDB:control_2\ ,
        control_1 => \PulseCounter_2:CounterUDB:control_1\ ,
        control_0 => \PulseCounter_2:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=PulseCounterEN_4, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !rst0 * !ctr_0 * cy_srff_10
            + !rst0 * PulseCounterEN_4 * !cy_srff_10
        );
        Output = PulseCounterEN_4 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=PulseCounterEN_2, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !rst0 * !ctr_0 * Net_2721
            + !rst0 * PulseCounterEN_2 * !Net_2721
        );
        Output = PulseCounterEN_2 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=PulseCounterEN_3, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !rst0 * !ctr_0 * cy_srff_7
            + !rst0 * PulseCounterEN_3 * !cy_srff_7
        );
        Output = PulseCounterEN_3 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=PulseCounterEN_1, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !rst0 * !ctr_0 * Net_2619
            + !rst0 * PulseCounterEN_1 * !Net_2619
        );
        Output = PulseCounterEN_1 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\
            + \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIS:BSPIS:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS:BSPIS:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PulseCounter_3:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => clk ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \PulseCounter_3:CounterUDB:count_enable\ ,
        cs_addr_0 => \PulseCounter_3:CounterUDB:reload\ ,
        ce0_comb => \PulseCounter_3:CounterUDB:reload\ ,
        z0_comb => \PulseCounter_3:CounterUDB:status_1\ ,
        cl1_comb => \PulseCounter_3:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \PulseCounter_3:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \PulseCounter_3:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PulseCounter_3:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => clk ,
        status_6 => \PulseCounter_3:CounterUDB:status_6\ ,
        status_5 => \PulseCounter_3:CounterUDB:status_5\ ,
        status_2 => \PulseCounter_3:CounterUDB:status_2\ ,
        status_1 => \PulseCounter_3:CounterUDB:status_1\ ,
        status_0 => \PulseCounter_3:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MIS_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MIS_Reg:control_7\ ,
        control_6 => \MIS_Reg:control_6\ ,
        control_5 => Net_2265 ,
        control_4 => Net_2266 ,
        control_3 => Net_2267 ,
        control_2 => ctr_0 ,
        control_1 => rst ,
        control_0 => rst0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=BurstDetector_1, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !MIS_IN1 * !rst * \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              Net_2619
            + !rst * BurstDetector_1
        );
        Output = BurstDetector_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MIS_IN1
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_0\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PulseCounter_1:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MIS_IN1 * \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \PulseCounter_1:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PulseCounter_1:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MIS_IN1 * PulseCounterEN_1 * 
              \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \PulseCounter_1:CounterUDB:control_7\ * 
              !\PulseCounter_1:CounterUDB:count_stored_i\
        );
        Output = \PulseCounter_1:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MIS_IN3
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_0\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PulseCounter_3:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MIS_IN3 * PulseCounterEN_3 * 
              \PulseCounter_3:CounterUDB:control_7\ * 
              !\PulseCounter_3:CounterUDB:count_stored_i\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_0\
        );
        Output = \PulseCounter_3:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PulseCounter_3:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MIS_IN3 * \QuadDec_2:bQuadDec:quad_A_delayed_0\
        );
        Output = \PulseCounter_3:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\PulseCounter_3:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => clk ,
        control_7 => \PulseCounter_3:CounterUDB:control_7\ ,
        control_6 => \PulseCounter_3:CounterUDB:control_6\ ,
        control_5 => \PulseCounter_3:CounterUDB:control_5\ ,
        control_4 => \PulseCounter_3:CounterUDB:control_4\ ,
        control_3 => \PulseCounter_3:CounterUDB:control_3\ ,
        control_2 => \PulseCounter_3:CounterUDB:control_2\ ,
        control_1 => \PulseCounter_3:CounterUDB:control_1\ ,
        control_0 => \PulseCounter_3:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\EdgeDetect_4:last\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2759
        );
        Output = \EdgeDetect_4:last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PulseCounter_1:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_1:CounterUDB:cmp_out_i\ * 
              !\PulseCounter_1:CounterUDB:prevCompare\
        );
        Output = \PulseCounter_1:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PulseCounter_1:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseCounter_1:CounterUDB:cmp_out_i\
        );
        Output = \PulseCounter_1:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=BurstDetector_3, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !MIS_IN3 * !rst * cy_srff_7 * 
              \QuadDec_2:bQuadDec:quad_A_delayed_0\
            + !rst * BurstDetector_3
        );
        Output = BurstDetector_3 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cy_srff_7, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !rst * Net_2865
            + !rst * cy_srff_7
        );
        Output = cy_srff_7 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2859, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !MIS_IN3 * !cy_srff_7 * \QuadDec_2:bQuadDec:quad_A_delayed_0\
            + rst
        );
        Output = Net_2859 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cy_srff_10, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !rst * Net_2889
            + !rst * cy_srff_10
        );
        Output = cy_srff_10 (fanout=4)
        Properties               : 
        {
        }
}

statuscell: Name =\MIS_Stat:sts:sts_reg\
    PORT MAP (
        status_7 => PulseCounterEN_4 ,
        status_6 => PulseCounterEN_3 ,
        status_5 => PulseCounterEN_2 ,
        status_4 => PulseCounterEN_1 ,
        status_3 => BurstDetector_4 ,
        status_2 => BurstDetector_3 ,
        status_1 => BurstDetector_2 ,
        status_0 => BurstDetector_1 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\PulseCounter_1:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => clk ,
        control_7 => \PulseCounter_1:CounterUDB:control_7\ ,
        control_6 => \PulseCounter_1:CounterUDB:control_6\ ,
        control_5 => \PulseCounter_1:CounterUDB:control_5\ ,
        control_4 => \PulseCounter_1:CounterUDB:control_4\ ,
        control_3 => \PulseCounter_1:CounterUDB:control_3\ ,
        control_2 => \PulseCounter_1:CounterUDB:control_2\ ,
        control_1 => \PulseCounter_1:CounterUDB:control_1\ ,
        control_0 => \PulseCounter_1:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\SPIM:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_2904 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\SPIM:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_2906 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\SPIS:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_2899 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\SPIS:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_2897 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_CS_Rise
        PORT MAP (
            interrupt => Net_2924 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_Capture_1
        PORT MAP (
            interrupt => BurstDetector_1 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_Capture_2
        PORT MAP (
            interrupt => BurstDetector_2 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_Capture_3
        PORT MAP (
            interrupt => BurstDetector_3 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =isr_Capture_4
        PORT MAP (
            interrupt => BurstDetector_4 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =isr_PulseCounter_1
        PORT MAP (
            interrupt => \PulseCounter_1:CounterUDB:overflow_reg_i\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =isr_PulseCounter_2
        PORT MAP (
            interrupt => \PulseCounter_2:CounterUDB:overflow_reg_i\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =isr_PulseCounter_3
        PORT MAP (
            interrupt => \PulseCounter_3:CounterUDB:overflow_reg_i\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =isr_PulseCounter_4
        PORT MAP (
            interrupt => \PulseCounter_4:CounterUDB:overflow_reg_i\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(13)] 
    interrupt: Name =isr_QuadDec_1
        PORT MAP (
            interrupt => Net_2929 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =isr_QuadDec_2
        PORT MAP (
            interrupt => Net_2934 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =isr_START
        PORT MAP (
            interrupt => Net_3025 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =isr_STOP
        PORT MAP (
            interrupt => Net_3026 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_Timestamp
        PORT MAP (
            interrupt => Net_2692 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = DIO3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO3(0)__PA ,
        fb => MIS_IN3 ,
        pad => DIO3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DIO1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO1(0)__PA ,
        fb => MIS_IN1 ,
        pad => DIO1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        pin_input => PulseCounterEN_2 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        pin_input => BurstDetector_2 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = slv_mosi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => slv_mosi(0)__PA ,
        fb => Net_3048 ,
        pad => slv_mosi(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = slv_miso(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => slv_miso(0)__PA ,
        pin_input => Net_3047 ,
        pad => slv_miso(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = slv_clk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => slv_clk(0)__PA ,
        fb => Net_3049 ,
        pad => slv_clk(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = slc_cs(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => slc_cs(0)__PA ,
        fb => Net_2213 ,
        pad => slc_cs(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = ADR2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADR2(0)__PA ,
        annotation => Net_2208 ,
        pad => ADR2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_5(0)__PA ,
        pin_input => BurstDetector_3 ,
        pad => Pin_5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED2(0)__PA ,
        pin_input => MIS_IN1 ,
        annotation => Net_2959 ,
        pad => LED2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ctrl_out0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ctrl_out0(0)__PA ,
        pin_input => MIS_IN1 ,
        pad => ctrl_out0(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ctrl_out1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ctrl_out1(0)__PA ,
        pin_input => MIS_IN2 ,
        pad => ctrl_out1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = ctrl_in3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ctrl_in3(0)__PA ,
        pad => ctrl_in3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        annotation => Net_2806 ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SW1_LED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1_LED2(0)__PA ,
        annotation => Net_59 ,
        pad => SW1_LED2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ctrl_in2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ctrl_in2(0)__PA ,
        pad => ctrl_in2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_6(0)__PA ,
        pin_input => PulseCounterEN_3 ,
        pad => Pin_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        pin_input => BurstDetector_1 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        pin_input => PulseCounterEN_1 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = ctrl_out4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ctrl_out4(0)__PA ,
        pin_input => Net_2266 ,
        pad => ctrl_out4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ctrl_out5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ctrl_out5(0)__PA ,
        pin_input => Net_2265 ,
        pad => ctrl_out5(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = mst_cs(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => mst_cs(0)__PA ,
        pin_input => Net_2902 ,
        pad => mst_cs(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = mst_clk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => mst_clk(0)__PA ,
        pin_input => Net_3057 ,
        pad => mst_clk(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = mst_miso(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => mst_miso(0)__PA ,
        fb => Net_3055 ,
        pad => mst_miso(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = mst_mosi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => mst_mosi(0)__PA ,
        pin_input => Net_3056 ,
        pad => mst_mosi(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_8(0)__PA ,
        pin_input => PulseCounterEN_4 ,
        pad => Pin_8(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DIO4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO4(0)__PA ,
        fb => MIS_IN4 ,
        pad => DIO4(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=3]: 
Pin : Name = SIG1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SIG1(0)__PA ,
        fb => Net_2759 ,
        pad => SIG1(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=5]: 
Pin : Name = Pin_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7(0)__PA ,
        pin_input => BurstDetector_4 ,
        pad => Pin_7(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = DIO2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO2(0)__PA ,
        fb => MIS_IN2 ,
        pad => DIO2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = ADR0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADR0(0)__PA ,
        annotation => Net_2164 ,
        pad => ADR0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ADR1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADR1(0)__PA ,
        annotation => Net_2206 ,
        pad => ADR1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_25 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_20 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = ctrl_in5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ctrl_in5(0)__PA ,
        pad => ctrl_in5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ctrl_in4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ctrl_in4(0)__PA ,
        pad => ctrl_in4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ctrl_out2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ctrl_out2(0)__PA ,
        pad => ctrl_out2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ctrl_out3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ctrl_out3(0)__PA ,
        pin_input => Net_2267 ,
        pad => ctrl_out3(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => ccc ,
            dclk_0 => ccc_local ,
            dclk_glb_1 => clk ,
            dclk_1 => clk_local ,
            dclk_glb_2 => \UART_1:Net_9\ ,
            dclk_2 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\BurstTimeout_1:TimerHW\
        PORT MAP (
            clock => clk ,
            enable => __ONE__ ,
            timer_reset => Net_2616 ,
            tc => Net_1414 ,
            cmp => \BurstTimeout_1:Net_261\ ,
            irq => \BurstTimeout_1:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\BurstTimeout_2:TimerHW\
        PORT MAP (
            clock => clk ,
            enable => __ONE__ ,
            timer_reset => Net_2714 ,
            tc => Net_2720 ,
            cmp => \BurstTimeout_2:Net_261\ ,
            irq => \BurstTimeout_2:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\BurstTimeout_3:TimerHW\
        PORT MAP (
            clock => clk ,
            enable => __ONE__ ,
            timer_reset => Net_2859 ,
            tc => Net_2865 ,
            cmp => \BurstTimeout_3:Net_261\ ,
            irq => \BurstTimeout_3:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,3): 
    timercell: Name =\BurstTimeout_4:TimerHW\
        PORT MAP (
            clock => clk ,
            enable => __ONE__ ,
            timer_reset => Net_2883 ,
            tc => Net_2889 ,
            cmp => \BurstTimeout_4:Net_261\ ,
            irq => \BurstTimeout_4:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+---------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |      DIO3(0) | FB(MIS_IN3)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |      DIO1(0) | FB(MIS_IN1)
     |   2 |       |      NONE |         CMOS_OUT |     Pin_4(0) | In(PulseCounterEN_2)
     |   3 |       |      NONE |         CMOS_OUT |     Pin_3(0) | In(BurstDetector_2)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |  slv_mosi(0) | FB(Net_3048)
     |   5 |     * |      NONE |         CMOS_OUT |  slv_miso(0) | In(Net_3047)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |   slv_clk(0) | FB(Net_3049)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |    slc_cs(0) | FB(Net_2213)
-----+-----+-------+-----------+------------------+--------------+---------------------
   1 |   2 |     * |      NONE |     HI_Z_DIGITAL |      ADR2(0) | 
     |   4 |       |      NONE |         CMOS_OUT |     Pin_5(0) | In(BurstDetector_3)
     |   5 |     * |      NONE |         CMOS_OUT |      LED2(0) | In(MIS_IN1)
     |   6 |     * |      NONE |         CMOS_OUT | ctrl_out0(0) | In(MIS_IN1)
     |   7 |     * |      NONE |         CMOS_OUT | ctrl_out1(0) | In(MIS_IN2)
-----+-----+-------+-----------+------------------+--------------+---------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |  ctrl_in3(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |      LED1(0) | 
     |   2 |     * |      NONE |      RES_PULL_UP |  SW1_LED2(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |  ctrl_in2(0) | 
     |   4 |       |      NONE |         CMOS_OUT |     Pin_6(0) | In(PulseCounterEN_3)
     |   6 |     * |      NONE |         CMOS_OUT |     Pin_1(0) | In(BurstDetector_1)
     |   7 |     * |      NONE |         CMOS_OUT |     Pin_2(0) | In(PulseCounterEN_1)
-----+-----+-------+-----------+------------------+--------------+---------------------
   3 |   0 |     * |      NONE |         CMOS_OUT | ctrl_out4(0) | In(Net_2266)
     |   1 |     * |      NONE |         CMOS_OUT | ctrl_out5(0) | In(Net_2265)
     |   2 |     * |      NONE |         CMOS_OUT |    mst_cs(0) | In(Net_2902)
     |   3 |     * |      NONE |         CMOS_OUT |   mst_clk(0) | In(Net_3057)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |  mst_miso(0) | FB(Net_3055)
     |   5 |     * |      NONE |         CMOS_OUT |  mst_mosi(0) | In(Net_3056)
     |   6 |       |      NONE |         CMOS_OUT |     Pin_8(0) | In(PulseCounterEN_4)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |      DIO4(0) | FB(MIS_IN4)
-----+-----+-------+-----------+------------------+--------------+---------------------
   4 |   3 |     * |      NONE |     HI_Z_DIGITAL |      SIG1(0) | FB(Net_2759)
-----+-----+-------+-----------+------------------+--------------+---------------------
   5 |   5 |       |      NONE |         CMOS_OUT |     Pin_7(0) | In(BurstDetector_4)
-----+-----+-------+-----------+------------------+--------------+---------------------
  12 |   0 |     * |      NONE |     HI_Z_DIGITAL |      DIO2(0) | FB(MIS_IN2)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |      ADR0(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |      ADR1(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |      Rx_1(0) | FB(Net_25)
     |   7 |     * |      NONE |         CMOS_OUT |      Tx_1(0) | In(Net_20)
-----+-----+-------+-----------+------------------+--------------+---------------------
  15 |   4 |     * |      NONE |     HI_Z_DIGITAL |  ctrl_in5(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |  ctrl_in4(0) | 
     |   6 |     * |      NONE |         CMOS_OUT | ctrl_out2(0) | 
     |   7 |     * |      NONE |         CMOS_OUT | ctrl_out3(0) | In(Net_2267)
---------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.129ms
Digital Placement phase: Elapsed time ==> 4s.421ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "stendo_MIS_WIRE_r.vh2" --pcf-path "stendo_MIS_WIRE.pco" --des-name "stendo_MIS_WIRE" --dsf-path "stendo_MIS_WIRE.dsf" --sdc-path "stendo_MIS_WIRE.sdc" --lib-path "stendo_MIS_WIRE_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.446ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.209ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: stendo_MIS_WIRE_timing.html: Warning-1350: Asynchronous path(s) exist from "timer_clock_7(fixed-function)" to "timer_clock_7". See the timing report for details. (File=C:\Users\tomas.gecas\Documents\Dropbox\Shared\PSOC\workspace 20171130\workspace 20171113\workspace 20171004\workspace\minunit_arch stendo 0927\minunit_arch\minunit_arch\stendo_MIS_WIRE.cydsn\stendo_MIS_WIRE_timing.html)
Warning: sta.M0019: stendo_MIS_WIRE_timing.html: Warning-1367: Hold time violation found in a path from clock ( CyBUS_CLK ) to clock ( slv_clk(0)/fb ). (File=C:\Users\tomas.gecas\Documents\Dropbox\Shared\PSOC\workspace 20171130\workspace 20171113\workspace 20171004\workspace\minunit_arch stendo 0927\minunit_arch\minunit_arch\stendo_MIS_WIRE.cydsn\stendo_MIS_WIRE_timing.html)
Timing report is in stendo_MIS_WIRE_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.161ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.339ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 12s.029ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.029ms
API generation phase: Elapsed time ==> 3s.949ms
Dependency generation phase: Elapsed time ==> 0s.029ms
Cleanup phase: Elapsed time ==> 0s.009ms
