0.7
2020.2
Nov 18 2020
09:47:47
D:/Vivado/_Bai_tap/CSTT/UART_TX_rut_gon_2020_2/UART_TX_rut_gon_2020_2.sim/sim_1/synth/timing/xsim/tb_FSM_TX_time_synth.v,1717149975,verilog,,,,design_1;design_1_connect_UART_TX_0_0;design_1_ila_0_0;design_1_vio_0_0;design_1_wrapper;glbl,,,,,,,,
D:/Vivado/_Bai_tap/CSTT/UART_TX_rut_gon_2020_2/UART_TX_rut_gon_2020_2.srcs/sim_1/new/tb_FSM_TX.vhd,1701524367,vhdl,,,,tb_fsm_tx,,,,,,,,
D:/Vivado/_Bai_tap/CSTT/UART_TX_rut_gon_2020_2/UART_TX_rut_gon_2020_2.srcs/sources_1/new/FSM_TX.vhd,1701524272,vhdl,,,,fsm_tx,,,,,,,,
D:/Vivado/_Bai_tap/CSTT/UART_TX_rut_gon_2020_2/UART_TX_rut_gon_2020_2.srcs/sources_1/new/counter.vhd,1701524235,vhdl,,,,counter,,,,,,,,
