Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Apr 23 17:45:51 2021
| Host         : Tati-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file MUX_2_timing_summary_routed.rpt -pb MUX_2_timing_summary_routed.pb -rpx MUX_2_timing_summary_routed.rpx -warn_on_violation
| Design       : MUX_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: mapclock60/cllk60_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.157        0.000                      0                   40        0.263        0.000                      0                   40        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.157        0.000                      0                   40        0.263        0.000                      0                   40        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 mapclock60/counterrr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/counterrr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.828ns (24.644%)  route 2.532ns (75.356%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.545     5.066    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mapclock60/counterrr_reg[10]/Q
                         net (fo=2, routed)           0.911     6.434    mapclock60/counterrr[10]
    SLICE_X37Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.558 f  mapclock60/counterrr[0]_i_4/O
                         net (fo=3, routed)           0.587     7.145    mapclock60/counterrr[0]_i_4_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  mapclock60/counterrr[19]_i_2/O
                         net (fo=1, routed)           0.295     7.565    mapclock60/counterrr[19]_i_2_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  mapclock60/counterrr[19]_i_1/O
                         net (fo=19, routed)          0.738     8.426    mapclock60/cllk60
    SLICE_X36Y27         FDRE                                         r  mapclock60/counterrr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.431    14.772    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  mapclock60/counterrr_reg[17]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X36Y27         FDRE (Setup_fdre_C_R)       -0.429    14.583    mapclock60/counterrr_reg[17]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  6.157    

Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 mapclock60/counterrr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/counterrr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.828ns (24.644%)  route 2.532ns (75.356%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.545     5.066    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mapclock60/counterrr_reg[10]/Q
                         net (fo=2, routed)           0.911     6.434    mapclock60/counterrr[10]
    SLICE_X37Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.558 f  mapclock60/counterrr[0]_i_4/O
                         net (fo=3, routed)           0.587     7.145    mapclock60/counterrr[0]_i_4_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  mapclock60/counterrr[19]_i_2/O
                         net (fo=1, routed)           0.295     7.565    mapclock60/counterrr[19]_i_2_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  mapclock60/counterrr[19]_i_1/O
                         net (fo=19, routed)          0.738     8.426    mapclock60/cllk60
    SLICE_X36Y27         FDRE                                         r  mapclock60/counterrr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.431    14.772    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  mapclock60/counterrr_reg[18]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X36Y27         FDRE (Setup_fdre_C_R)       -0.429    14.583    mapclock60/counterrr_reg[18]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  6.157    

Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 mapclock60/counterrr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/counterrr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.828ns (24.644%)  route 2.532ns (75.356%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.545     5.066    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mapclock60/counterrr_reg[10]/Q
                         net (fo=2, routed)           0.911     6.434    mapclock60/counterrr[10]
    SLICE_X37Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.558 f  mapclock60/counterrr[0]_i_4/O
                         net (fo=3, routed)           0.587     7.145    mapclock60/counterrr[0]_i_4_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  mapclock60/counterrr[19]_i_2/O
                         net (fo=1, routed)           0.295     7.565    mapclock60/counterrr[19]_i_2_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  mapclock60/counterrr[19]_i_1/O
                         net (fo=19, routed)          0.738     8.426    mapclock60/cllk60
    SLICE_X36Y27         FDRE                                         r  mapclock60/counterrr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.431    14.772    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  mapclock60/counterrr_reg[19]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X36Y27         FDRE (Setup_fdre_C_R)       -0.429    14.583    mapclock60/counterrr_reg[19]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  6.157    

Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 mapclock60/counterrr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/counterrr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.828ns (25.329%)  route 2.441ns (74.671%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.545     5.066    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mapclock60/counterrr_reg[10]/Q
                         net (fo=2, routed)           0.911     6.434    mapclock60/counterrr[10]
    SLICE_X37Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.558 f  mapclock60/counterrr[0]_i_4/O
                         net (fo=3, routed)           0.587     7.145    mapclock60/counterrr[0]_i_4_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  mapclock60/counterrr[19]_i_2/O
                         net (fo=1, routed)           0.295     7.565    mapclock60/counterrr[19]_i_2_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  mapclock60/counterrr[19]_i_1/O
                         net (fo=19, routed)          0.647     8.335    mapclock60/cllk60
    SLICE_X36Y24         FDRE                                         r  mapclock60/counterrr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.428    14.769    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  mapclock60/counterrr_reg[5]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X36Y24         FDRE (Setup_fdre_C_R)       -0.429    14.565    mapclock60/counterrr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 mapclock60/counterrr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/counterrr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.828ns (25.329%)  route 2.441ns (74.671%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.545     5.066    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mapclock60/counterrr_reg[10]/Q
                         net (fo=2, routed)           0.911     6.434    mapclock60/counterrr[10]
    SLICE_X37Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.558 f  mapclock60/counterrr[0]_i_4/O
                         net (fo=3, routed)           0.587     7.145    mapclock60/counterrr[0]_i_4_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  mapclock60/counterrr[19]_i_2/O
                         net (fo=1, routed)           0.295     7.565    mapclock60/counterrr[19]_i_2_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  mapclock60/counterrr[19]_i_1/O
                         net (fo=19, routed)          0.647     8.335    mapclock60/cllk60
    SLICE_X36Y24         FDRE                                         r  mapclock60/counterrr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.428    14.769    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  mapclock60/counterrr_reg[6]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X36Y24         FDRE (Setup_fdre_C_R)       -0.429    14.565    mapclock60/counterrr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 mapclock60/counterrr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/counterrr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.828ns (25.329%)  route 2.441ns (74.671%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.545     5.066    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mapclock60/counterrr_reg[10]/Q
                         net (fo=2, routed)           0.911     6.434    mapclock60/counterrr[10]
    SLICE_X37Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.558 f  mapclock60/counterrr[0]_i_4/O
                         net (fo=3, routed)           0.587     7.145    mapclock60/counterrr[0]_i_4_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  mapclock60/counterrr[19]_i_2/O
                         net (fo=1, routed)           0.295     7.565    mapclock60/counterrr[19]_i_2_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  mapclock60/counterrr[19]_i_1/O
                         net (fo=19, routed)          0.647     8.335    mapclock60/cllk60
    SLICE_X36Y24         FDRE                                         r  mapclock60/counterrr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.428    14.769    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  mapclock60/counterrr_reg[7]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X36Y24         FDRE (Setup_fdre_C_R)       -0.429    14.565    mapclock60/counterrr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 mapclock60/counterrr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/counterrr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.828ns (25.329%)  route 2.441ns (74.671%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.545     5.066    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mapclock60/counterrr_reg[10]/Q
                         net (fo=2, routed)           0.911     6.434    mapclock60/counterrr[10]
    SLICE_X37Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.558 f  mapclock60/counterrr[0]_i_4/O
                         net (fo=3, routed)           0.587     7.145    mapclock60/counterrr[0]_i_4_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  mapclock60/counterrr[19]_i_2/O
                         net (fo=1, routed)           0.295     7.565    mapclock60/counterrr[19]_i_2_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  mapclock60/counterrr[19]_i_1/O
                         net (fo=19, routed)          0.647     8.335    mapclock60/cllk60
    SLICE_X36Y24         FDRE                                         r  mapclock60/counterrr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.428    14.769    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  mapclock60/counterrr_reg[8]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X36Y24         FDRE (Setup_fdre_C_R)       -0.429    14.565    mapclock60/counterrr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 mapclock60/counterrr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/counterrr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.828ns (25.276%)  route 2.448ns (74.724%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.545     5.066    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mapclock60/counterrr_reg[10]/Q
                         net (fo=2, routed)           0.911     6.434    mapclock60/counterrr[10]
    SLICE_X37Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.558 f  mapclock60/counterrr[0]_i_4/O
                         net (fo=3, routed)           0.587     7.145    mapclock60/counterrr[0]_i_4_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  mapclock60/counterrr[19]_i_2/O
                         net (fo=1, routed)           0.295     7.565    mapclock60/counterrr[19]_i_2_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  mapclock60/counterrr[19]_i_1/O
                         net (fo=19, routed)          0.654     8.342    mapclock60/cllk60
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.428    14.769    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[10]/C
                         clock pessimism              0.297    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X36Y25         FDRE (Setup_fdre_C_R)       -0.429    14.602    mapclock60/counterrr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.260    

Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 mapclock60/counterrr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/counterrr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.828ns (25.276%)  route 2.448ns (74.724%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.545     5.066    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mapclock60/counterrr_reg[10]/Q
                         net (fo=2, routed)           0.911     6.434    mapclock60/counterrr[10]
    SLICE_X37Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.558 f  mapclock60/counterrr[0]_i_4/O
                         net (fo=3, routed)           0.587     7.145    mapclock60/counterrr[0]_i_4_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  mapclock60/counterrr[19]_i_2/O
                         net (fo=1, routed)           0.295     7.565    mapclock60/counterrr[19]_i_2_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  mapclock60/counterrr[19]_i_1/O
                         net (fo=19, routed)          0.654     8.342    mapclock60/cllk60
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.428    14.769    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[11]/C
                         clock pessimism              0.297    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X36Y25         FDRE (Setup_fdre_C_R)       -0.429    14.602    mapclock60/counterrr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.260    

Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 mapclock60/counterrr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/counterrr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.828ns (25.276%)  route 2.448ns (74.724%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.545     5.066    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  mapclock60/counterrr_reg[10]/Q
                         net (fo=2, routed)           0.911     6.434    mapclock60/counterrr[10]
    SLICE_X37Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.558 f  mapclock60/counterrr[0]_i_4/O
                         net (fo=3, routed)           0.587     7.145    mapclock60/counterrr[0]_i_4_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  mapclock60/counterrr[19]_i_2/O
                         net (fo=1, routed)           0.295     7.565    mapclock60/counterrr[19]_i_2_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  mapclock60/counterrr[19]_i_1/O
                         net (fo=19, routed)          0.654     8.342    mapclock60/cllk60
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.428    14.769    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[12]/C
                         clock pessimism              0.297    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X36Y25         FDRE (Setup_fdre_C_R)       -0.429    14.602    mapclock60/counterrr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mapclock60/cllk60_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/cllk60_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.551     1.434    mapclock60/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  mapclock60/cllk60_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  mapclock60/cllk60_reg/Q
                         net (fo=11, routed)          0.168     1.743    mapclock60/CLK
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  mapclock60/cllk60_i_1/O
                         net (fo=1, routed)           0.000     1.788    mapclock60/cllk60_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  mapclock60/cllk60_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.817     1.944    mapclock60/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  mapclock60/cllk60_reg/C
                         clock pessimism             -0.510     1.434    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.091     1.525    mapclock60/cllk60_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 mapclock60/counterrr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/counterrr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.550     1.433    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  mapclock60/counterrr_reg[11]/Q
                         net (fo=2, routed)           0.134     1.708    mapclock60/counterrr[11]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  mapclock60/counterrr0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.819    mapclock60/data0[11]
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.816     1.943    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[11]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.105     1.538    mapclock60/counterrr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 mapclock60/counterrr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/counterrr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.550     1.433    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  mapclock60/counterrr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  mapclock60/counterrr_reg[7]/Q
                         net (fo=3, routed)           0.134     1.708    mapclock60/counterrr[7]
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  mapclock60/counterrr0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.819    mapclock60/data0[7]
    SLICE_X36Y24         FDRE                                         r  mapclock60/counterrr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.816     1.943    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  mapclock60/counterrr_reg[7]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)         0.105     1.538    mapclock60/counterrr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 mapclock60/counterrr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/counterrr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.553     1.436    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  mapclock60/counterrr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  mapclock60/counterrr_reg[19]/Q
                         net (fo=2, routed)           0.134     1.711    mapclock60/counterrr[19]
    SLICE_X36Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  mapclock60/counterrr0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.822    mapclock60/data0[19]
    SLICE_X36Y27         FDRE                                         r  mapclock60/counterrr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.819     1.946    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  mapclock60/counterrr_reg[19]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.105     1.541    mapclock60/counterrr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 mapclock60/counterrr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/counterrr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.690%)  route 0.144ns (36.310%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.551     1.434    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  mapclock60/counterrr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  mapclock60/counterrr_reg[15]/Q
                         net (fo=3, routed)           0.144     1.719    mapclock60/counterrr[15]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  mapclock60/counterrr0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.830    mapclock60/data0[15]
    SLICE_X36Y26         FDRE                                         r  mapclock60/counterrr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.817     1.944    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  mapclock60/counterrr_reg[15]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X36Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    mapclock60/counterrr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 mapclock60/counterrr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/counterrr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.550     1.433    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  mapclock60/counterrr_reg[11]/Q
                         net (fo=2, routed)           0.134     1.708    mapclock60/counterrr[11]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.852 r  mapclock60/counterrr0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.852    mapclock60/data0[12]
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.816     1.943    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mapclock60/counterrr_reg[12]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.105     1.538    mapclock60/counterrr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 mapclock60/counterrr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/counterrr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.550     1.433    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  mapclock60/counterrr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  mapclock60/counterrr_reg[7]/Q
                         net (fo=3, routed)           0.134     1.708    mapclock60/counterrr[7]
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.852 r  mapclock60/counterrr0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.852    mapclock60/data0[8]
    SLICE_X36Y24         FDRE                                         r  mapclock60/counterrr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.816     1.943    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  mapclock60/counterrr_reg[8]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)         0.105     1.538    mapclock60/counterrr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 mapclock60/counterrr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/counterrr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.285ns (66.485%)  route 0.144ns (33.515%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.551     1.434    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  mapclock60/counterrr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  mapclock60/counterrr_reg[15]/Q
                         net (fo=3, routed)           0.144     1.719    mapclock60/counterrr[15]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.863 r  mapclock60/counterrr0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.863    mapclock60/data0[16]
    SLICE_X36Y26         FDRE                                         r  mapclock60/counterrr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.817     1.944    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  mapclock60/counterrr_reg[16]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X36Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    mapclock60/counterrr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 mapclock60/counterrr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/counterrr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.551     1.434    mapclock60/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  mapclock60/counterrr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  mapclock60/counterrr_reg[0]/Q
                         net (fo=3, routed)           0.231     1.806    mapclock60/counterrr[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.851 r  mapclock60/counterrr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    mapclock60/counterrr_0[0]
    SLICE_X37Y26         FDRE                                         r  mapclock60/counterrr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.817     1.944    mapclock60/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  mapclock60/counterrr_reg[0]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.092     1.526    mapclock60/counterrr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 mapclock60/counterrr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapclock60/counterrr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.251ns (57.870%)  route 0.183ns (42.130%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.551     1.434    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  mapclock60/counterrr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  mapclock60/counterrr_reg[2]/Q
                         net (fo=2, routed)           0.183     1.758    mapclock60/counterrr[2]
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.868 r  mapclock60/counterrr0_carry/O[1]
                         net (fo=1, routed)           0.000     1.868    mapclock60/data0[2]
    SLICE_X36Y23         FDRE                                         r  mapclock60/counterrr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.817     1.944    mapclock60/clk_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  mapclock60/counterrr_reg[2]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.105     1.539    mapclock60/counterrr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y26   mapclock60/cllk60_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y26   mapclock60/counterrr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y25   mapclock60/counterrr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y25   mapclock60/counterrr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y25   mapclock60/counterrr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y26   mapclock60/counterrr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y26   mapclock60/counterrr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y26   mapclock60/counterrr_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y26   mapclock60/counterrr_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   mapclock60/cllk60_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   mapclock60/cllk60_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   mapclock60/counterrr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   mapclock60/counterrr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y25   mapclock60/counterrr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y25   mapclock60/counterrr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y25   mapclock60/counterrr_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y25   mapclock60/counterrr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y25   mapclock60/counterrr_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y25   mapclock60/counterrr_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y27   mapclock60/counterrr_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y27   mapclock60/counterrr_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y27   mapclock60/counterrr_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   mapclock60/cllk60_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y26   mapclock60/counterrr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y25   mapclock60/counterrr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y25   mapclock60/counterrr_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y25   mapclock60/counterrr_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y26   mapclock60/counterrr_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y26   mapclock60/counterrr_reg[14]/C



