

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_39_5'
================================================================
* Date:           Mon Jun 26 11:20:00 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        vitis_ap
* Solution:       sol_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.503 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       34|  30.000 ns|  0.340 us|    3|   34|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_39_5  |        1|       32|         1|          1|          1|  1 ~ 32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      23|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     148|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      64|    -|
|Register         |        -|     -|       9|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       9|     235|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+-----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------+---------------+---------+----+---+-----+-----+
    |mux_325_1_1_1_U101  |mux_325_1_1_1  |        0|   0|  0|  148|    0|
    +--------------------+---------------+---------+----+---+-----+-----+
    |Total               |               |        0|   0|  0|  148|    0|
    +--------------------+---------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_350_p2   |         +|   0|  0|  13|           6|           1|
    |icmp_ln39_fu_344_p2  |      icmp|   0|  0|  10|           6|           7|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  23|          12|           8|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_323_p4  |  14|          3|    1|          3|
    |ap_return                               |   9|          2|    1|          2|
    |ap_sig_allocacmp_startIdx_1             |   9|          2|    6|         12|
    |icmp_ln39_out                           |  14|          3|    1|          3|
    |startIdx_fu_108                         |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  64|         14|   16|         34|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+---+----+-----+-----------+
    |       Name      | FF| LUT| Bits| Const Bits|
    +-----------------+---+----+-----+-----------+
    |ap_CS_fsm        |  1|   0|    1|          0|
    |ap_done_reg      |  1|   0|    1|          0|
    |ap_return_preg   |  1|   0|    1|          0|
    |startIdx_fu_108  |  6|   0|    6|          0|
    +-----------------+---+----+-----+-----------+
    |Total            |  9|   0|    9|          0|
    +-----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_39_5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_39_5|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_39_5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_39_5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_39_5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_39_5|  return value|
|ap_return             |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_39_5|  return value|
|crc_V_65_reload       |   in|    1|     ap_none|                  crc_V_65_reload|        scalar|
|crc_V_66_reload       |   in|    1|     ap_none|                  crc_V_66_reload|        scalar|
|crc_V_67_reload       |   in|    1|     ap_none|                  crc_V_67_reload|        scalar|
|crc_V_68_reload       |   in|    1|     ap_none|                  crc_V_68_reload|        scalar|
|crc_V_69_reload       |   in|    1|     ap_none|                  crc_V_69_reload|        scalar|
|crc_V_70_reload       |   in|    1|     ap_none|                  crc_V_70_reload|        scalar|
|crc_V_71_reload       |   in|    1|     ap_none|                  crc_V_71_reload|        scalar|
|crc_V_135_reload      |   in|    1|     ap_none|                 crc_V_135_reload|        scalar|
|crc_V_73_reload       |   in|    1|     ap_none|                  crc_V_73_reload|        scalar|
|crc_V_74_reload       |   in|    1|     ap_none|                  crc_V_74_reload|        scalar|
|crc_V_75_reload       |   in|    1|     ap_none|                  crc_V_75_reload|        scalar|
|crc_V_76_reload       |   in|    1|     ap_none|                  crc_V_76_reload|        scalar|
|crc_V_136_reload      |   in|    1|     ap_none|                 crc_V_136_reload|        scalar|
|crc_V_137_reload      |   in|    1|     ap_none|                 crc_V_137_reload|        scalar|
|crc_V_79_reload       |   in|    1|     ap_none|                  crc_V_79_reload|        scalar|
|crc_V_80_reload       |   in|    1|     ap_none|                  crc_V_80_reload|        scalar|
|crc_V_138_reload      |   in|    1|     ap_none|                 crc_V_138_reload|        scalar|
|crc_V_82_reload       |   in|    1|     ap_none|                  crc_V_82_reload|        scalar|
|crc_V_83_reload       |   in|    1|     ap_none|                  crc_V_83_reload|        scalar|
|crc_V_139_reload      |   in|    1|     ap_none|                 crc_V_139_reload|        scalar|
|crc_V_140_reload      |   in|    1|     ap_none|                 crc_V_140_reload|        scalar|
|crc_V_86_reload       |   in|    1|     ap_none|                  crc_V_86_reload|        scalar|
|crc_V_87_reload       |   in|    1|     ap_none|                  crc_V_87_reload|        scalar|
|crc_V_141_reload      |   in|    1|     ap_none|                 crc_V_141_reload|        scalar|
|crc_V_142_reload      |   in|    1|     ap_none|                 crc_V_142_reload|        scalar|
|crc_V_143_reload      |   in|    1|     ap_none|                 crc_V_143_reload|        scalar|
|crc_V_144_reload      |   in|    1|     ap_none|                 crc_V_144_reload|        scalar|
|crc_V_145_reload      |   in|    1|     ap_none|                 crc_V_145_reload|        scalar|
|crc_V_93_reload       |   in|    1|     ap_none|                  crc_V_93_reload|        scalar|
|crc_V_146_reload      |   in|    1|     ap_none|                 crc_V_146_reload|        scalar|
|crc_V_147_reload      |   in|    1|     ap_none|                 crc_V_147_reload|        scalar|
|crc_V_96_reload       |   in|    1|     ap_none|                  crc_V_96_reload|        scalar|
|startIdx_out          |  out|    5|      ap_vld|                     startIdx_out|       pointer|
|startIdx_out_ap_vld   |  out|    1|      ap_vld|                     startIdx_out|       pointer|
|icmp_ln39_out         |  out|    1|      ap_vld|                    icmp_ln39_out|       pointer|
|icmp_ln39_out_ap_vld  |  out|    1|      ap_vld|                    icmp_ln39_out|       pointer|
+----------------------+-----+-----+------------+---------------------------------+--------------+

