// Seed: 1413390743
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  module_2 modCall_1 (
      id_3,
      id_1
  );
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1
    , id_9,
    output supply0 id_2
    , id_10,
    output wor id_3,
    input supply0 id_4,
    output wor id_5,
    output wire id_6,
    output wire id_7
);
  assign id_0 = 1'b0;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  wire id_11;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wand id_3 = $display(id_3 <= 1);
  id_4 :
  assert property (@(posedge id_3) 1)
  else $display;
  wire id_5, id_6;
  assign id_5 = id_5;
endmodule
