--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Reg_File.twx Reg_File.ncd -o Reg_File.twr Reg_File.pcf

Design file:              Reg_File.ncd
Physical constraint file: Reg_File.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.08 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock writeEnable
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
writeSel<0> |    0.088(F)|      FAST  |    1.868(F)|      SLOW  |writeEnable_BUFGP |   0.000|
writeSel<1> |    0.110(F)|      FAST  |    1.854(F)|      SLOW  |writeEnable_BUFGP |   0.000|
writeSel<2> |    0.171(F)|      FAST  |    1.984(F)|      SLOW  |writeEnable_BUFGP |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock writeEnable to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dataOut1<0> |         6.374(F)|      SLOW  |         2.790(F)|      FAST  |writeEnable_BUFGP |   0.000|
dataOut1<1> |         6.387(F)|      SLOW  |         2.803(F)|      FAST  |writeEnable_BUFGP |   0.000|
dataOut1<2> |         6.396(F)|      SLOW  |         2.812(F)|      FAST  |writeEnable_BUFGP |   0.000|
dataOut1<3> |         6.400(F)|      SLOW  |         2.816(F)|      FAST  |writeEnable_BUFGP |   0.000|
dataOut1<4> |         6.399(F)|      SLOW  |         2.815(F)|      FAST  |writeEnable_BUFGP |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Sun Apr 05 02:18:00 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 410 MB



