<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-mxc › include › mach › mx3x.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>mx3x.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __MACH_MX3x_H__</span>
<span class="cp">#define __MACH_MX3x_H__</span>

<span class="cm">/*</span>
<span class="cm"> * MX31 memory map:</span>
<span class="cm"> *</span>
<span class="cm"> * Virt		Phys		Size	What</span>
<span class="cm"> * ---------------------------------------------------------------------------</span>
<span class="cm"> * FC000000	43F00000	1M	AIPS 1</span>
<span class="cm"> * FC100000	50000000	1M	SPBA</span>
<span class="cm"> * FC200000	53F00000	1M	AIPS 2</span>
<span class="cm"> * FC500000	60000000	128M	ROMPATCH</span>
<span class="cm"> * FC400000	68000000	128M	AVIC</span>
<span class="cm"> *         	70000000	256M	IPU (MAX M2)</span>
<span class="cm"> *         	80000000	256M	CSD0 SDRAM/DDR</span>
<span class="cm"> *         	90000000	256M	CSD1 SDRAM/DDR</span>
<span class="cm"> *         	A0000000	128M	CS0 Flash</span>
<span class="cm"> *         	A8000000	128M	CS1 Flash</span>
<span class="cm"> *         	B0000000	32M	CS2</span>
<span class="cm"> *         	B2000000	32M	CS3</span>
<span class="cm"> * F4000000	B4000000	32M	CS4</span>
<span class="cm"> *         	B6000000	32M	CS5</span>
<span class="cm"> * FC320000	B8000000	64K	NAND, SDRAM, WEIM, M3IF, EMI controllers</span>
<span class="cm"> *         	C0000000	64M	PCMCIA/CF</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * L2CC</span>
<span class="cm"> */</span>
<span class="cp">#define MX3x_L2CC_BASE_ADDR		0x30000000</span>
<span class="cp">#define MX3x_L2CC_SIZE			SZ_1M</span>

<span class="cm">/*</span>
<span class="cm"> * AIPS 1</span>
<span class="cm"> */</span>
<span class="cp">#define MX3x_AIPS1_BASE_ADDR		0x43f00000</span>
<span class="cp">#define MX3x_AIPS1_SIZE			SZ_1M</span>
<span class="cp">#define MX3x_MAX_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0x04000)</span>
<span class="cp">#define MX3x_EVTMON_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0x08000)</span>
<span class="cp">#define MX3x_CLKCTL_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0x0c000)</span>
<span class="cp">#define MX3x_ETB_SLOT4_BASE_ADDR		(MX3x_AIPS1_BASE_ADDR + 0x10000)</span>
<span class="cp">#define MX3x_ETB_SLOT5_BASE_ADDR		(MX3x_AIPS1_BASE_ADDR + 0x14000)</span>
<span class="cp">#define MX3x_ECT_CTIO_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0x18000)</span>
<span class="cp">#define MX3x_I2C_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0x80000)</span>
<span class="cp">#define MX3x_I2C3_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0x84000)</span>
<span class="cp">#define MX3x_UART1_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0x90000)</span>
<span class="cp">#define MX3x_UART2_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0x94000)</span>
<span class="cp">#define MX3x_I2C2_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0x98000)</span>
<span class="cp">#define MX3x_OWIRE_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0x9c000)</span>
<span class="cp">#define MX3x_SSI1_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0xa0000)</span>
<span class="cp">#define MX3x_CSPI1_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0xa4000)</span>
<span class="cp">#define MX3x_KPP_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0xa8000)</span>
<span class="cp">#define MX3x_IOMUXC_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0xac000)</span>
<span class="cp">#define MX3x_ECT_IP1_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0xb8000)</span>
<span class="cp">#define MX3x_ECT_IP2_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0xbc000)</span>

<span class="cm">/*</span>
<span class="cm"> * SPBA global module enabled #0</span>
<span class="cm"> */</span>
<span class="cp">#define MX3x_SPBA0_BASE_ADDR		0x50000000</span>
<span class="cp">#define MX3x_SPBA0_SIZE			SZ_1M</span>
<span class="cp">#define MX3x_UART3_BASE_ADDR			(MX3x_SPBA0_BASE_ADDR + 0x0c000)</span>
<span class="cp">#define MX3x_CSPI2_BASE_ADDR			(MX3x_SPBA0_BASE_ADDR + 0x10000)</span>
<span class="cp">#define MX3x_SSI2_BASE_ADDR			(MX3x_SPBA0_BASE_ADDR + 0x14000)</span>
<span class="cp">#define MX3x_ATA_DMA_BASE_ADDR			(MX3x_SPBA0_BASE_ADDR + 0x20000)</span>
<span class="cp">#define MX3x_MSHC1_BASE_ADDR			(MX3x_SPBA0_BASE_ADDR + 0x24000)</span>
<span class="cp">#define MX3x_SPBA_CTRL_BASE_ADDR		(MX3x_SPBA0_BASE_ADDR + 0x3c000)</span>

<span class="cm">/*</span>
<span class="cm"> * AIPS 2</span>
<span class="cm"> */</span>
<span class="cp">#define MX3x_AIPS2_BASE_ADDR		0x53f00000</span>
<span class="cp">#define MX3x_AIPS2_SIZE			SZ_1M</span>
<span class="cp">#define MX3x_CCM_BASE_ADDR			(MX3x_AIPS2_BASE_ADDR + 0x80000)</span>
<span class="cp">#define MX3x_GPT1_BASE_ADDR			(MX3x_AIPS2_BASE_ADDR + 0x90000)</span>
<span class="cp">#define MX3x_EPIT1_BASE_ADDR			(MX3x_AIPS2_BASE_ADDR + 0x94000)</span>
<span class="cp">#define MX3x_EPIT2_BASE_ADDR			(MX3x_AIPS2_BASE_ADDR + 0x98000)</span>
<span class="cp">#define MX3x_GPIO3_BASE_ADDR			(MX3x_AIPS2_BASE_ADDR + 0xa4000)</span>
<span class="cp">#define MX3x_SCC_BASE_ADDR			(MX3x_AIPS2_BASE_ADDR + 0xac000)</span>
<span class="cp">#define MX3x_RNGA_BASE_ADDR			(MX3x_AIPS2_BASE_ADDR + 0xb0000)</span>
<span class="cp">#define MX3x_IPU_CTRL_BASE_ADDR			(MX3x_AIPS2_BASE_ADDR + 0xc0000)</span>
<span class="cp">#define MX3x_AUDMUX_BASE_ADDR			(MX3x_AIPS2_BASE_ADDR + 0xc4000)</span>
<span class="cp">#define MX3x_GPIO1_BASE_ADDR			(MX3x_AIPS2_BASE_ADDR + 0xcc000)</span>
<span class="cp">#define MX3x_GPIO2_BASE_ADDR			(MX3x_AIPS2_BASE_ADDR + 0xd0000)</span>
<span class="cp">#define MX3x_SDMA_BASE_ADDR			(MX3x_AIPS2_BASE_ADDR + 0xd4000)</span>
<span class="cp">#define MX3x_RTC_BASE_ADDR			(MX3x_AIPS2_BASE_ADDR + 0xd8000)</span>
<span class="cp">#define MX3x_WDOG_BASE_ADDR			(MX3x_AIPS2_BASE_ADDR + 0xdc000)</span>
<span class="cp">#define MX3x_PWM_BASE_ADDR			(MX3x_AIPS2_BASE_ADDR + 0xe0000)</span>
<span class="cp">#define MX3x_RTIC_BASE_ADDR			(MX3x_AIPS2_BASE_ADDR + 0xec000)</span>

<span class="cm">/*</span>
<span class="cm"> * ROMP and AVIC</span>
<span class="cm"> */</span>
<span class="cp">#define MX3x_ROMP_BASE_ADDR		0x60000000</span>
<span class="cp">#define MX3x_ROMP_SIZE			SZ_1M</span>

<span class="cp">#define MX3x_AVIC_BASE_ADDR		0x68000000</span>
<span class="cp">#define MX3x_AVIC_SIZE			SZ_1M</span>

<span class="cm">/*</span>
<span class="cm"> * Memory regions and CS</span>
<span class="cm"> */</span>
<span class="cp">#define MX3x_IPU_MEM_BASE_ADDR		0x70000000</span>
<span class="cp">#define MX3x_CSD0_BASE_ADDR		0x80000000</span>
<span class="cp">#define MX3x_CSD1_BASE_ADDR		0x90000000</span>

<span class="cp">#define MX3x_CS0_BASE_ADDR		0xa0000000</span>
<span class="cp">#define MX3x_CS1_BASE_ADDR		0xa8000000</span>
<span class="cp">#define MX3x_CS2_BASE_ADDR		0xb0000000</span>
<span class="cp">#define MX3x_CS3_BASE_ADDR		0xb2000000</span>

<span class="cp">#define MX3x_CS4_BASE_ADDR		0xb4000000</span>
<span class="cp">#define MX3x_CS4_BASE_ADDR_VIRT		0xf6000000</span>
<span class="cp">#define MX3x_CS4_SIZE			SZ_32M</span>

<span class="cp">#define MX3x_CS5_BASE_ADDR		0xb6000000</span>
<span class="cp">#define MX3x_CS5_BASE_ADDR_VIRT		0xf8000000</span>
<span class="cp">#define MX3x_CS5_SIZE			SZ_32M</span>

<span class="cm">/*</span>
<span class="cm"> * NAND, SDRAM, WEIM, M3IF, EMI controllers</span>
<span class="cm"> */</span>
<span class="cp">#define MX3x_X_MEMC_BASE_ADDR		0xb8000000</span>
<span class="cp">#define MX3x_X_MEMC_SIZE		SZ_64K</span>
<span class="cp">#define MX3x_ESDCTL_BASE_ADDR			(MX3x_X_MEMC_BASE_ADDR + 0x1000)</span>
<span class="cp">#define MX3x_WEIM_BASE_ADDR			(MX3x_X_MEMC_BASE_ADDR + 0x2000)</span>
<span class="cp">#define MX3x_M3IF_BASE_ADDR			(MX3x_X_MEMC_BASE_ADDR + 0x3000)</span>
<span class="cp">#define MX3x_EMI_CTL_BASE_ADDR			(MX3x_X_MEMC_BASE_ADDR + 0x4000)</span>
<span class="cp">#define MX3x_PCMCIA_CTL_BASE_ADDR		MX3x_EMI_CTL_BASE_ADDR</span>

<span class="cp">#define MX3x_PCMCIA_MEM_BASE_ADDR	0xbc000000</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt numbers</span>
<span class="cm"> */</span>
<span class="cp">#define MX3x_INT_I2C3		3</span>
<span class="cp">#define MX3x_INT_I2C2		4</span>
<span class="cp">#define MX3x_INT_RTIC		6</span>
<span class="cp">#define MX3x_INT_I2C		10</span>
<span class="cp">#define MX3x_INT_CSPI2		13</span>
<span class="cp">#define MX3x_INT_CSPI1		14</span>
<span class="cp">#define MX3x_INT_ATA		15</span>
<span class="cp">#define MX3x_INT_UART3		18</span>
<span class="cp">#define MX3x_INT_IIM		19</span>
<span class="cp">#define MX3x_INT_RNGA		22</span>
<span class="cp">#define MX3x_INT_EVTMON		23</span>
<span class="cp">#define MX3x_INT_KPP		24</span>
<span class="cp">#define MX3x_INT_RTC		25</span>
<span class="cp">#define MX3x_INT_PWM		26</span>
<span class="cp">#define MX3x_INT_EPIT2		27</span>
<span class="cp">#define MX3x_INT_EPIT1		28</span>
<span class="cp">#define MX3x_INT_GPT		29</span>
<span class="cp">#define MX3x_INT_POWER_FAIL	30</span>
<span class="cp">#define MX3x_INT_UART2		32</span>
<span class="cp">#define MX3x_INT_NANDFC		33</span>
<span class="cp">#define MX3x_INT_SDMA		34</span>
<span class="cp">#define MX3x_INT_MSHC1		39</span>
<span class="cp">#define MX3x_INT_IPU_ERR	41</span>
<span class="cp">#define MX3x_INT_IPU_SYN	42</span>
<span class="cp">#define MX3x_INT_UART1		45</span>
<span class="cp">#define MX3x_INT_ECT		48</span>
<span class="cp">#define MX3x_INT_SCC_SCM	49</span>
<span class="cp">#define MX3x_INT_SCC_SMN	50</span>
<span class="cp">#define MX3x_INT_GPIO2		51</span>
<span class="cp">#define MX3x_INT_GPIO1		52</span>
<span class="cp">#define MX3x_INT_WDOG		55</span>
<span class="cp">#define MX3x_INT_GPIO3		56</span>
<span class="cp">#define MX3x_INT_EXT_POWER	58</span>
<span class="cp">#define MX3x_INT_EXT_TEMPER	59</span>
<span class="cp">#define MX3x_INT_EXT_SENSOR60	60</span>
<span class="cp">#define MX3x_INT_EXT_SENSOR61	61</span>
<span class="cp">#define MX3x_INT_EXT_WDOG	62</span>
<span class="cp">#define MX3x_INT_EXT_TV		63</span>

<span class="cp">#define MX3x_PROD_SIGNATURE		0x1	</span><span class="cm">/* For MX31 */</span><span class="cp"></span>

<span class="cm">/* Mandatory defines used globally */</span>

<span class="cp">#if !defined(__ASSEMBLY__) &amp;&amp; !defined(__MXC_BOOT_UNCOMPRESS)</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">mx35_revision</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">mx31_revision</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* ifndef __MACH_MX3x_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
