Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec 13 10:01:04 2020
| Host         : DESKTOP-CGTTP85 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (52)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: A[1] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: A[2] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: A[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/FenPin_0/inst/timeclk_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/counter_0/inst/sl_reg_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/counter_0/inst/sl_reg_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/counter_0/inst/sl_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/pai_1/inst/ClrLED_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    211.387        0.000                      0                   28        0.250        0.000                      0                   28        0.027        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
Clk                              {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 106.667}      213.333         4.688           
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0      211.387        0.000                      0                   28        0.250        0.000                      0                   28        0.027        0.000                       0                    44  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      211.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             211.387ns  (required time - arrival time)
  Source:                 design_1_i/FenPin_0/inst/timeclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/FenPin_0/inst/timeclk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@213.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 1.405ns (75.205%)  route 0.463ns (24.795%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.733ns = ( 212.601 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.300    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.968 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.694    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.277    -0.341    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y70         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.393     0.052 r  design_1_i/FenPin_0/inst/timeclk_reg[1]/Q
                         net (fo=1, routed)           0.463     0.515    design_1_i/FenPin_0/inst/timeclk_reg_n_0_[1]
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     1.014 r  design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.106 r  design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.106    design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.198 r  design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.290 r  design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.290    design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.527 r  design_1_i/FenPin_0/inst/timeclk_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.527    design_1_i/FenPin_0/inst/timeclk_reg[19]_i_1_n_4
    SLICE_X64Y74         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    213.333   213.333 r  
    P17                                               0.000   213.333 r  Clk (IN)
                         net (fo=0)                   0.000   213.333    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.259   214.593 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   215.509    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365   210.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212   211.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   211.428 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.172   212.601    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y74         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[19]/C
                         clock pessimism              0.364   212.964    
                         clock uncertainty           -0.144   212.820    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.094   212.914    design_1_i/FenPin_0/inst/timeclk_reg[19]
  -------------------------------------------------------------------
                         required time                        212.914    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                211.387    

Slack (MET) :             211.401ns  (required time - arrival time)
  Source:                 design_1_i/FenPin_0/inst/timeclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/FenPin_0/inst/timeclk_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@213.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 1.391ns (75.018%)  route 0.463ns (24.982%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.733ns = ( 212.601 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.300    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.968 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.694    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.277    -0.341    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y70         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.393     0.052 r  design_1_i/FenPin_0/inst/timeclk_reg[1]/Q
                         net (fo=1, routed)           0.463     0.515    design_1_i/FenPin_0/inst/timeclk_reg_n_0_[1]
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     1.014 r  design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.106 r  design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.106    design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.198 r  design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.290 r  design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.290    design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.513 r  design_1_i/FenPin_0/inst/timeclk_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.513    design_1_i/FenPin_0/inst/timeclk_reg[19]_i_1_n_6
    SLICE_X64Y74         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    213.333   213.333 r  
    P17                                               0.000   213.333 r  Clk (IN)
                         net (fo=0)                   0.000   213.333    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.259   214.593 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   215.509    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365   210.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212   211.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   211.428 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.172   212.601    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y74         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[17]/C
                         clock pessimism              0.364   212.964    
                         clock uncertainty           -0.144   212.820    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.094   212.914    design_1_i/FenPin_0/inst/timeclk_reg[17]
  -------------------------------------------------------------------
                         required time                        212.914    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                211.401    

Slack (MET) :             211.444ns  (required time - arrival time)
  Source:                 design_1_i/FenPin_0/inst/timeclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/FenPin_0/inst/timeclk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@213.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 1.348ns (74.424%)  route 0.463ns (25.576%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.733ns = ( 212.601 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.300    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.968 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.694    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.277    -0.341    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y70         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.393     0.052 r  design_1_i/FenPin_0/inst/timeclk_reg[1]/Q
                         net (fo=1, routed)           0.463     0.515    design_1_i/FenPin_0/inst/timeclk_reg_n_0_[1]
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     1.014 r  design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.106 r  design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.106    design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.198 r  design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.290 r  design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.290    design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     1.470 r  design_1_i/FenPin_0/inst/timeclk_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.470    design_1_i/FenPin_0/inst/timeclk_reg[19]_i_1_n_5
    SLICE_X64Y74         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    213.333   213.333 r  
    P17                                               0.000   213.333 r  Clk (IN)
                         net (fo=0)                   0.000   213.333    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.259   214.593 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   215.509    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365   210.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212   211.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   211.428 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.172   212.601    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y74         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[18]/C
                         clock pessimism              0.364   212.964    
                         clock uncertainty           -0.144   212.820    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.094   212.914    design_1_i/FenPin_0/inst/timeclk_reg[18]
  -------------------------------------------------------------------
                         required time                        212.914    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                211.444    

Slack (MET) :             211.467ns  (required time - arrival time)
  Source:                 design_1_i/FenPin_0/inst/timeclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/FenPin_0/inst/timeclk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@213.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 1.325ns (74.096%)  route 0.463ns (25.904%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.733ns = ( 212.601 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.300    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.968 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.694    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.277    -0.341    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y70         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.393     0.052 r  design_1_i/FenPin_0/inst/timeclk_reg[1]/Q
                         net (fo=1, routed)           0.463     0.515    design_1_i/FenPin_0/inst/timeclk_reg_n_0_[1]
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     1.014 r  design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.106 r  design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.106    design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.198 r  design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.290 r  design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.290    design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     1.447 r  design_1_i/FenPin_0/inst/timeclk_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.447    design_1_i/FenPin_0/inst/timeclk_reg[19]_i_1_n_7
    SLICE_X64Y74         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    213.333   213.333 r  
    P17                                               0.000   213.333 r  Clk (IN)
                         net (fo=0)                   0.000   213.333    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.259   214.593 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   215.509    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365   210.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212   211.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   211.428 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.172   212.601    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y74         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[16]/C
                         clock pessimism              0.364   212.964    
                         clock uncertainty           -0.144   212.820    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.094   212.914    design_1_i/FenPin_0/inst/timeclk_reg[16]
  -------------------------------------------------------------------
                         required time                        212.914    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                211.467    

Slack (MET) :             211.480ns  (required time - arrival time)
  Source:                 design_1_i/FenPin_0/inst/timeclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/FenPin_0/inst/timeclk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@213.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 1.313ns (73.921%)  route 0.463ns (26.079%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 212.602 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.300    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.968 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.694    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.277    -0.341    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y70         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.393     0.052 r  design_1_i/FenPin_0/inst/timeclk_reg[1]/Q
                         net (fo=1, routed)           0.463     0.515    design_1_i/FenPin_0/inst/timeclk_reg_n_0_[1]
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     1.014 r  design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.106 r  design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.106    design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.198 r  design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.435 r  design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.435    design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1_n_4
    SLICE_X64Y73         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    213.333   213.333 r  
    P17                                               0.000   213.333 r  Clk (IN)
                         net (fo=0)                   0.000   213.333    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.259   214.593 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   215.509    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365   210.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212   211.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   211.428 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.173   212.602    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y73         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[15]/C
                         clock pessimism              0.364   212.965    
                         clock uncertainty           -0.144   212.821    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.094   212.915    design_1_i/FenPin_0/inst/timeclk_reg[15]
  -------------------------------------------------------------------
                         required time                        212.915    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                211.480    

Slack (MET) :             211.494ns  (required time - arrival time)
  Source:                 design_1_i/FenPin_0/inst/timeclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/FenPin_0/inst/timeclk_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@213.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 1.299ns (73.713%)  route 0.463ns (26.287%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 212.602 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.300    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.968 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.694    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.277    -0.341    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y70         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.393     0.052 r  design_1_i/FenPin_0/inst/timeclk_reg[1]/Q
                         net (fo=1, routed)           0.463     0.515    design_1_i/FenPin_0/inst/timeclk_reg_n_0_[1]
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     1.014 r  design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.106 r  design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.106    design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.198 r  design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.421 r  design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.421    design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1_n_6
    SLICE_X64Y73         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    213.333   213.333 r  
    P17                                               0.000   213.333 r  Clk (IN)
                         net (fo=0)                   0.000   213.333    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.259   214.593 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   215.509    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365   210.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212   211.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   211.428 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.173   212.602    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y73         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[13]/C
                         clock pessimism              0.364   212.965    
                         clock uncertainty           -0.144   212.821    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.094   212.915    design_1_i/FenPin_0/inst/timeclk_reg[13]
  -------------------------------------------------------------------
                         required time                        212.915    
                         arrival time                          -1.421    
  -------------------------------------------------------------------
                         slack                                211.494    

Slack (MET) :             211.537ns  (required time - arrival time)
  Source:                 design_1_i/FenPin_0/inst/timeclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/FenPin_0/inst/timeclk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@213.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 1.256ns (73.056%)  route 0.463ns (26.944%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 212.602 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.300    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.968 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.694    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.277    -0.341    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y70         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.393     0.052 r  design_1_i/FenPin_0/inst/timeclk_reg[1]/Q
                         net (fo=1, routed)           0.463     0.515    design_1_i/FenPin_0/inst/timeclk_reg_n_0_[1]
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     1.014 r  design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.106 r  design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.106    design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.198 r  design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     1.378 r  design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.378    design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1_n_5
    SLICE_X64Y73         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    213.333   213.333 r  
    P17                                               0.000   213.333 r  Clk (IN)
                         net (fo=0)                   0.000   213.333    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.259   214.593 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   215.509    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365   210.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212   211.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   211.428 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.173   212.602    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y73         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[14]/C
                         clock pessimism              0.364   212.965    
                         clock uncertainty           -0.144   212.821    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.094   212.915    design_1_i/FenPin_0/inst/timeclk_reg[14]
  -------------------------------------------------------------------
                         required time                        212.915    
                         arrival time                          -1.378    
  -------------------------------------------------------------------
                         slack                                211.537    

Slack (MET) :             211.560ns  (required time - arrival time)
  Source:                 design_1_i/FenPin_0/inst/timeclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/FenPin_0/inst/timeclk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@213.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 1.233ns (72.691%)  route 0.463ns (27.309%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 212.602 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.300    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.968 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.694    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.277    -0.341    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y70         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.393     0.052 r  design_1_i/FenPin_0/inst/timeclk_reg[1]/Q
                         net (fo=1, routed)           0.463     0.515    design_1_i/FenPin_0/inst/timeclk_reg_n_0_[1]
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     1.014 r  design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.106 r  design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.106    design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.198 r  design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     1.355 r  design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.355    design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1_n_7
    SLICE_X64Y73         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    213.333   213.333 r  
    P17                                               0.000   213.333 r  Clk (IN)
                         net (fo=0)                   0.000   213.333    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.259   214.593 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   215.509    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365   210.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212   211.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   211.428 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.173   212.602    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y73         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[12]/C
                         clock pessimism              0.364   212.965    
                         clock uncertainty           -0.144   212.821    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.094   212.915    design_1_i/FenPin_0/inst/timeclk_reg[12]
  -------------------------------------------------------------------
                         required time                        212.915    
                         arrival time                          -1.355    
  -------------------------------------------------------------------
                         slack                                211.560    

Slack (MET) :             211.574ns  (required time - arrival time)
  Source:                 design_1_i/FenPin_0/inst/timeclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/FenPin_0/inst/timeclk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@213.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 1.221ns (72.496%)  route 0.463ns (27.504%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.730ns = ( 212.604 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.300    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.968 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.694    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.277    -0.341    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y70         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.393     0.052 r  design_1_i/FenPin_0/inst/timeclk_reg[1]/Q
                         net (fo=1, routed)           0.463     0.515    design_1_i/FenPin_0/inst/timeclk_reg_n_0_[1]
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     1.014 r  design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.106 r  design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.106    design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.343 r  design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.343    design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1_n_4
    SLICE_X64Y72         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    213.333   213.333 r  
    P17                                               0.000   213.333 r  Clk (IN)
                         net (fo=0)                   0.000   213.333    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.259   214.593 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   215.509    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365   210.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212   211.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   211.428 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.175   212.604    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y72         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[11]/C
                         clock pessimism              0.364   212.967    
                         clock uncertainty           -0.144   212.823    
    SLICE_X64Y72         FDRE (Setup_fdre_C_D)        0.094   212.917    design_1_i/FenPin_0/inst/timeclk_reg[11]
  -------------------------------------------------------------------
                         required time                        212.917    
                         arrival time                          -1.343    
  -------------------------------------------------------------------
                         slack                                211.574    

Slack (MET) :             211.588ns  (required time - arrival time)
  Source:                 design_1_i/FenPin_0/inst/timeclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/FenPin_0/inst/timeclk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@213.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 1.207ns (72.265%)  route 0.463ns (27.735%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.730ns = ( 212.604 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.300    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.269    -2.968 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.274    -1.694    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.277    -0.341    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y70         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.393     0.052 r  design_1_i/FenPin_0/inst/timeclk_reg[1]/Q
                         net (fo=1, routed)           0.463     0.515    design_1_i/FenPin_0/inst/timeclk_reg_n_0_[1]
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     1.014 r  design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.014    design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.106 r  design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.106    design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.329 r  design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.329    design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1_n_6
    SLICE_X64Y72         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    213.333   213.333 r  
    P17                                               0.000   213.333 r  Clk (IN)
                         net (fo=0)                   0.000   213.333    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.259   214.593 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   215.509    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.365   210.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.212   211.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   211.428 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.175   212.604    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y72         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[9]/C
                         clock pessimism              0.364   212.967    
                         clock uncertainty           -0.144   212.823    
    SLICE_X64Y72         FDRE (Setup_fdre_C_D)        0.094   212.917    design_1_i/FenPin_0/inst/timeclk_reg[9]
  -------------------------------------------------------------------
                         required time                        212.917    
                         arrival time                          -1.329    
  -------------------------------------------------------------------
                         slack                                211.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/FenPin_0/inst/timeclk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/FenPin_0/inst/timeclk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.583    -0.578    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y72         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  design_1_i/FenPin_0/inst/timeclk_reg[10]/Q
                         net (fo=1, routed)           0.110    -0.304    design_1_i/FenPin_0/inst/timeclk_reg_n_0_[10]
    SLICE_X64Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.194 r  design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.194    design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1_n_5
    SLICE_X64Y72         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.850    -0.818    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y72         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[10]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.134    -0.444    design_1_i/FenPin_0/inst/timeclk_reg[10]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/FenPin_0/inst/timeclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/FenPin_0/inst/timeclk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.581    -0.580    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y73         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  design_1_i/FenPin_0/inst/timeclk_reg[14]/Q
                         net (fo=1, routed)           0.110    -0.306    design_1_i/FenPin_0/inst/timeclk_reg_n_0_[14]
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1_n_5
    SLICE_X64Y73         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.820    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y73         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[14]/C
                         clock pessimism              0.239    -0.580    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.134    -0.446    design_1_i/FenPin_0/inst/timeclk_reg[14]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/FenPin_0/inst/timeclk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/FenPin_0/inst/timeclk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.581    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y74         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  design_1_i/FenPin_0/inst/timeclk_reg[18]/Q
                         net (fo=1, routed)           0.110    -0.307    design_1_i/FenPin_0/inst/timeclk_reg_n_0_[18]
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  design_1_i/FenPin_0/inst/timeclk_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    design_1_i/FenPin_0/inst/timeclk_reg[19]_i_1_n_5
    SLICE_X64Y74         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.847    -0.821    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y74         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[18]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X64Y74         FDRE (Hold_fdre_C_D)         0.134    -0.447    design_1_i/FenPin_0/inst/timeclk_reg[18]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/FenPin_0/inst/timeclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/FenPin_0/inst/timeclk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.584    -0.577    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y70         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  design_1_i/FenPin_0/inst/timeclk_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.303    design_1_i/FenPin_0/inst/timeclk_reg_n_0_[2]
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.193 r  design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.193    design_1_i/FenPin_0/inst/timeclk_reg[0]_i_1_n_5
    SLICE_X64Y70         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.852    -0.816    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y70         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[2]/C
                         clock pessimism              0.238    -0.577    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.134    -0.443    design_1_i/FenPin_0/inst/timeclk_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/FenPin_0/inst/timeclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/FenPin_0/inst/timeclk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.583    -0.578    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y71         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  design_1_i/FenPin_0/inst/timeclk_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.304    design_1_i/FenPin_0/inst/timeclk_reg_n_0_[6]
    SLICE_X64Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.194 r  design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.194    design_1_i/FenPin_0/inst/timeclk_reg[4]_i_1_n_5
    SLICE_X64Y71         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.851    -0.817    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y71         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[6]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.134    -0.444    design_1_i/FenPin_0/inst/timeclk_reg[6]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/pai_1/inst/ClrLED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/pai_1/inst/ClrLED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.574    design_1_i/pai_1/inst/clk
    SLICE_X62Y67         FDRE                                         r  design_1_i/pai_1/inst/ClrLED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  design_1_i/pai_1/inst/ClrLED_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.319    design_1_i/pai_1/inst/ClrLED_reg_n_0_[2]
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.208 r  design_1_i/pai_1/inst/ClrLED_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    design_1_i/pai_1/inst/ClrLED_reg[0]_i_1_n_5
    SLICE_X62Y67         FDRE                                         r  design_1_i/pai_1/inst/ClrLED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.813    design_1_i/pai_1/inst/clk
    SLICE_X62Y67         FDRE                                         r  design_1_i/pai_1/inst/ClrLED_reg[2]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.105    -0.469    design_1_i/pai_1/inst/ClrLED_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/pai_1/inst/ClrLED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/pai_1/inst/ClrLED_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.575    design_1_i/pai_1/inst/clk
    SLICE_X62Y68         FDRE                                         r  design_1_i/pai_1/inst/ClrLED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/pai_1/inst/ClrLED_reg[6]/Q
                         net (fo=1, routed)           0.115    -0.320    design_1_i/pai_1/inst/ClrLED_reg_n_0_[6]
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.209 r  design_1_i/pai_1/inst/ClrLED_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.209    design_1_i/pai_1/inst/ClrLED_reg[4]_i_1_n_5
    SLICE_X62Y68         FDRE                                         r  design_1_i/pai_1/inst/ClrLED_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.814    design_1_i/pai_1/inst/clk
    SLICE_X62Y68         FDRE                                         r  design_1_i/pai_1/inst/ClrLED_reg[6]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X62Y68         FDRE (Hold_fdre_C_D)         0.105    -0.470    design_1_i/pai_1/inst/ClrLED_reg[6]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/FenPin_0/inst/timeclk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/FenPin_0/inst/timeclk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.583    -0.578    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y72         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  design_1_i/FenPin_0/inst/timeclk_reg[10]/Q
                         net (fo=1, routed)           0.110    -0.304    design_1_i/FenPin_0/inst/timeclk_reg_n_0_[10]
    SLICE_X64Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.158 r  design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.158    design_1_i/FenPin_0/inst/timeclk_reg[8]_i_1_n_4
    SLICE_X64Y72         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.850    -0.818    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y72         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[11]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.134    -0.444    design_1_i/FenPin_0/inst/timeclk_reg[11]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/FenPin_0/inst/timeclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/FenPin_0/inst/timeclk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.581    -0.580    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y73         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  design_1_i/FenPin_0/inst/timeclk_reg[14]/Q
                         net (fo=1, routed)           0.110    -0.306    design_1_i/FenPin_0/inst/timeclk_reg_n_0_[14]
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.160 r  design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.160    design_1_i/FenPin_0/inst/timeclk_reg[12]_i_1_n_4
    SLICE_X64Y73         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.820    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y73         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[15]/C
                         clock pessimism              0.239    -0.580    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.134    -0.446    design_1_i/FenPin_0/inst/timeclk_reg[15]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/FenPin_0/inst/timeclk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            design_1_i/FenPin_0/inst/timeclk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.581    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y74         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  design_1_i/FenPin_0/inst/timeclk_reg[18]/Q
                         net (fo=1, routed)           0.110    -0.307    design_1_i/FenPin_0/inst/timeclk_reg_n_0_[18]
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.161 r  design_1_i/FenPin_0/inst/timeclk_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.161    design_1_i/FenPin_0/inst/timeclk_reg[19]_i_1_n_4
    SLICE_X64Y74         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.847    -0.821    design_1_i/FenPin_0/inst/inclk
    SLICE_X64Y74         FDRE                                         r  design_1_i/FenPin_0/inst/timeclk_reg[19]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X64Y74         FDRE (Hold_fdre_C_D)         0.134    -0.447    design_1_i/FenPin_0/inst/timeclk_reg[19]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 106.667 }
Period(ns):         213.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         213.333     211.741    BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         213.333     212.084    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X64Y70     design_1_i/FenPin_0/inst/timeclk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X64Y72     design_1_i/FenPin_0/inst/timeclk_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X64Y72     design_1_i/FenPin_0/inst/timeclk_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X64Y73     design_1_i/FenPin_0/inst/timeclk_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X64Y73     design_1_i/FenPin_0/inst/timeclk_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X64Y73     design_1_i/FenPin_0/inst/timeclk_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X64Y73     design_1_i/FenPin_0/inst/timeclk_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X64Y74     design_1_i/FenPin_0/inst/timeclk_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       213.333     0.027      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y72     design_1_i/FenPin_0/inst/timeclk_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y72     design_1_i/FenPin_0/inst/timeclk_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y73     design_1_i/FenPin_0/inst/timeclk_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y73     design_1_i/FenPin_0/inst/timeclk_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y73     design_1_i/FenPin_0/inst/timeclk_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y73     design_1_i/FenPin_0/inst/timeclk_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y74     design_1_i/FenPin_0/inst/timeclk_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y74     design_1_i/FenPin_0/inst/timeclk_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y74     design_1_i/FenPin_0/inst/timeclk_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y74     design_1_i/FenPin_0/inst/timeclk_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y70     design_1_i/FenPin_0/inst/timeclk_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y72     design_1_i/FenPin_0/inst/timeclk_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y72     design_1_i/FenPin_0/inst/timeclk_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y73     design_1_i/FenPin_0/inst/timeclk_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y73     design_1_i/FenPin_0/inst/timeclk_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y73     design_1_i/FenPin_0/inst/timeclk_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y73     design_1_i/FenPin_0/inst/timeclk_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y74     design_1_i/FenPin_0/inst/timeclk_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y74     design_1_i/FenPin_0/inst/timeclk_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         106.667     106.167    SLICE_X64Y74     design_1_i/FenPin_0/inst/timeclk_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



