<!DOCTYPE html>
<html><head>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta charset="utf-8">
<title>Centurion</title>
<link rel="stylesheet" href="Centurion_files/main.css">
<script src="Centurion_files/cen.js"></script>
<style>
.mcl > div {
	display: flex;
}
.mcl > div > div {
	border: solid 1px #000;
	display: inline-block;
	padding: 0px 4px 0px 4px;
}
.mcl > div > div:nth-child(1) {
	width: 6em;
	text-align: right;
	padding: 2px 4px 2px 4px;
}
.fpl {
	display: flex;
}
.fpl > div:nth-child(1) {
	border: solid 1px #000;
	width: 6em;
	text-align: right;
	display: inline-block;
	padding: 2px 4px 2px 4px;
}
.fpl > span:nth-child(2), .fpb > span {
	border: solid 1px #000;
	display: inline-block;
	padding: 0px 4px 0px 4px;
}
.fpl i {
	display: inline-block;
	font-style: normal;
	padding: 2px 8px 2px 8px;
	margin: 0px;
	border: solid 1px rgb(78, 37, 37);
	background: #000;
	color: #444;
}
.fpl i.a {
	border-color: #bb3838;
	background: #ff3232;
	color: #ffffff;
}
.ils {
	border: solid 1px rgb(78, 37, 37);
	background: #290707;
	padding: 0;
}
.ils.dark {
	background: #070000;
}
.prow {
	display: flex;
	flex-wrap: wrap;
	margin-right: 10px;
}
.frontpanel {
	display: flex;
	border: solid 2px #666666;
	box-shadow: 3px 3px 3px 3px #000;
	margin-left: 10px;
	margin-top: 10px;
}
button.small {
	font-size: 16px;
	padding: 2px 14px 2px 14px;
}
.termcon {
	margin-top: 10px;
	margin-right: 10px;
}
.termcon > div:first-child {
	display: flex;
}
.termcon > div:first-child > button {
	font-size: 16px;
	padding: 2px 14px 2px 14px;
}
.termcon > div:first-child > span {
	font-size: 16px;
	padding: 2px 14px 2px 14px;
	border: 2px solid #337;
	background: #01050c;
	color: #444;
}
.termcon > div:first-child > span.a {
	background: #35f2af;
	color: #090009;
}
.term {
	border: 2px solid #77e;
	background: #01050c;
	height: 240px;
	width: 640px;
}
.term.tall {
	height: 480px;
}
.term.wide {
	width: 1280px;
}
.term:focus {
	border-color: #7af;
	box-shadow: 0px 0px 3px 1px #eeeeee;
}
</style>
</head>
<body>
	<div class="popwin" id="wset" style="display:none;top:40px;right:3%;float:right;">
		<div style="display:flex; flex-direction: column;">
			<div>Disassembly</div>
			<span class="conv-sel"><input type="radio" name="conv" id="conv_ee" value="ee"><label for="conv_ee">EE200ish Style</label></span>
			<span class="conv-sel"><input type="radio" name="conv" id="conv_mei" value="mei" checked="checked"><label for="conv_mei">Modern Parametric</label></span>
			<span class="conv-sel" style="display: none"><input type="radio" name="conv" id="conv_uew" value="uew"><label for="conv_uew">Centurion RE Wiki</label></span>
			<span class="conv-sel"><input type="checkbox" name="conv_hex" id="conv_hex"><label for="conv_hex">Hex Prefix in Listing</label></span>
			<div>Terminal</div>
			<span class="conv-sel"><label><input type="checkbox" id="crtsize">Tall CRT</label></span>
			<span class="conv-sel"><label><input type="checkbox" id="crtwide">Wide CRT</label></span>
		</div>
	</div>
	<div class="popwin" id="wload" style="display:none;top:100px;right:45%;padding:10px 20px 20px 20px;float:right">
		<div style="display:flex; flex-direction: column;">
			<div>Loading File</div>
			<div class="fpl"><div>File Name:</div><span id="wload_fn"></span></div>
			<div class="fpl"><div>File Type:</div><span id="wload_ft"></span></div>
			<div class="fpl"><div>File Size:</div><span id="wload_fs"></span></div>
			<div class="fpl"><div>Load Type:</div>
				<div style="display:flex; flex-direction: column;">
					<span class="conv-sel"><input type="radio" name="wload_lt" id="wload_lt0" value="0"><label for="wload_lt0">Raw Binary</label></span>
					<!-- <span class="conv-sel"><input type="radio" name="wload_lt" id="wload_lt1" value="1"/><label for="wload_lt1">CPU-6 Relocatable</label></span> -->
				</div>
			</div>
			<div class="fpl"><div>Load Address:</div><input class="conv-sel" id="wload_addr"></div>
			<div>
				<button style="float:right;margin-top: 20px" id="wload_h">Accept and Load</button>
				<button style="float:right;margin-top: 20px" id="wload_c">Cancel</button>
			</div>
		</div>
	</div>
	<div class="popwin" id="mclisting" style="display:none;top:100px;right:0%;float:right">
		<div style="overflow-y: scroll;height:700px;width:1200px;margin:10px;border:2px solid;">
			<div class="regs fixed mcl" id="micro"><div class="regs"><div><div>μOp 000</div><div><label><input type="checkbox">break</label></div></div><div><div>:42ABC618B781C0 DIR DIR DIR --- K9:nop            [0B7]</div><div>SFD:163       [5]=F= [5]^ [5]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:DMACountDIS=1 H11:               E6:PTA=F        E7:           </div></div></div><div class="regs"><div><div>μOp 001</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 002</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 003</div><div><label><input type="checkbox">break</label></div></div><div><div>:4013FE1E80F40D DIR DIR DIR --- K9:nop            [680]</div><div>SFD:773       [2]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(7F)  R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 004</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00103FC820000 uPC uPC uPC --- K9:(2)RIR.0       [482]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 005</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0637E18638401 DIR DIR DIR --- K9:nop            [063]</div><div>SFD:733       [C]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv|1 K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 006</div><div><label><input type="checkbox">break</label></div></div><div><div>:4000FFF804800D uPC uPC uPC --- K9:nop            [004]</div><div>SFD:770       Q=  F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(FB)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 007</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFFF8F8802D uPC uPC uPC --- K9:nop            [0F8]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(07)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 008</div><div><label><input type="checkbox">break</label></div></div><div><div>:40397FFF850193 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:BusCtl:AddrU/D=1   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 009</div><div><label><input type="checkbox">break</label></div></div><div><div>:60037E19978252 DIR DIR DIR --- K9:nop            [197]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_H       R:RI|1 K11:REG_WR(R)          H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 00A</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010399028470 uPC uPC DIR --- K9:nop            [102]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=R.V cM=R.M cF=Res.5 cL=R.L     </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 00B</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 00C</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF856F50 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 00D</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037FFF5E139A uPC uPC uPC --- K9:(6)MemFault    [75E]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:SysDatOut_WR       H11:WorkAddr_Count E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 00E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4401C61CF8C800 DIR DIR DIR --- K9:nop            [4F8]</div><div>SFD:161           F= [8]^ [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 00F</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 010</div><div><label><input type="checkbox">break</label></div></div><div><div>:44A22FFE434020 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:312 F=[9] [4]=  ~0+ [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 011</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 012</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFF4E001A uPC uPC uPC --- K9:(6)MemFault    [74E]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 013</div><div><label><input type="checkbox">break</label></div></div><div><div>:40007998CE820A uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:630       Q=  F= D| Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 014</div><div><label><input type="checkbox">break</label></div></div><div><div>:460173FC820010 uPC uPC uPC --- K9:(2)RIR.0       [482]</div><div>SFD:431           F= 0| [C]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 015</div><div><label><input type="checkbox">break</label></div></div><div><div>:C681721BEF8610 DIR DIR DIR --- K9:nop            [3EF]</div><div>SFD:431           F= 0| [D]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:RD_START       E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 016</div><div><label><input type="checkbox">break</label></div></div><div><div>:40007FFE430001 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:730       Q=  F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 017</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF856000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 018</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7FFF3E000A uPC uPC uPC --- K9:(6)MemFault    [73E]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 019</div><div><label><input type="checkbox">break</label></div></div><div><div>:40310218968180 DIR DIR DIR --- K9:nop            [096]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=0   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 01A</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B921E8F8000 DIR DIR DIR --- K9:nop            [68F]</div><div>SFD:443       [3]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 01B</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 01C</div><div><label><input type="checkbox">break</label></div></div><div><div>:00037E10028001 DIR AHR DIR PSH K9:nop            [002]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 01D</div><div><label><input type="checkbox">break</label></div></div><div><div>:E001721B0EC210 DIR DIR DIR --- K9:nop            [30E]</div><div>SFD:431           F= 0| [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 01E</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B2E18108400 DIR DIR DIR --- K9:nop            [010]</div><div>SFD:313       [9]=F=~0+ [9]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 01F</div><div><label><input type="checkbox">break</label></div></div><div><div>:40016AA000C000 STK STK STK POP K9:nop            [000]</div><div>SFD:231           F= 0| Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 020</div><div><label><input type="checkbox">break</label></div></div><div><div>:403B2D98C1C000 uPC uPC DIR --- K9:nop            [0C1] |2:ALUF.Z</div><div>SFD:313       [7]=F=~0+ [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 021</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021C688000 DIR DIR DIR --- K9:nop            [468]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 022</div><div><label><input type="checkbox">break</label></div></div><div><div>:F023061D538200 DIR DIR DIR --- K9:nop            [553]</div><div>SFD:103       [4]=F= [0]+ [4]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 023</div><div><label><input type="checkbox">break</label></div></div><div><div>:41A37198CD8000 uPC uPC DIR --- K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:433       [4]=F= 0| [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 024</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00103FC820080 uPC uPC uPC --- K9:(2)RIR.0       [482]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:DMAEndReset        H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 025</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0537E1A898401 DIR DIR DIR --- K9:nop            [289]</div><div>SFD:733       [A]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv|1 K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 026</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFFF880800D uPC uPC uPC --- K9:nop            [080]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(7F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 027</div><div><label><input type="checkbox">break</label></div></div><div><div>:428BF2162C8000 DIR DIR DIR PSH K9:nop            [62C]</div><div>SFD:473       [1]=F=~0^ [5]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 028</div><div><label><input type="checkbox">break</label></div></div><div><div>:50000A1DAA8000 DIR DIR DIR --- K9:nop            [5AA]</div><div>SFD:200       Q=  F= 0+ Q      CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 029</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102079D8400 DIR DIR DIR POP K9:nop            [79D]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 02A</div><div><label><input type="checkbox">break</label></div></div><div><div>:481B0E78088470 DIR DIR uPC --- K9:nop            [008]</div><div>SFD:303       [3]=F= 0+ [3]    CIn=1    SIn:AFL.C cV=.   cM=.   cF=1     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 02B</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FE002E802D DIR DIR DIR POP K9:nop            [02E]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(D1)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 02C</div><div><label><input type="checkbox">break</label></div></div><div><div>:500332176C8800 DIR DIR DIR PSH K9:nop            [76C]</div><div>SFD:413       [0]=F=~0+ [0]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 02D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021CAE8400 DIR DIR DIR --- K9:nop            [4AE]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 02E</div><div><label><input type="checkbox">break</label></div></div><div><div>:E001021CBD8000 DIR DIR DIR --- K9:nop            [4BD]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 02F</div><div><label><input type="checkbox">break</label></div></div><div><div>:41CB361580802D DIR DIR DIR PSH K9:nop            [580]</div><div>SFD:513       [9]=F=~D+ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(7F)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 030</div><div><label><input type="checkbox">break</label></div></div><div><div>:4000FE1C6A8009 DIR DIR DIR --- K9:nop            [46A]</div><div>SFD:770       Q=  F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=CCR_DSense R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 031</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B7FF9BE040A uPC uPC uPC --- K9:(6)MemFault    [1BE]</div><div>SFD:733       [3]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 032</div><div><label><input type="checkbox">break</label></div></div><div><div>:41BB07FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:103       [7]=F= [3]+ [7]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 033</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010218BDF400 DIR DIR DIR --- K9:nop            [0BD]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 034</div><div><label><input type="checkbox">break</label></div></div><div><div>:450173FC820010 uPC uPC uPC --- K9:(2)RIR.0       [482]</div><div>SFD:431           F= 0| [A]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 035</div><div><label><input type="checkbox">break</label></div></div><div><div>:C581721BEF8610 DIR DIR DIR --- K9:nop            [3EF]</div><div>SFD:431           F= 0| [B]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:RD_START       E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 036</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021E2C8000 DIR DIR DIR --- K9:nop            [62C]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 037</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A8152B800C000 STK STK STK --- K9:nop            [000]</div><div>SFD:421           F= 0+~[5]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 038</div><div><label><input type="checkbox">break</label></div></div><div><div>:40232FFF854000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:313       [4]=F=~0+ [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 039</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C68000 uPC uPC DIR --- K9:nop            [0C6] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 03A</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFFF802802D uPC uPC uPC --- K9:nop            [002]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(FD)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 03B</div><div><label><input type="checkbox">break</label></div></div><div><div>:E001021CE08050 DIR DIR DIR --- K9:nop            [4E0]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 03C</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FDCC0000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [5CC]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 03D</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 03E</div><div><label><input type="checkbox">break</label></div></div><div><div>:42AAFFF880839D uPC uPC uPC --- K9:nop            [080]</div><div>SFD:772 F=[5] [5]=  ~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(7F)  R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 03F</div><div><label><input type="checkbox">break</label></div></div><div><div>:429A2E188E8860 DIR DIR DIR --- K9:nop            [08E]</div><div>SFD:312 F=[5] [3]=  ~0+ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 040</div><div><label><input type="checkbox">break</label></div></div><div><div>:42233198C1C000 uPC uPC DIR --- K9:nop            [0C1] |2:ALUF.Z</div><div>SFD:413       [4]=F=~0+ [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 041</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF850000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 042</div><div><label><input type="checkbox">break</label></div></div><div><div>:40047399D08070 uPC uPC DIR --- K9:nop            [1D0]</div><div>SFD:434 &gt;&gt;Q &gt;&gt;[0]=F= 0| [0]    CIn=0    SIn:alu.s cV=.   cM=.   cF=.     cL=ALU.Q0  </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 043</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B6AA000C010 STK STK STK POP K9:nop            [000]</div><div>SFD:233       [1]=F= 0| Q      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 044</div><div><label><input type="checkbox">break</label></div></div><div><div>:448197F8FEC00D uPC uPC uPC --- K9:nop            [0FE]</div><div>SFD:541           F= D&amp; [9]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(01)  R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 045</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037FF8FD800D uPC uPC uPC --- K9:nop            [0FD]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(02)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 046</div><div><label><input type="checkbox">break</label></div></div><div><div>:40498419C9C000 DIR DIR DIR --- K9:nop            [1C9] |2:ALUF.Z</div><div>SFD:141           F= [0]&amp; [9]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 047</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0037FFC66020A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:Lv   K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 048</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B7FFF85000B uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [3]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=R_H14      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 049</div><div><label><input type="checkbox">break</label></div></div><div><div>:4300721E718000 DIR DIR DIR --- K9:nop            [671]</div><div>SFD:430       Q=  F= 0| [6]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 04A</div><div><label><input type="checkbox">break</label></div></div><div><div>:481B0E19678400 DIR DIR DIR --- K9:nop            [167]</div><div>SFD:303       [3]=F= 0+ [3]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 04B</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8008800 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 04C</div><div><label><input type="checkbox">break</label></div></div><div><div>:40B173FDCC4180 uPC uPC uPC --- K9:(4)Ad=REG/pbit [5CC]</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=0   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 04D</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102A000F400 STK STK STK POP K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 04E</div><div><label><input type="checkbox">break</label></div></div><div><div>:522317FF850001 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:503       [4]=F= D+ [4]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 04F</div><div><label><input type="checkbox">break</label></div></div><div><div>:40432E185EC000 DIR DIR DIR --- K9:nop            [05E]</div><div>SFD:313       [8]=F=~0+ [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 050</div><div><label><input type="checkbox">break</label></div></div><div><div>:43BB17FF4E000A uPC uPC uPC --- K9:(6)MemFault    [74E]</div><div>SFD:503       [7]=F= D+ [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 051</div><div><label><input type="checkbox">break</label></div></div><div><div>:40AB161822C01A DIR DIR DIR --- K9:nop            [022]</div><div>SFD:503       [5]=F= D+ [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 052</div><div><label><input type="checkbox">break</label></div></div><div><div>:408B079805C000 uPC uPC DIR --- K9:nop            [005]</div><div>SFD:103       [1]=F= [1]+ [1]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 053</div><div><label><input type="checkbox">break</label></div></div><div><div>:408172A000C010 STK STK STK POP K9:nop            [000]</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 054</div><div><label><input type="checkbox">break</label></div></div><div><div>:E001021F7C8000 DIR DIR DIR --- K9:nop            [77C]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 055</div><div><label><input type="checkbox">break</label></div></div><div><div>:500307FF854000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:103       [0]=F= [0]+ [0]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 056</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010011D98000 DIR DIR DIR PSH K9:nop            [1D9] |2:ALUF.V</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 057</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C28000 uPC uPC DIR --- K9:nop            [0C2] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 058</div><div><label><input type="checkbox">break</label></div></div><div><div>:4031021E4D8180 DIR DIR DIR --- K9:nop            [64D]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=0   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 059</div><div><label><input type="checkbox">break</label></div></div><div><div>:47757218698000 DIR DIR DIR --- K9:nop            [069]</div><div>SFD:435     &gt;&gt;[E]=F= 0| [E]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 05A</div><div><label><input type="checkbox">break</label></div></div><div><div>:481B0E1D298400 DIR DIR DIR --- K9:nop            [529]</div><div>SFD:303       [3]=F= 0+ [3]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 05B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010218168000 DIR DIR DIR --- K9:nop            [016]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 05C</div><div><label><input type="checkbox">break</label></div></div><div><div>:522337FF850001 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:513       [4]=F=~D+ [4]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 05D</div><div><label><input type="checkbox">break</label></div></div><div><div>:48430FF800C000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:303       [8]=F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 05E</div><div><label><input type="checkbox">break</label></div></div><div><div>:E001001DC08000 DIR DIR DIR --- K9:nop            [5C0] |1:ALUF.S |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 05F</div><div><label><input type="checkbox">break</label></div></div><div><div>:477572A0008000 STK STK STK POP K9:nop            [000]</div><div>SFD:435     &gt;&gt;[E]=F= 0| [E]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 060</div><div><label><input type="checkbox">break</label></div></div><div><div>:422333FF854000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:413       [4]=F=~0+ [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 061</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198358000 uPC uPC DIR --- K9:nop            [035] |8:CCR.L  </div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 062</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198358000 uPC uPC DIR --- K9:nop            [035] |8:CCR.L  </div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 063</div><div><label><input type="checkbox">break</label></div></div><div><div>:406B7E19018001 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:733       [D]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 064</div><div><label><input type="checkbox">break</label></div></div><div><div>:40790219018580 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:DMA_EN=1    H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 065</div><div><label><input type="checkbox">break</label></div></div><div><div>:40894598C6C000 uPC uPC DIR --- K9:nop            [0C6] |1:ALUF.S</div><div>SFD:121           F= [1]+~[1]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 066</div><div><label><input type="checkbox">break</label></div></div><div><div>:48047399D08070 uPC uPC DIR --- K9:nop            [1D0]</div><div>SFD:434 &gt;&gt;Q &gt;&gt;[0]=F= 0| [0]    CIn=1    SIn:AFL.C cV=.   cM=.   cF=.     cL=ALU.Q0  </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 067</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B6AA000C010 STK STK STK POP K9:nop            [000]</div><div>SFD:233       [1]=F= 0| Q      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 068</div><div><label><input type="checkbox">break</label></div></div><div><div>:41BB721C008050 DIR DIR DIR --- K9:nop            [400]</div><div>SFD:433       [7]=F= 0| [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 069</div><div><label><input type="checkbox">break</label></div></div><div><div>:477572185F8000 DIR DIR DIR --- K9:nop            [05F]</div><div>SFD:435     &gt;&gt;[E]=F= 0| [E]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 06A</div><div><label><input type="checkbox">break</label></div></div><div><div>:481B0E1D298400 DIR DIR DIR --- K9:nop            [529]</div><div>SFD:303       [3]=F= 0+ [3]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 06B</div><div><label><input type="checkbox">break</label></div></div><div><div>:44817219F28020 DIR DIR DIR --- K9:nop            [1F2]</div><div>SFD:431           F= 0| [9]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 06C</div><div><label><input type="checkbox">break</label></div></div><div><div>:E001D6187C8212 DIR DIR DIR --- K9:nop            [07C]</div><div>SFD:561           F= D^ [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_H       R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 06D</div><div><label><input type="checkbox">break</label></div></div><div><div>:48894598C6C000 uPC uPC DIR --- K9:nop            [0C6] |1:ALUF.S</div><div>SFD:121           F= [1]+~[1]  CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 06E</div><div><label><input type="checkbox">break</label></div></div><div><div>:508B07F800C000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:103       [1]=F= [1]+ [1]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 06F</div><div><label><input type="checkbox">break</label></div></div><div><div>:500307FF854000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:103       [0]=F= [0]+ [0]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 070</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010011D98000 DIR DIR DIR PSH K9:nop            [1D9] |2:ALUF.V</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 071</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C28000 uPC uPC DIR --- K9:nop            [0C2] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 072</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198358000 uPC uPC DIR --- K9:nop            [035] |8:CCR.L  </div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 073</div><div><label><input type="checkbox">break</label></div></div><div><div>:408172A000C010 STK STK STK POP K9:nop            [000]</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 074</div><div><label><input type="checkbox">break</label></div></div><div><div>:40710219018580 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:DMA_EN=0    H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 075</div><div><label><input type="checkbox">break</label></div></div><div><div>:408946186EC000 DIR DIR DIR --- K9:nop            [06E]</div><div>SFD:121           F= [1]+~[1]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 076</div><div><label><input type="checkbox">break</label></div></div><div><div>:508B47FF850200 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:123       [1]=F= [1]+~[1]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 077</div><div><label><input type="checkbox">break</label></div></div><div><div>:40232E1DD6C000 DIR DIR DIR --- K9:nop            [5D6]</div><div>SFD:313       [4]=F=~0+ [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 078</div><div><label><input type="checkbox">break</label></div></div><div><div>:41BB721C008050 DIR DIR DIR --- K9:nop            [400]</div><div>SFD:433       [7]=F= 0| [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 079</div><div><label><input type="checkbox">break</label></div></div><div><div>:40737E19CC8002 DIR DIR DIR --- K9:nop            [1CC]</div><div>SFD:733       [E]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_H       R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 07A</div><div><label><input type="checkbox">break</label></div></div><div><div>:481B0E1D298400 DIR DIR DIR --- K9:nop            [529]</div><div>SFD:303       [3]=F= 0+ [3]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 07B</div><div><label><input type="checkbox">break</label></div></div><div><div>:51232619C7C000 DIR DIR DIR --- K9:nop            [1C7]</div><div>SFD:113       [4]=F=~[2]+ [4]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 07C</div><div><label><input type="checkbox">break</label></div></div><div><div>:C001021DE48200 DIR DIR DIR --- K9:nop            [5E4]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 07D</div><div><label><input type="checkbox">break</label></div></div><div><div>:488946186EC000 DIR DIR DIR --- K9:nop            [06E]</div><div>SFD:121           F= [1]+~[1]  CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 07E</div><div><label><input type="checkbox">break</label></div></div><div><div>:42AA17F8F7801D uPC uPC uPC --- K9:nop            [0F7]</div><div>SFD:502 F=[5] [5]=   D+ [5]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(08)  R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 07F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4DDA13F8008C10 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:402 F=[B] [B]=   0+ [B]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 080</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102189D8050 DIR DIR DIR --- K9:nop            [09D]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 081</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 082</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 083</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B7E1FD8800A DIR DIR DIR --- K9:nop            [7D8]</div><div>SFD:733       [3]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 084</div><div><label><input type="checkbox">break</label></div></div><div><div>:E003FFF807800D uPC uPC uPC --- K9:nop            [007]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F8)  R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 085</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B961AE08001 DIR DIR DIR --- K9:nop            [2E0]</div><div>SFD:543       [1]=F= D&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 086</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003FFF8F0800D uPC uPC uPC --- K9:nop            [0F0]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 087</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FFF808802D uPC uPC uPC --- K9:nop            [008]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(F7)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 088</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E186C8013 DIR DIR DIR --- K9:nop            [06C]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 089</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021DB48400 DIR DIR DIR --- K9:nop            [5B4]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 08A</div><div><label><input type="checkbox">break</label></div></div><div><div>:481B0E1CF38400 DIR DIR DIR --- K9:nop            [4F3]</div><div>SFD:303       [3]=F= 0+ [3]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 08B</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFFF80E842D uPC uPC uPC --- K9:nop            [00E]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F1)  R:RI   K11:                   H11:RD_START       E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 08C</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 08D</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010218A4F400 DIR DIR DIR --- K9:nop            [0A4]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 08E</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B2FFDCC4000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [5CC]</div><div>SFD:313       [3]=F=~0+ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 08F</div><div><label><input type="checkbox">break</label></div></div><div><div>:00010018C9E050 DIR AHR DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 090</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7FFF850001 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 091</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010210F18000 DIR DIR DIR PSH K9:nop            [0F1]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 092</div><div><label><input type="checkbox">break</label></div></div><div><div>:40016BFF850010 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:231           F= 0| Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 093</div><div><label><input type="checkbox">break</label></div></div><div><div>:402B2E1DFDC200 DIR DIR DIR --- K9:nop            [5FD]</div><div>SFD:313       [5]=F=~0+ [5]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:REG_WR(R)          H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 094</div><div><label><input type="checkbox">break</label></div></div><div><div>:4301B7F8078410 uPC uPC uPC --- K9:nop            [007]</div><div>SFD:551           F=~D&amp; [6]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 095</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0010219018200 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 096</div><div><label><input type="checkbox">break</label></div></div><div><div>:43CB7210F19420 DIR DIR DIR PSH K9:nop            [0F1]</div><div>SFD:433       [9]=F= 0| [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 097</div><div><label><input type="checkbox">break</label></div></div><div><div>:40011BFF854011 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:601           F= D+ Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 098</div><div><label><input type="checkbox">break</label></div></div><div><div>:5223121CB98210 DIR DIR DIR --- K9:nop            [4B9]</div><div>SFD:403       [4]=F= 0+ [4]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 099</div><div><label><input type="checkbox">break</label></div></div><div><div>:4039021FEB8580 DIR DIR DIR --- K9:nop            [7EB]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=1   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 09A</div><div><label><input type="checkbox">break</label></div></div><div><div>:4C1B121C3C8400 DIR DIR DIR --- K9:nop            [43C]</div><div>SFD:403       [3]=F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 09B</div><div><label><input type="checkbox">break</label></div></div><div><div>:42B9661C6AC000 DIR DIR DIR --- K9:nop            [46A]</div><div>SFD:131           F= [5]| [7]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 09C</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017D98EEA023 uPC uPC DIR --- K9:nop            [0EE] |1:~pbit </div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:RIdx=F       E7:BusReady   </div></div></div><div class="regs"><div><div>μOp 09D</div><div><label><input type="checkbox">break</label></div></div><div><div>:43BB32A000C280 STK STK STK POP K9:nop            [000]</div><div>SFD:413       [7]=F=~0+ [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:PTR_WR             H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 09E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4181721E30E030 DIR DIR DIR --- K9:nop            [630]</div><div>SFD:431           F= 0| [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Level=F      E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 09F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4481721EFD8220 DIR DIR DIR --- K9:nop            [6FD]</div><div>SFD:431           F= 0| [9]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:REG_WR(R)          H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 0A0</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0010218878250 DIR DIR DIR --- K9:nop            [087]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 0A1</div><div><label><input type="checkbox">break</label></div></div><div><div>:E00103F8098070 uPC uPC uPC --- K9:nop            [009]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=Z   cM=S   cF=1     cL=.       </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 0A2</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0017E1CB48011 DIR DIR DIR --- K9:nop            [4B4]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 0A3</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010218868000 DIR DIR DIR --- K9:nop            [086]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0A4</div><div><label><input type="checkbox">break</label></div></div><div><div>:43BB17FF4E400A uPC uPC uPC --- K9:(6)MemFault    [74E]</div><div>SFD:503       [7]=F= D+ [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 0A5</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0019198C1C000 uPC uPC DIR --- K9:nop            [0C1] |2:ALUF.Z</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 0A6</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFFAE041A uPC uPC uPC --- K9:(6)MemFault    [7AE]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 0A7</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00103FE430200 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0A8</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 0A9</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FF9BE041A uPC uPC uPC --- K9:(6)MemFault    [1BE]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 0AA</div><div><label><input type="checkbox">break</label></div></div><div><div>:ECCB13FE430200 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:403       [9]=F= 0+ [9]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0AB</div><div><label><input type="checkbox">break</label></div></div><div><div>:4023FFF8F0F40D uPC uPC uPC --- K9:nop            [0F0]</div><div>SFD:773       [4]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 0AC</div><div><label><input type="checkbox">break</label></div></div><div><div>:40137FF9BE040A uPC uPC uPC --- K9:(6)MemFault    [1BE]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0AD</div><div><label><input type="checkbox">break</label></div></div><div><div>:44CB07FE430020 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:103       [9]=F= [9]+ [9]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 0AE</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF856000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 0AF</div><div><label><input type="checkbox">break</label></div></div><div><div>:404107FF3E4010 uPC uPC uPC --- K9:(6)MemFault    [73E]</div><div>SFD:101           F= [0]+ [8]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 0B0</div><div><label><input type="checkbox">break</label></div></div><div><div>:F081121ABB8210 DIR DIR DIR --- K9:nop            [2BB]</div><div>SFD:401           F= 0+ [1]    CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 0B1</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102107E8080 DIR DIR DIR PSH K9:nop            [07E]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:DMAEndReset        H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0B2</div><div><label><input type="checkbox">break</label></div></div><div><div>:4333C598C18000 uPC uPC DIR --- K9:nop            [0C1] |2:ALUF.Z</div><div>SFD:163       [6]=F= [6]^ [6]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0B3</div><div><label><input type="checkbox">break</label></div></div><div><div>:405BFE107E800D DIR DIR DIR PSH K9:nop            [07E]</div><div>SFD:773       [B]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(81)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0B4</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003DE107E800B DIR DIR DIR PSH K9:nop            [07E]</div><div>SFD:763       [0]=F= D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=R_H14      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0B5</div><div><label><input type="checkbox">break</label></div></div><div><div>:402997F8FDDD0D uPC uPC uPC --- K9:nop            [0FD]</div><div>SFD:541           F= D&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(02)  R:RI   K11:SysCtl:RTC=1       H11:NibSwap        E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 0B6</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001C598C99C10 uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:161           F= [0]^ [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:NibSwap        E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 0B7</div><div><label><input type="checkbox">break</label></div></div><div><div>:42BAFFF81E819D uPC uPC uPC --- K9:nop            [01E]</div><div>SFD:772 F=[5] [7]=  ~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(E1)  R:RI   K11:BusCtl:AddrU/D=1   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 0B8</div><div><label><input type="checkbox">break</label></div></div><div><div>:45DBC619EC8130 DIR DIR DIR --- K9:nop            [1EC]</div><div>SFD:163       [B]=F= [B]^ [B]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:SysCtl:RTC.R=1     H11:               E6:Level=F      E7:           </div></div></div><div class="regs"><div><div>μOp 0B9</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FFF8008310 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 0BA</div><div><label><input type="checkbox">break</label></div></div><div><div>:404903980C8D00 uPC uPC DIR --- K9:nop            [00C]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysCtl:FP.Run=1    H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0BB</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFE1F1E802D DIR DIR DIR --- K9:nop            [71E]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(E1)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 0BC</div><div><label><input type="checkbox">break</label></div></div><div><div>:40610219008150 DIR DIR DIR --- K9:nop            [100]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysCtl:FP.ABT=0    H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 0BD</div><div><label><input type="checkbox">break</label></div></div><div><div>:40237FF9BE040A uPC uPC uPC --- K9:(6)MemFault    [1BE]</div><div>SFD:733       [4]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0BE</div><div><label><input type="checkbox">break</label></div></div><div><div>:423B07FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:103       [7]=F= [4]+ [7]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0BF</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B921850F420 DIR DIR DIR --- K9:nop            [050]</div><div>SFD:443       [9]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:RIdx=F       E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 0C0</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0C1</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198CE8000 uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0C2</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0C3</div><div><label><input type="checkbox">break</label></div></div><div><div>:40817019C28010 DIR DIR DIR --- K9:nop            [1C2] |1:ALUF.S</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 0C4</div><div><label><input type="checkbox">break</label></div></div><div><div>:E00103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0C5</div><div><label><input type="checkbox">break</label></div></div><div><div>:C01B7FFF857401 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [3]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 0C6</div><div><label><input type="checkbox">break</label></div></div><div><div>:40137FFE360401 uPC uPC uPC --- K9:(6)MemFault    [636]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0C7</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037FFE33001A uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 0C8</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C9F400 uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 0C9</div><div><label><input type="checkbox">break</label></div></div><div><div>:418117FC664C1A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:501           F= D+ [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:WorkAddr_LDH   E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 0CA</div><div><label><input type="checkbox">break</label></div></div><div><div>:50110618FD8310 DIR DIR DIR --- K9:nop            [0FD]</div><div>SFD:101           F= [0]+ [2]  CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 0CB</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFC660C1A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:WorkAddr_LDH   E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 0CC</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010218E78300 DIR DIR DIR --- K9:nop            [0E7]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0CD</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102183C8800 DIR DIR DIR --- K9:nop            [03C]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0CE</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021D498400 DIR DIR DIR --- K9:nop            [549]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0CF</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FE182E802D DIR DIR DIR --- K9:nop            [02E]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(D1)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 0D0</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0D1</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021831F400 DIR DIR DIR --- K9:nop            [031]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 0D2</div><div><label><input type="checkbox">break</label></div></div><div><div>:500307F800C000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:103       [0]=F= [0]+ [0]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 0D3</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A267212598000 DIR DIR DIR PSH K9:nop            [259]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[4]=F= 0| [4]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0D4</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A267212598000 DIR DIR DIR PSH K9:nop            [259]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[4]=F= 0| [4]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0D5</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A267212598000 DIR DIR DIR PSH K9:nop            [259]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[4]=F= 0| [4]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0D6</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A267212598000 DIR DIR DIR PSH K9:nop            [259]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[4]=F= 0| [4]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0D7</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A267212598000 DIR DIR DIR PSH K9:nop            [259]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[4]=F= 0| [4]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0D8</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A267212598000 DIR DIR DIR PSH K9:nop            [259]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[4]=F= 0| [4]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0D9</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A267212598000 DIR DIR DIR PSH K9:nop            [259]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[4]=F= 0| [4]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0DA</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A267212598000 DIR DIR DIR PSH K9:nop            [259]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[4]=F= 0| [4]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0DB</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A267212598000 DIR DIR DIR PSH K9:nop            [259]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[4]=F= 0| [4]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0DC</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A267212598000 DIR DIR DIR PSH K9:nop            [259]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[4]=F= 0| [4]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0DD</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A267212598000 DIR DIR DIR PSH K9:nop            [259]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[4]=F= 0| [4]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0DE</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A267212598000 DIR DIR DIR PSH K9:nop            [259]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[4]=F= 0| [4]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0DF</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A267212598000 DIR DIR DIR PSH K9:nop            [259]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[4]=F= 0| [4]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0E0</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A267212598000 DIR DIR DIR PSH K9:nop            [259]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[4]=F= 0| [4]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0E1</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A267212598000 DIR DIR DIR PSH K9:nop            [259]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[4]=F= 0| [4]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0E2</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A267212598000 DIR DIR DIR PSH K9:nop            [259]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[4]=F= 0| [4]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0E3</div><div><label><input type="checkbox">break</label></div></div><div><div>:44439618EE8020 DIR DIR DIR --- K9:nop            [0EE]</div><div>SFD:543       [8]=F= D&amp; [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 0E4</div><div><label><input type="checkbox">break</label></div></div><div><div>:408173F800C010 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 0E5</div><div><label><input type="checkbox">break</label></div></div><div><div>:E001721B0EC610 DIR DIR DIR --- K9:nop            [30E]</div><div>SFD:431           F= 0| [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 0E6</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0E7</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8008F50 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 0E8</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021C6E8400 DIR DIR DIR --- K9:nop            [46E]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0E9</div><div><label><input type="checkbox">break</label></div></div><div><div>:C40177900D822D uPC uPC DIR PSH K9:nop            [00D]</div><div>SFD:531           F= D| [8]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(F2)  R:Lv   K11:REG_WR(R)          H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 0EA</div><div><label><input type="checkbox">break</label></div></div><div><div>:E2017198C9C210 uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:431           F= 0| [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 0EB</div><div><label><input type="checkbox">break</label></div></div><div><div>:C4017590CD822D uPC uPC DIR PSH K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:531           F= D| [8]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(32)  R:Lv   K11:REG_WR(R)          H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 0EC</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0ED</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010280C48070 STK STK DIR POP K9:nop            [0C4]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=.   cM=.   cF=0     cL=(3)0    </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 0EE</div><div><label><input type="checkbox">break</label></div></div><div><div>:40016A18EAC010 DIR DIR DIR --- K9:nop            [0EA]</div><div>SFD:231           F= 0| Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 0EF</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010280248070 STK STK DIR POP K9:nop            [024]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=.   cM=.   cF=0     cL=0       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 0F0</div><div><label><input type="checkbox">break</label></div></div><div><div>:410073FF850000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:430       Q=  F= 0| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0F1</div><div><label><input type="checkbox">break</label></div></div><div><div>:407493F9D08070 uPC uPC uPC --- K9:nop            [1D0]</div><div>SFD:444 &gt;&gt;Q &gt;&gt;[E]=F= 0&amp; [0]    CIn=0    SIn:alu.s cV=.   cM=.   cF=.     cL=ALU.Q0  </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 0F2</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010190378000 uPC uPC DIR PSH K9:nop            [037] |8:CCR.L  </div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0F3</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010190378000 uPC uPC DIR PSH K9:nop            [037] |8:CCR.L  </div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0F4</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010190378000 uPC uPC DIR PSH K9:nop            [037] |8:CCR.L  </div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0F5</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010190378000 uPC uPC DIR PSH K9:nop            [037] |8:CCR.L  </div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0F6</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010218F88000 DIR DIR DIR --- K9:nop            [0F8]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0F7</div><div><label><input type="checkbox">break</label></div></div><div><div>:5A2412A1C48070 STK STK STK POP K9:nop            [1C4]</div><div>SFD:404 &gt;&gt;Q &gt;&gt;[4]=F= 0+ [4]    CIn=0!   SIn:alu.c cV=.   cM=.   cF=0     cL=ALU.Q0  </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 0F8</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF850000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0F9</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010190378000 uPC uPC DIR PSH K9:nop            [037] |8:CCR.L  </div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0FA</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010190378000 uPC uPC DIR PSH K9:nop            [037] |8:CCR.L  </div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0FB</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010190378000 uPC uPC DIR PSH K9:nop            [037] |8:CCR.L  </div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0FC</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198378000 uPC uPC DIR --- K9:nop            [037] |8:CCR.L  </div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0FD</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010218E78C00 DIR DIR DIR --- K9:nop            [0E7]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0FE</div><div><label><input type="checkbox">break</label></div></div><div><div>:41807218F18000 DIR DIR DIR --- K9:nop            [0F1]</div><div>SFD:430       Q=  F= 0| [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 0FF</div><div><label><input type="checkbox">break</label></div></div><div><div>:58A406A1C48070 STK STK STK POP K9:nop            [1C4]</div><div>SFD:104 &gt;&gt;Q &gt;&gt;[4]=F= [1]+ [4]  CIn=0!   SIn:alu.c cV=.   cM=.   cF=0     cL=ALU.Q0  </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 100</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F0008400 uPC uPC uPC PSH K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 101</div><div><label><input type="checkbox">break</label></div></div><div><div>:44CBC7FE334020 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:163       [9]=F= [9]^ [9]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 102</div><div><label><input type="checkbox">break</label></div></div><div><div>:4CC213FF7F7410 uPC uPC uPC --- K9:(7)IntCheck    [77F]</div><div>SFD:402 F=[9] [8]=   0+ [9]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:Result=F     E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 103</div><div><label><input type="checkbox">break</label></div></div><div><div>:E03B7FFC66186A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:733       [7]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:Lv|1 K11:                   H11:F=MapROM       E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 104</div><div><label><input type="checkbox">break</label></div></div><div><div>:838A7E59008461 DIR AHR AHR --- K9:nop            [100]</div><div>SFD:732 F=[7] [1]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:RD_START       E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 105</div><div><label><input type="checkbox">break</label></div></div><div><div>:4013FFF8F0802D uPC uPC uPC --- K9:nop            [0F0]</div><div>SFD:773       [2]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 106</div><div><label><input type="checkbox">break</label></div></div><div><div>:4100961AF0800B DIR DIR DIR --- K9:nop            [2F0]</div><div>SFD:540       Q=  F= D&amp; [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=R_H14      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 107</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FFF810802D uPC uPC uPC --- K9:nop            [010]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(EF)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 108</div><div><label><input type="checkbox">break</label></div></div><div><div>:4413721F928000 DIR DIR DIR --- K9:nop            [792]</div><div>SFD:433       [2]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 109</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001921905E010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 10A</div><div><label><input type="checkbox">break</label></div></div><div><div>:CA01161B09C011 DIR DIR DIR --- K9:nop            [309]</div><div>SFD:501           F= D+ [4]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 10B</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 10C</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 10D</div><div><label><input type="checkbox">break</label></div></div><div><div>:43BB17FF6E0F5A uPC uPC uPC --- K9:(6)MemFault    [76E]</div><div>SFD:503       [7]=F= D+ [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 10E</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E1D5C839A DIR DIR DIR --- K9:nop            [55C]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 10F</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 110</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 111</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 112</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 113</div><div><label><input type="checkbox">break</label></div></div><div><div>:4C01121FCA9C21 DIR DIR DIR --- K9:nop            [7CA]</div><div>SFD:401           F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:NibSwap        E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 114</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFFF804802D uPC uPC uPC --- K9:nop            [004]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(FB)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 115</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 116</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021B00F400 DIR DIR DIR --- K9:nop            [300]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 117</div><div><label><input type="checkbox">break</label></div></div><div><div>:40437FFC66000A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:733       [8]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 118</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F0F8000 DIR DIR DIR --- K9:nop            [70F]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 119</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102B8088070 STK STK STK --- K9:nop            [008]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=.   cM=.   cF=1     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 11A</div><div><label><input type="checkbox">break</label></div></div><div><div>:C201561B0AC011 DIR DIR DIR --- K9:nop            [30A]</div><div>SFD:521           F= D+~[4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 11B</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 11C</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021B05F400 DIR DIR DIR --- K9:nop            [305]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 11D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4881121B07C010 DIR DIR DIR --- K9:nop            [307]</div><div>SFD:401           F= 0+ [1]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 11E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4081321B07C010 DIR DIR DIR --- K9:nop            [307]</div><div>SFD:411           F=~0+ [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 11F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FFF804802D uPC uPC uPC --- K9:nop            [004]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(FB)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 120</div><div><label><input type="checkbox">break</label></div></div><div><div>:E001021B088000 DIR DIR DIR --- K9:nop            [308]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 121</div><div><label><input type="checkbox">break</label></div></div><div><div>:4089061B0CC010 DIR DIR DIR --- K9:nop            [30C]</div><div>SFD:101           F= [1]+ [1]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 122</div><div><label><input type="checkbox">break</label></div></div><div><div>:E00102B8258270 STK STK STK --- K9:nop            [025]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=Z   cM=S   cF=0     cL=0       </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 123</div><div><label><input type="checkbox">break</label></div></div><div><div>:4081F21B06C010 DIR DIR DIR --- K9:nop            [306]</div><div>SFD:471           F=~0^ [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 124</div><div><label><input type="checkbox">break</label></div></div><div><div>:408C721B0D8000 DIR DIR DIR --- K9:nop            [30D]</div><div>SFD:434 &gt;&gt;Q &gt;&gt;[1]=F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 125</div><div><label><input type="checkbox">break</label></div></div><div><div>:C081F2193BC010 DIR DIR DIR --- K9:nop            [13B]</div><div>SFD:471           F=~0^ [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 126</div><div><label><input type="checkbox">break</label></div></div><div><div>:4C4B121B0F8020 DIR DIR DIR --- K9:nop            [30F]</div><div>SFD:403       [9]=F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 127</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B7FFE36040A uPC uPC uPC --- K9:(6)MemFault    [636]</div><div>SFD:733       [3]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 128</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 129</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021917F400 DIR DIR DIR --- K9:nop            [117]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 12A</div><div><label><input type="checkbox">break</label></div></div><div><div>:E001921D218210 DIR DIR DIR --- K9:nop            [521]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 12B</div><div><label><input type="checkbox">break</label></div></div><div><div>:4093721B15E000 DIR DIR DIR --- K9:nop            [315]</div><div>SFD:433       [2]=F= 0| [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 12C</div><div><label><input type="checkbox">break</label></div></div><div><div>:4C4B13FE330020 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:403       [9]=F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 12D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021B05F400 DIR DIR DIR --- K9:nop            [305]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 12E</div><div><label><input type="checkbox">break</label></div></div><div><div>:C881121B09C010 DIR DIR DIR --- K9:nop            [309]</div><div>SFD:401           F= 0+ [1]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 12F</div><div><label><input type="checkbox">break</label></div></div><div><div>:C081321B0AC010 DIR DIR DIR --- K9:nop            [30A]</div><div>SFD:411           F=~0+ [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 130</div><div><label><input type="checkbox">break</label></div></div><div><div>:4C4B1219328020 DIR DIR DIR --- K9:nop            [132]</div><div>SFD:403       [9]=F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 131</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFFF804802D uPC uPC uPC --- K9:nop            [004]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(FB)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 132</div><div><label><input type="checkbox">break</label></div></div><div><div>:C001021B1AE000 DIR DIR DIR --- K9:nop            [31A]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 133</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0C2921B1E8010 DIR DIR DIR --- K9:nop            [31E]</div><div>SFD:442 F=[1] [8]=   0&amp; [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:Lv   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 134</div><div><label><input type="checkbox">break</label></div></div><div><div>:C8C20E1B1E8010 DIR DIR DIR --- K9:nop            [31E]</div><div>SFD:302 F=[1] [8]=   0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 135</div><div><label><input type="checkbox">break</label></div></div><div><div>:43B9061B1B8020 DIR DIR DIR --- K9:nop            [31B]</div><div>SFD:101           F= [7]+ [7]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 136</div><div><label><input type="checkbox">break</label></div></div><div><div>:43B9061B1C8020 DIR DIR DIR --- K9:nop            [31C]</div><div>SFD:101           F= [7]+ [7]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 137</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B7E1917800A DIR DIR DIR --- K9:nop            [117]</div><div>SFD:733       [3]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 138</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 139</div><div><label><input type="checkbox">break</label></div></div><div><div>:F0013E1BE5C611 DIR DIR DIR --- K9:nop            [3E5]</div><div>SFD:711           F=~D+ 0      CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=RDR        R:Lv|1 K11:REG_WR(R)          H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 13A</div><div><label><input type="checkbox">break</label></div></div><div><div>:C2013598C9C011 uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:511           F=~D+ [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 13B</div><div><label><input type="checkbox">break</label></div></div><div><div>:E001FE1B0EC611 DIR DIR DIR --- K9:nop            [30E]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv|1 K11:REG_WR(R)          H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 13C</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037E1B11E001 DIR DIR DIR --- K9:nop            [311]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 13D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001921905E010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 13E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4C4B13FE330020 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:403       [9]=F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 13F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021B00F400 DIR DIR DIR --- K9:nop            [300]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 140</div><div><label><input type="checkbox">break</label></div></div><div><div>:4081725320C010 DIR DIR AHR PSH K9:nop            [320]</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 141</div><div><label><input type="checkbox">break</label></div></div><div><div>:4C0113F8008020 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:401           F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 142</div><div><label><input type="checkbox">break</label></div></div><div><div>:E001025B208000 DIR DIR AHR --- K9:nop            [320]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 143</div><div><label><input type="checkbox">break</label></div></div><div><div>:CC0113F8008020 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:401           F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 144</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0137E5B308001 DIR DIR AHR --- K9:nop            [330]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 145</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 146</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021B3BF400 DIR DIR DIR --- K9:nop            [33B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 147</div><div><label><input type="checkbox">break</label></div></div><div><div>:42CB73FC227400 uPC uPC uPC --- K9:(2)RIR.0       [422]</div><div>SFD:433       [9]=F= 0| [5]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 148</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFC66001A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 149</div><div><label><input type="checkbox">break</label></div></div><div><div>:444B861AB38320 DIR DIR DIR --- K9:nop            [2B3]</div><div>SFD:143       [9]=F= [8]&amp; [9]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 14A</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0007E181C8001 DIR DIR DIR --- K9:nop            [01C]</div><div>SFD:730       Q=  F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 14B</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 14C</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021BA0F400 DIR DIR DIR --- K9:nop            [3A0]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 14D</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037E1AED8001 DIR DIR DIR --- K9:nop            [2ED]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 14E</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0137E1F1B8001 DIR DIR DIR --- K9:nop            [71B]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 14F</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102B8048070 STK STK STK --- K9:nop            [004]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=.   cM=.   cF=0     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 150</div><div><label><input type="checkbox">break</label></div></div><div><div>:403BFFF801806D uPC uPC uPC --- K9:nop            [001]</div><div>SFD:773       [7]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(FE)  R:RI   K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 151</div><div><label><input type="checkbox">break</label></div></div><div><div>:404393FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:443       [8]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 152</div><div><label><input type="checkbox">break</label></div></div><div><div>:4C1B125B30F400 DIR DIR AHR --- K9:nop            [330]</div><div>SFD:403       [3]=F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 153</div><div><label><input type="checkbox">break</label></div></div><div><div>:403BFF9811806D uPC uPC DIR --- K9:nop            [011]</div><div>SFD:773       [7]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(EE)  R:RI   K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 154</div><div><label><input type="checkbox">break</label></div></div><div><div>:4C1B13FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:403       [3]=F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 155</div><div><label><input type="checkbox">break</label></div></div><div><div>:4043925B30F400 DIR DIR AHR --- K9:nop            [330]</div><div>SFD:443       [8]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 156</div><div><label><input type="checkbox">break</label></div></div><div><div>:40177E1C21C009 DIR DIR DIR --- K9:nop            [421]</div><div>SFD:737     &lt;&lt;[2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=CCR_DSense R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 157</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFF8E001A uPC uPC uPC --- K9:(6)MemFault    [78E]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 158</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102B9028470 STK STK STK --- K9:nop            [102]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=R.V cM=R.M cF=Res.5 cL=R.L     </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 159</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010201998000 DIR DIR DIR POP K9:nop            [199]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 15A</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00B7E181C8071 DIR DIR DIR --- K9:nop            [01C]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0     cV=.   cM=.   cF=0     cL=.       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 15B</div><div><label><input type="checkbox">break</label></div></div><div><div>:403B7FFE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:733       [7]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 15C</div><div><label><input type="checkbox">break</label></div></div><div><div>:4043FFF8EEF40D uPC uPC uPC --- K9:nop            [0EE]</div><div>SFD:773       [8]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(11)  R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 15D</div><div><label><input type="checkbox">break</label></div></div><div><div>:402B7FFC661C2A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:733       [5]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:NibSwap        E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 15E</div><div><label><input type="checkbox">break</label></div></div><div><div>:442397FBC10020 uPC uPC uPC --- K9:(1)RIR.~0|4    [3C1]</div><div>SFD:543       [4]=F= D&amp; [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 15F</div><div><label><input type="checkbox">break</label></div></div><div><div>:E429A61CE98460 DIR DIR DIR --- K9:nop            [4E9]</div><div>SFD:151           F=~[8]&amp; [5]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:RD_START       E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 160</div><div><label><input type="checkbox">break</label></div></div><div><div>:441B73FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:433       [3]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 161</div><div><label><input type="checkbox">break</label></div></div><div><div>:4C43125B30F400 DIR DIR AHR --- K9:nop            [330]</div><div>SFD:403       [8]=F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 162</div><div><label><input type="checkbox">break</label></div></div><div><div>:4C1B13FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:403       [3]=F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 163</div><div><label><input type="checkbox">break</label></div></div><div><div>:41C3725B30F400 DIR DIR AHR --- K9:nop            [330]</div><div>SFD:433       [8]=F= 0| [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 164</div><div><label><input type="checkbox">break</label></div></div><div><div>:43BBB7F837806D uPC uPC uPC --- K9:nop            [037]</div><div>SFD:553       [7]=F=~D&amp; [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(C8)  R:RI   K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 165</div><div><label><input type="checkbox">break</label></div></div><div><div>:4C1B13FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:403       [3]=F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 166</div><div><label><input type="checkbox">break</label></div></div><div><div>:4043FE5B34F40D DIR DIR AHR --- K9:nop            [334]</div><div>SFD:773       [8]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(CB)  R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 167</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 168</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021CE68000 DIR DIR DIR --- K9:nop            [4E6]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 169</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010080C98000 STK STK DIR POP K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 16A</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0007E181C8001 DIR DIR DIR --- K9:nop            [01C]</div><div>SFD:730       Q=  F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 16B</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 16C</div><div><label><input type="checkbox">break</label></div></div><div><div>:4043FFF8EEF40D uPC uPC uPC --- K9:nop            [0EE]</div><div>SFD:773       [8]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(11)  R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 16D</div><div><label><input type="checkbox">break</label></div></div><div><div>:402B7FFC661C2A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:733       [5]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:NibSwap        E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 16E</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0237FFC920000 uPC uPC uPC --- K9:(2)RIR.0       [492]</div><div>SFD:733       [4]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 16F</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00B7FFAF90001 uPC uPC uPC --- K9:(1)RIR.~0|4    [2F9]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 170</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0137E1B128391 DIR DIR DIR --- K9:nop            [312]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv|1 K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 171</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFE330060 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 172</div><div><label><input type="checkbox">break</label></div></div><div><div>:402BFFF80FF40D uPC uPC uPC --- K9:nop            [00F]</div><div>SFD:773       [5]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F0)  R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 173</div><div><label><input type="checkbox">break</label></div></div><div><div>:42AB97FC665C1A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:543       [5]=F= D&amp; [5]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:NibSwap        E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 174</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B7FFF850020 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [9]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 175</div><div><label><input type="checkbox">break</label></div></div><div><div>:8001021D018000 DIR AHR DIR --- K9:nop            [501]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 176</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0010214ED8000 DIR DIR DIR PSH K9:nop            [4ED]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 177</div><div><label><input type="checkbox">break</label></div></div><div><div>:48430E15228000 DIR DIR DIR PSH K9:nop            [522]</div><div>SFD:303       [8]=F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 178</div><div><label><input type="checkbox">break</label></div></div><div><div>:4381721823C000 DIR DIR DIR --- K9:nop            [023]</div><div>SFD:431           F= 0| [7]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 179</div><div><label><input type="checkbox">break</label></div></div><div><div>:40039080C98000 STK STK DIR POP K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:443       [0]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 17A</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00B7E181C8071 DIR DIR DIR --- K9:nop            [01C]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0     cV=.   cM=.   cF=0     cL=.       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 17B</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102B8508070 STK STK STK --- K9:nop            [050]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=.   cM=.   cF=.     cL=~       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 17C</div><div><label><input type="checkbox">break</label></div></div><div><div>:433376B87F800D STK STK STK --- K9:nop            [07F]</div><div>SFD:533       [6]=F= D| [6]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(80)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 17D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4333B6B87F800D STK STK STK --- K9:nop            [07F]</div><div>SFD:553       [6]=F=~D&amp; [6]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(80)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 17E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FFF804802D uPC uPC uPC --- K9:nop            [004]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(FB)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 17F</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E1BCC8013 DIR DIR DIR --- K9:nop            [3CC]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 180</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFE330060 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 181</div><div><label><input type="checkbox">break</label></div></div><div><div>:402BFFF80FF40D uPC uPC uPC --- K9:nop            [00F]</div><div>SFD:773       [5]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F0)  R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 182</div><div><label><input type="checkbox">break</label></div></div><div><div>:42A397FC665C1A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:543       [4]=F= D&amp; [5]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:NibSwap        E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 183</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B7FFF850020 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [9]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 184</div><div><label><input type="checkbox">break</label></div></div><div><div>:A2AB32198A0000 DIR AHR DIR --- K9:(2)RIR.0       [18A]</div><div>SFD:413       [5]=F=~0+ [5]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 185</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102B8D08070 STK STK STK --- K9:nop            [0D0]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=.   cM=.   cF=.     cL=(3)0    </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 186</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 187</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 188</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 189</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102195B9C0A DIR DIR DIR --- K9:nop            [15B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:NibSwap        E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 18A</div><div><label><input type="checkbox">break</label></div></div><div><div>:42CB8600C4C420 DIR DIR DIR POP K9:nop            [0C4]</div><div>SFD:143       [9]=F= [5]&amp; [9]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:RIdx=F       E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 18B</div><div><label><input type="checkbox">break</label></div></div><div><div>:4301B7F840C00D uPC uPC uPC --- K9:nop            [040]</div><div>SFD:551           F=~D&amp; [6]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(BF)  R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 18C</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198CD8000 uPC uPC DIR --- K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 18D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4C81121905E010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:401           F= 0+ [9]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 18E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001921905E010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 18F</div><div><label><input type="checkbox">break</label></div></div><div><div>:8001025D008000 DIR AHR AHR --- K9:nop            [500]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 190</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 191</div><div><label><input type="checkbox">break</label></div></div><div><div>:402BFFF80FF40D uPC uPC uPC --- K9:nop            [00F]</div><div>SFD:773       [5]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F0)  R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 192</div><div><label><input type="checkbox">break</label></div></div><div><div>:42A3961C339C0A DIR DIR DIR --- K9:nop            [433]</div><div>SFD:543       [4]=F= D&amp; [5]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:NibSwap        E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 193</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFFF80A802D uPC uPC uPC --- K9:nop            [00A]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F5)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 194</div><div><label><input type="checkbox">break</label></div></div><div><div>:E001021A3C8000 DIR DIR DIR --- K9:nop            [23C]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 195</div><div><label><input type="checkbox">break</label></div></div><div><div>:44237211DF8000 DIR DIR DIR PSH K9:nop            [1DF]</div><div>SFD:433       [4]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 196</div><div><label><input type="checkbox">break</label></div></div><div><div>:00010211098000 DIR AHR DIR PSH K9:nop            [109]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 197</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001F7F8F0801D uPC uPC uPC --- K9:nop            [0F0]</div><div>SFD:571           F=~D^ [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(0F)  R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 198</div><div><label><input type="checkbox">break</label></div></div><div><div>:40016A19058210 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:231           F= 0| Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 199</div><div><label><input type="checkbox">break</label></div></div><div><div>:44237215698000 DIR DIR DIR PSH K9:nop            [569]</div><div>SFD:433       [4]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 19A</div><div><label><input type="checkbox">break</label></div></div><div><div>:41CB167E7F805D DIR DIR uPC --- K9:nop            [67F]</div><div>SFD:503       [9]=F= D+ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(80)  R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 19B</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8088070 uPC uPC uPC --- K9:nop            [008]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=.   cM=.   cF=1     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 19C</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFE1DEE802D DIR DIR DIR --- K9:nop            [5EE]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(11)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 19D</div><div><label><input type="checkbox">break</label></div></div><div><div>:40736A1DBC8000 DIR DIR DIR --- K9:nop            [5BC]</div><div>SFD:233       [E]=F= 0| Q      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 19E</div><div><label><input type="checkbox">break</label></div></div><div><div>:44237198CD8000 uPC uPC DIR --- K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:433       [4]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 19F</div><div><label><input type="checkbox">break</label></div></div><div><div>:40016A1DA08390 DIR DIR DIR --- K9:nop            [5A0]</div><div>SFD:231           F= 0| Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 1A0</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003FFF8F0800D uPC uPC uPC --- K9:nop            [0F0]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1A1</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1A2</div><div><label><input type="checkbox">break</label></div></div><div><div>:4000FFF8C0F40D uPC uPC uPC --- K9:nop            [0C0]</div><div>SFD:770       Q=  F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(3F)  R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 1A3</div><div><label><input type="checkbox">break</label></div></div><div><div>:40019BFF85006A uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:641           F= D&amp; Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 1A4</div><div><label><input type="checkbox">break</label></div></div><div><div>:40237FFC66000A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:733       [4]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1A5</div><div><label><input type="checkbox">break</label></div></div><div><div>:0201861F0BC060 DIR AHR DIR --- K9:nop            [70B]</div><div>SFD:141           F= [4]&amp; [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:SEQ_RE       E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 1A6</div><div><label><input type="checkbox">break</label></div></div><div><div>:400172184B8390 DIR DIR DIR --- K9:nop            [04B]</div><div>SFD:431           F= 0| [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 1A7</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102A0008000 STK STK STK POP K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1A8</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B2FFDCC4000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [5CC]</div><div>SFD:313       [3]=F=~0+ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 1A9</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198CAE000 uPC uPC DIR --- K9:nop            [0CA] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 1AA</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021DB89400 DIR DIR DIR --- K9:nop            [5B8]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1AB</div><div><label><input type="checkbox">break</label></div></div><div><div>:0281721E00C000 DIR AHR DIR --- K9:nop            [600]</div><div>SFD:431           F= 0| [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 1AC</div><div><label><input type="checkbox">break</label></div></div><div><div>:47DB7219AE8F50 DIR DIR DIR --- K9:nop            [1AE]</div><div>SFD:433       [B]=F= 0| [F]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 1AD</div><div><label><input type="checkbox">break</label></div></div><div><div>:42ABE598C68000 uPC uPC DIR --- K9:nop            [0C6] |1:ALUF.S</div><div>SFD:173       [5]=F=~[5]^ [5]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1AE</div><div><label><input type="checkbox">break</label></div></div><div><div>:4753F6A0F0800D STK STK STK POP K9:nop            [0F0]</div><div>SFD:573       [A]=F=~D^ [E]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1AF</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102B8308070 STK STK STK --- K9:nop            [030]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=.   cM=.   cF=.     cL=0       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 1B0</div><div><label><input type="checkbox">break</label></div></div><div><div>:44CBC7FE330020 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:163       [9]=F= [9]^ [9]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 1B1</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003FFF8C0F40D uPC uPC uPC --- K9:nop            [0C0]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(3F)  R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 1B2</div><div><label><input type="checkbox">break</label></div></div><div><div>:400197FC66006A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:541           F= D&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 1B3</div><div><label><input type="checkbox">break</label></div></div><div><div>:40237FFF85000A uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [4]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1B4</div><div><label><input type="checkbox">break</label></div></div><div><div>:C003FFF8F0800D uPC uPC uPC --- K9:nop            [0F0]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1B5</div><div><label><input type="checkbox">break</label></div></div><div><div>:A2427E1F098061 DIR AHR DIR --- K9:nop            [709]</div><div>SFD:732 F=[4] [8]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv|1 K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 1B6</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1B7</div><div><label><input type="checkbox">break</label></div></div><div><div>:4C4307FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:103       [8]=F= [8]+ [8]  CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1B8</div><div><label><input type="checkbox">break</label></div></div><div><div>:40137FF80FF40D uPC uPC uPC --- K9:nop            [00F]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F0)  R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 1B9</div><div><label><input type="checkbox">break</label></div></div><div><div>:4C01121E878020 DIR DIR DIR --- K9:nop            [687]</div><div>SFD:401           F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 1BA</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003E5983B8000 uPC uPC DIR --- K9:nop            [03B] |4:INT_ENA</div><div>SFD:173       [0]=F=~[0]^ [0]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1BB</div><div><label><input type="checkbox">break</label></div></div><div><div>:4113C61C308000 DIR DIR DIR --- K9:nop            [430]</div><div>SFD:163       [2]=F= [2]^ [2]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1BC</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1BD</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B9219C0F400 DIR DIR DIR --- K9:nop            [1C0]</div><div>SFD:443       [3]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 1BE</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F4EE000 DIR DIR DIR --- K9:nop            [74E]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 1BF</div><div><label><input type="checkbox">break</label></div></div><div><div>:4113E61C308000 DIR DIR DIR --- K9:nop            [430]</div><div>SFD:173       [2]=F=~[2]^ [2]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1C0</div><div><label><input type="checkbox">break</label></div></div><div><div>:40137FFC66002A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 1C1</div><div><label><input type="checkbox">break</label></div></div><div><div>:49011219E48020 DIR DIR DIR --- K9:nop            [1E4]</div><div>SFD:401           F= 0+ [2]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 1C2</div><div><label><input type="checkbox">break</label></div></div><div><div>:408A1619F78C4D DIR DIR DIR --- K9:nop            [1F7]</div><div>SFD:502 F=[1] [1]=   D+ [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(08)  R:RI   K11:                   H11:WorkAddr_LDH   E6:PTA=F        E7:           </div></div></div><div class="regs"><div><div>μOp 1C3</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FE182E802D DIR DIR DIR --- K9:nop            [02E]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(D1)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 1C4</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102168E8000 DIR DIR DIR PSH K9:nop            [68E]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1C5</div><div><label><input type="checkbox">break</label></div></div><div><div>:4000FFF802800D uPC uPC uPC --- K9:nop            [002]</div><div>SFD:770       Q=  F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(FD)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1C6</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010218078000 DIR DIR DIR --- K9:nop            [007]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1C7</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8908070 uPC uPC uPC --- K9:nop            [090]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=.   cM=.   cF=.     cL=C       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 1C8</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010080378000 STK STK DIR POP K9:nop            [037] |8:CCR.L  </div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1C9</div><div><label><input type="checkbox">break</label></div></div><div><div>:40090198CD8500 uPC uPC DIR --- K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysCtl:P2.3=1      H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1CA</div><div><label><input type="checkbox">break</label></div></div><div><div>:4069021E3E8100 DIR DIR DIR --- K9:nop            [63E]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysCtl:FP.ABT=1    H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1CB</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198CD8500 uPC uPC DIR --- K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysCtl:P2.3=0      H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1CC</div><div><label><input type="checkbox">break</label></div></div><div><div>:C773F6A0F0800D STK STK STK POP K9:nop            [0F0]</div><div>SFD:573       [E]=F=~D^ [E]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1CD</div><div><label><input type="checkbox">break</label></div></div><div><div>:40190219018100 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysCtl:P2.4=1      H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1CE</div><div><label><input type="checkbox">break</label></div></div><div><div>:44027E79F7802D DIR DIR uPC --- K9:nop            [1F7]</div><div>SFD:732 F=[8] [0]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(08)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 1CF</div><div><label><input type="checkbox">break</label></div></div><div><div>:40110219018100 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysCtl:P2.4=0      H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1D0</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021C418400 DIR DIR DIR --- K9:nop            [441]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1D1</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003FFF8F0800D uPC uPC uPC --- K9:nop            [0F0]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1D2</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FFF806802D uPC uPC uPC --- K9:nop            [006]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(F9)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 1D3</div><div><label><input type="checkbox">break</label></div></div><div><div>:E001D618A08212 DIR DIR DIR --- K9:nop            [0A0]</div><div>SFD:561           F= D^ [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_H       R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 1D4</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003FE7F0E840D DIR DIR uPC --- K9:nop            [70E]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F1)  R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1D5</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E19D78011 DIR DIR DIR --- K9:nop            [1D7]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 1D6</div><div><label><input type="checkbox">break</label></div></div><div><div>:4031021E688180 DIR DIR DIR --- K9:nop            [668]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=0   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1D7</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0017219DA8610 DIR DIR DIR --- K9:nop            [1DA]</div><div>SFD:431           F= 0| [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:RD_START       E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 1D8</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021CD08400 DIR DIR DIR --- K9:nop            [4D0]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1D9</div><div><label><input type="checkbox">break</label></div></div><div><div>:422332A090C070 STK STK STK POP K9:nop            [090]</div><div>SFD:413       [4]=F=~0+ [4]    CIn=0    SIn:0     cV=.   cM=.   cF=.     cL=C       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 1DA</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0010219018200 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1DB</div><div><label><input type="checkbox">break</label></div></div><div><div>:422332A088C070 STK STK STK POP K9:nop            [088]</div><div>SFD:413       [4]=F=~0+ [4]    CIn=0    SIn:0     cV=.   cM=.   cF=1     cL=C       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 1DC</div><div><label><input type="checkbox">break</label></div></div><div><div>:40137FFF850003 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1DD</div><div><label><input type="checkbox">break</label></div></div><div><div>:400BF61C528002 DIR DIR DIR --- K9:nop            [452]</div><div>SFD:573       [1]=F=~D^ [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_H       R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1DE</div><div><label><input type="checkbox">break</label></div></div><div><div>:44027E79FB802D DIR DIR uPC --- K9:nop            [1FB]</div><div>SFD:732 F=[8] [0]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(04)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 1DF</div><div><label><input type="checkbox">break</label></div></div><div><div>:40009218108400 DIR DIR DIR --- K9:nop            [010]</div><div>SFD:440       Q=  F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1E0</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C18000 uPC uPC DIR --- K9:nop            [0C1] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1E1</div><div><label><input type="checkbox">break</label></div></div><div><div>:419B33FF854000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:413       [3]=F=~0+ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 1E2</div><div><label><input type="checkbox">break</label></div></div><div><div>:5223339800C000 uPC uPC DIR --- K9:nop            [000]</div><div>SFD:413       [4]=F=~0+ [4]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 1E3</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102A0008000 STK STK STK POP K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1E4</div><div><label><input type="checkbox">break</label></div></div><div><div>:41827E19D58021 DIR DIR DIR --- K9:nop            [1D5]</div><div>SFD:732 F=[3] [0]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 1E5</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8088070 uPC uPC uPC --- K9:nop            [008]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=.   cM=.   cF=1     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 1E6</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103980B8000 uPC uPC DIR --- K9:nop            [00B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1E7</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198CA8000 uPC uPC DIR --- K9:nop            [0CA] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1E8</div><div><label><input type="checkbox">break</label></div></div><div><div>:4281D7FF854001 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:561           F= D^ [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 1E9</div><div><label><input type="checkbox">break</label></div></div><div><div>:40232D98C5C000 uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:313       [4]=F=~0+ [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 1EA</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021EEC8000 DIR DIR DIR --- K9:nop            [6EC]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1EB</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFE1DEE802D DIR DIR DIR --- K9:nop            [5EE]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(11)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 1EC</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FFF810802D uPC uPC uPC --- K9:nop            [010]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(EF)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 1ED</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010218B18200 DIR DIR DIR --- K9:nop            [0B1]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1EE</div><div><label><input type="checkbox">break</label></div></div><div><div>:44027E79FD802D DIR DIR uPC --- K9:nop            [1FD]</div><div>SFD:732 F=[8] [0]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(02)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 1EF</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219719C0A DIR DIR DIR --- K9:nop            [171]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:NibSwap        E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1F0</div><div><label><input type="checkbox">break</label></div></div><div><div>:40232FFDCC4000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [5CC]</div><div>SFD:313       [4]=F=~0+ [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 1F1</div><div><label><input type="checkbox">break</label></div></div><div><div>:4CCB1198C2F420 uPC uPC DIR --- K9:nop            [0C2] |1:ALUF.S</div><div>SFD:403       [9]=F= 0+ [9]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:RIdx=F       E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 1F2</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219F48000 DIR DIR DIR --- K9:nop            [1F4]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1F3</div><div><label><input type="checkbox">break</label></div></div><div><div>:40396AA000C180 STK STK STK POP K9:nop            [000]</div><div>SFD:231           F= 0| Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=1   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 1F4</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7FFF850011 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 1F5</div><div><label><input type="checkbox">break</label></div></div><div><div>:4081721D7A8380 DIR DIR DIR --- K9:nop            [57A]</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1F6</div><div><label><input type="checkbox">break</label></div></div><div><div>:4181721F4E8040 DIR DIR DIR --- K9:nop            [74E]</div><div>SFD:431           F= 0| [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:PTA=F        E7:           </div></div></div><div class="regs"><div><div>μOp 1F7</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001721D4C8010 DIR DIR DIR --- K9:nop            [54C]</div><div>SFD:431           F= 0| [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 1F8</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219809C0A DIR DIR DIR --- K9:nop            [180]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:NibSwap        E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1F9</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037F983F800D uPC uPC DIR --- K9:nop            [03F]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(C0)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 1FA</div><div><label><input type="checkbox">break</label></div></div><div><div>:43827F98BF802D uPC uPC DIR --- K9:nop            [0BF]</div><div>SFD:732 F=[7] [0]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(40)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 1FB</div><div><label><input type="checkbox">break</label></div></div><div><div>:43827F987F802D uPC uPC DIR --- K9:nop            [07F]</div><div>SFD:732 F=[7] [0]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(80)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 1FC</div><div><label><input type="checkbox">break</label></div></div><div><div>:43827F98DF802D uPC uPC DIR --- K9:nop            [0DF]</div><div>SFD:732 F=[7] [0]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(20)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 1FD</div><div><label><input type="checkbox">break</label></div></div><div><div>:43827F98EF802D uPC uPC DIR --- K9:nop            [0EF]</div><div>SFD:732 F=[7] [0]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(10)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 1FE</div><div><label><input type="checkbox">break</label></div></div><div><div>:44027E79FE802D DIR DIR uPC --- K9:nop            [1FE]</div><div>SFD:732 F=[8] [0]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(01)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 1FF</div><div><label><input type="checkbox">break</label></div></div><div><div>:4013FE7C320009 DIR DIR uPC --- K9:(2)RIR.0       [432]</div><div>SFD:773       [2]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=CCR_DSense R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 200</div><div><label><input type="checkbox">break</label></div></div><div><div>:C18117F800C411 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:501           F= D+ [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 201</div><div><label><input type="checkbox">break</label></div></div><div><div>:F101161BC0C211 DIR DIR DIR --- K9:nop            [3C0]</div><div>SFD:501           F= D+ [2]    CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=RDR        R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 202</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003E61B608000 DIR DIR DIR --- K9:nop            [360]</div><div>SFD:173       [0]=F=~[0]^ [0]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 203</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF850F50 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 204</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021C4C8400 DIR DIR DIR --- K9:nop            [44C]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 205</div><div><label><input type="checkbox">break</label></div></div><div><div>:C02B7FFC820011 uPC uPC uPC --- K9:(2)RIR.0       [482]</div><div>SFD:733       [5]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 206</div><div><label><input type="checkbox">break</label></div></div><div><div>:40237E1A368311 DIR DIR DIR --- K9:nop            [236]</div><div>SFD:733       [4]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 207</div><div><label><input type="checkbox">break</label></div></div><div><div>:480153FF3E4000 uPC uPC uPC --- K9:(6)MemFault    [73E]</div><div>SFD:421           F= 0+~[0]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 208</div><div><label><input type="checkbox">break</label></div></div><div><div>:50AB061A38C000 DIR DIR DIR --- K9:nop            [238]</div><div>SFD:103       [5]=F= [1]+ [5]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 209</div><div><label><input type="checkbox">break</label></div></div><div><div>:4281721A248390 DIR DIR DIR --- K9:nop            [224]</div><div>SFD:431           F= 0| [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 20A</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A0B17F806400A uPC uPC uPC --- K9:(6)MemFault    [006]</div><div>SFD:503       [1]=F= D+ [4]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 20B</div><div><label><input type="checkbox">break</label></div></div><div><div>:50820E1AD9C390 DIR DIR DIR --- K9:nop            [2D9]</div><div>SFD:302 F=[1] [0]=   0+ [0]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 20C</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0037FF8008202 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_H       R:Lv|1 K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 20D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001D7F80F801D uPC uPC uPC --- K9:nop            [00F]</div><div>SFD:561           F= D^ [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(F0)  R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 20E</div><div><label><input type="checkbox">break</label></div></div><div><div>:C30573F800E200 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:435     &gt;&gt;[0]=F= 0| [6]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 20F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4005721A6B8000 DIR DIR DIR --- K9:nop            [26B]</div><div>SFD:435     &gt;&gt;[0]=F= 0| [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 210</div><div><label><input type="checkbox">break</label></div></div><div><div>:C98137F800C411 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:511           F=~D+ [3]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 211</div><div><label><input type="checkbox">break</label></div></div><div><div>:F101361BC0C211 DIR DIR DIR --- K9:nop            [3C0]</div><div>SFD:511           F=~D+ [2]    CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=RDR        R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 212</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003C61B608000 DIR DIR DIR --- K9:nop            [360]</div><div>SFD:163       [0]=F= [0]^ [0]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 213</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF850F50 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 214</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FE1DC58399 DIR DIR DIR --- K9:nop            [5C5]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=CCR_DSense R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 215</div><div><label><input type="checkbox">break</label></div></div><div><div>:C02B7FFC820011 uPC uPC uPC --- K9:(2)RIR.0       [482]</div><div>SFD:733       [5]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 216</div><div><label><input type="checkbox">break</label></div></div><div><div>:40237E1AC48311 DIR DIR DIR --- K9:nop            [2C4]</div><div>SFD:733       [4]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 217</div><div><label><input type="checkbox">break</label></div></div><div><div>:480153FF3E4000 uPC uPC uPC --- K9:(6)MemFault    [73E]</div><div>SFD:421           F= 0+~[0]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 218</div><div><label><input type="checkbox">break</label></div></div><div><div>:50AB261A38C000 DIR DIR DIR --- K9:nop            [238]</div><div>SFD:113       [5]=F=~[1]+ [5]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 219</div><div><label><input type="checkbox">break</label></div></div><div><div>:4281721A248390 DIR DIR DIR --- K9:nop            [224]</div><div>SFD:431           F= 0| [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 21A</div><div><label><input type="checkbox">break</label></div></div><div><div>:420B57F806C00A uPC uPC uPC --- K9:nop            [006]</div><div>SFD:523       [1]=F= D+~[4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 21B</div><div><label><input type="checkbox">break</label></div></div><div><div>:50822E1AD9C390 DIR DIR DIR --- K9:nop            [2D9]</div><div>SFD:312 F=[1] [0]=  ~0+ [0]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 21C</div><div><label><input type="checkbox">break</label></div></div><div><div>:C4CB07FE3B0220 uPC uPC uPC --- K9:(3)Ad=IO/REG   [63B]</div><div>SFD:103       [9]=F= [9]+ [9]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 21D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021A2CF400 DIR DIR DIR --- K9:nop            [22C]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 21E</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F9D60000 uPC uPC uPC --- K9:(6)MemFault    [1D6]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 21F</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0017E1A2F8C1A DIR DIR DIR --- K9:nop            [22F]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:Lv|1 K11:                   H11:WorkAddr_LDH   E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 220</div><div><label><input type="checkbox">break</label></div></div><div><div>:C18197F800C411 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:541           F= D&amp; [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 221</div><div><label><input type="checkbox">break</label></div></div><div><div>:E101961B0EC211 DIR DIR DIR --- K9:nop            [30E]</div><div>SFD:541           F= D&amp; [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 222</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003C61B608000 DIR DIR DIR --- K9:nop            [360]</div><div>SFD:163       [0]=F= [0]^ [0]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 223</div><div><label><input type="checkbox">break</label></div></div><div><div>:C001021AB48F50 DIR DIR DIR --- K9:nop            [2B4]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 224</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021BAF8800 DIR DIR DIR --- K9:nop            [3AF]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 225</div><div><label><input type="checkbox">break</label></div></div><div><div>:C9AB57FC824011 uPC uPC uPC --- K9:(2)RIR.0       [482]</div><div>SFD:523       [5]=F= D+~[3]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 226</div><div><label><input type="checkbox">break</label></div></div><div><div>:50035E1A438301 DIR DIR DIR --- K9:nop            [243]</div><div>SFD:723       [0]=F= D+~0      CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:WA_LD              H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 227</div><div><label><input type="checkbox">break</label></div></div><div><div>:480153FF3E4000 uPC uPC uPC --- K9:(6)MemFault    [73E]</div><div>SFD:421           F= 0+~[0]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 228</div><div><label><input type="checkbox">break</label></div></div><div><div>:50AB261A38C000 DIR DIR DIR --- K9:nop            [238]</div><div>SFD:113       [5]=F=~[1]+ [5]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 229</div><div><label><input type="checkbox">break</label></div></div><div><div>:4443321BB1D400 DIR DIR DIR --- K9:nop            [3B1]</div><div>SFD:413       [8]=F=~0+ [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 22A</div><div><label><input type="checkbox">break</label></div></div><div><div>:420173F82583F0 uPC uPC uPC --- K9:nop            [025]</div><div>SFD:431           F= 0| [4]    CIn=0    SIn:alu.s cV=Z   cM=S   cF=0     cL=0       </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 22B</div><div><label><input type="checkbox">break</label></div></div><div><div>:420292A0008810 STK STK STK POP K9:nop            [000]</div><div>SFD:442 F=[4] [0]=   0&amp; [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 22C</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0017FFFAE041A uPC uPC uPC --- K9:(6)MemFault    [7AE]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:Lv   K11:                   H11:RD_START       E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 22D</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0017FFE3B0211 uPC uPC uPC --- K9:(3)Ad=IO/REG   [63B]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 22E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021A1EF400 DIR DIR DIR --- K9:nop            [21E]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 22F</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0017E1C678211 DIR DIR DIR --- K9:nop            [467]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 230</div><div><label><input type="checkbox">break</label></div></div><div><div>:C18177F800C411 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:531           F= D| [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 231</div><div><label><input type="checkbox">break</label></div></div><div><div>:E101761B0EC211 DIR DIR DIR --- K9:nop            [30E]</div><div>SFD:531           F= D| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 232</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003E61B608000 DIR DIR DIR --- K9:nop            [360]</div><div>SFD:173       [0]=F=~[0]^ [0]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 233</div><div><label><input type="checkbox">break</label></div></div><div><div>:401BFFF8F0800D uPC uPC uPC --- K9:nop            [0F0]</div><div>SFD:773       [3]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 234</div><div><label><input type="checkbox">break</label></div></div><div><div>:4183D61B808002 DIR DIR DIR --- K9:nop            [380]</div><div>SFD:563       [0]=F= D^ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_H       R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 235</div><div><label><input type="checkbox">break</label></div></div><div><div>:40019219058010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 236</div><div><label><input type="checkbox">break</label></div></div><div><div>:044B721A038C20 DIR AHR DIR --- K9:nop            [203]</div><div>SFD:433       [9]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 237</div><div><label><input type="checkbox">break</label></div></div><div><div>:40AB13FF3E4000 uPC uPC uPC --- K9:(6)MemFault    [73E]</div><div>SFD:403       [5]=F= 0+ [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 238</div><div><label><input type="checkbox">break</label></div></div><div><div>:42BB66A0988070 STK STK STK POP K9:nop            [098]</div><div>SFD:133       [7]=F= [5]| [7]  CIn=0    SIn:0     cV=.   cM=.   cF=alu.o cL=C       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 239</div><div><label><input type="checkbox">break</label></div></div><div><div>:4281721A248390 DIR DIR DIR --- K9:nop            [224]</div><div>SFD:431           F= 0| [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 23A</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8060000 uPC uPC uPC --- K9:(6)MemFault    [006]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 23B</div><div><label><input type="checkbox">break</label></div></div><div><div>:420B3598CDC39A uPC uPC DIR --- K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:513       [1]=F=~D+ [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 23C</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00B7E1A3E8011 DIR DIR DIR --- K9:nop            [23E]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 23D</div><div><label><input type="checkbox">break</label></div></div><div><div>:5003521AB9C800 DIR DIR DIR --- K9:nop            [2B9]</div><div>SFD:423       [0]=F= 0+~[0]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 23E</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037E1A7BE311 DIR DIR DIR --- K9:nop            [27B]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:WA_LD              H11:               E6:Result=F     E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 23F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003F21AA9C800 DIR DIR DIR --- K9:nop            [2A9]</div><div>SFD:473       [0]=F=~0^ [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 240</div><div><label><input type="checkbox">break</label></div></div><div><div>:C181D7F800C411 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:561           F= D^ [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 241</div><div><label><input type="checkbox">break</label></div></div><div><div>:E101D61B0EC211 DIR DIR DIR --- K9:nop            [30E]</div><div>SFD:561           F= D^ [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 242</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003C61B608000 DIR DIR DIR --- K9:nop            [360]</div><div>SFD:163       [0]=F= [0]^ [0]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 243</div><div><label><input type="checkbox">break</label></div></div><div><div>:E02373F8008210 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:433       [4]=F= 0| [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 244</div><div><label><input type="checkbox">break</label></div></div><div><div>:844B721A038E20 DIR AHR DIR --- K9:nop            [203]</div><div>SFD:433       [9]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:WorkAddr_LDH   E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 245</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0017FFC820011 uPC uPC uPC --- K9:(2)RIR.0       [482]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 246</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E1B498311 DIR DIR DIR --- K9:nop            [349]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 247</div><div><label><input type="checkbox">break</label></div></div><div><div>:480153FF3E4000 uPC uPC uPC --- K9:(6)MemFault    [73E]</div><div>SFD:421           F= 0+~[0]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 248</div><div><label><input type="checkbox">break</label></div></div><div><div>:50AB521A38C000 DIR DIR DIR --- K9:nop            [238]</div><div>SFD:423       [5]=F= 0+~[1]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 249</div><div><label><input type="checkbox">break</label></div></div><div><div>:4281721A248390 DIR DIR DIR --- K9:nop            [224]</div><div>SFD:431           F= 0| [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 24A</div><div><label><input type="checkbox">break</label></div></div><div><div>:40007E1C0B800A DIR DIR DIR --- K9:nop            [40B]</div><div>SFD:730       Q=  F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 24B</div><div><label><input type="checkbox">break</label></div></div><div><div>:402B7FFC661C0A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:733       [5]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:NibSwap        E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 24C</div><div><label><input type="checkbox">break</label></div></div><div><div>:428117F8F9C00D uPC uPC uPC --- K9:nop            [0F9]</div><div>SFD:501           F= D+ [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(06)  R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 24D</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B7D98DE8060 uPC uPC DIR --- K9:nop            [0DE] |1:ALUF.H</div><div>SFD:733       [9]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 24E</div><div><label><input type="checkbox">break</label></div></div><div><div>:04817218048020 DIR AHR DIR --- K9:nop            [004]</div><div>SFD:431           F= 0| [9]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 24F</div><div><label><input type="checkbox">break</label></div></div><div><div>:40019219058010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 250</div><div><label><input type="checkbox">break</label></div></div><div><div>:418173F800C410 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:431           F= 0| [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 251</div><div><label><input type="checkbox">break</label></div></div><div><div>:E101721B0EC210 DIR DIR DIR --- K9:nop            [30E]</div><div>SFD:431           F= 0| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 252</div><div><label><input type="checkbox">break</label></div></div><div><div>:43817214EE8010 DIR DIR DIR PSH K9:nop            [4EE]</div><div>SFD:431           F= 0| [7]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 253</div><div><label><input type="checkbox">break</label></div></div><div><div>:4333B7F8F7800D uPC uPC uPC --- K9:nop            [0F7]</div><div>SFD:553       [6]=F=~D&amp; [6]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(08)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 254</div><div><label><input type="checkbox">break</label></div></div><div><div>:444B367990800D DIR DIR uPC --- K9:nop            [190]</div><div>SFD:513       [9]=F=~D+ [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(6F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 255</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00B7FFC820011 uPC uPC uPC --- K9:(2)RIR.0       [482]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 256</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037E1B4C8311 DIR DIR DIR --- K9:nop            [34C]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 257</div><div><label><input type="checkbox">break</label></div></div><div><div>:418003FF854000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:000       Q=  F= [3]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 258</div><div><label><input type="checkbox">break</label></div></div><div><div>:5123061AE88000 DIR DIR DIR --- K9:nop            [2E8]</div><div>SFD:103       [4]=F= [2]+ [4]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 259</div><div><label><input type="checkbox">break</label></div></div><div><div>:498022107BC000 DIR DIR DIR PSH K9:nop            [07B]</div><div>SFD:010       Q=  F=~[3]+ Q    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 25A</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7E7C04807A DIR DIR uPC --- K9:nop            [404]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0     cV=.   cM=.   cF=0     cL=.       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 25B</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00103FF856F50 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 25C</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0017E1F388411 DIR DIR DIR --- K9:nop            [738]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv|1 K11:                   H11:RD_START       E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 25D</div><div><label><input type="checkbox">break</label></div></div><div><div>:44C373FE3B0300 uPC uPC uPC --- K9:(3)Ad=IO/REG   [63B]</div><div>SFD:433       [8]=F= 0| [9]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 25E</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010218A6F400 DIR DIR DIR --- K9:nop            [0A6]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 25F</div><div><label><input type="checkbox">break</label></div></div><div><div>:488B07FF854000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:103       [1]=F= [1]+ [1]  CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 260</div><div><label><input type="checkbox">break</label></div></div><div><div>:500306A000C000 STK STK STK POP K9:nop            [000]</div><div>SFD:103       [0]=F= [0]+ [0]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 261</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00102B8198270 STK STK STK --- K9:nop            [019]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=Z   cM=S   cF=alu.o cL=.       </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 262</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021A528000 DIR DIR DIR --- K9:nop            [252]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 263</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021A948F50 DIR DIR DIR --- K9:nop            [294]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 264</div><div><label><input type="checkbox">break</label></div></div><div><div>:012B721A078000 DIR AHR DIR --- K9:nop            [207]</div><div>SFD:433       [5]=F= 0| [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 265</div><div><label><input type="checkbox">break</label></div></div><div><div>:C001561B3EC011 DIR DIR DIR --- K9:nop            [33E]</div><div>SFD:521           F= D+~[0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 266</div><div><label><input type="checkbox">break</label></div></div><div><div>:44A22FFE3B4020 uPC uPC uPC --- K9:(3)Ad=IO/REG   [63B]</div><div>SFD:312 F=[9] [4]=  ~0+ [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 267</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 268</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FF9D6001A uPC uPC uPC --- K9:(6)MemFault    [1D6]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 269</div><div><label><input type="checkbox">break</label></div></div><div><div>:C84B0D98CE8200 uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:303       [9]=F= 0+ [9]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 26A</div><div><label><input type="checkbox">break</label></div></div><div><div>:40007E1C0B800A DIR DIR DIR --- K9:nop            [40B]</div><div>SFD:730       Q=  F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 26B</div><div><label><input type="checkbox">break</label></div></div><div><div>:400573FF850000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:435     &gt;&gt;[0]=F= 0| [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 26C</div><div><label><input type="checkbox">break</label></div></div><div><div>:4005B7F81E800D uPC uPC uPC --- K9:nop            [01E]</div><div>SFD:555     &gt;&gt;[0]=F=~D&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(E1)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 26D</div><div><label><input type="checkbox">break</label></div></div><div><div>:44C9061A788020 DIR DIR DIR --- K9:nop            [278]</div><div>SFD:101           F= [9]+ [9]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 26E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021A668400 DIR DIR DIR --- K9:nop            [266]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 26F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003FE7AAA802D DIR DIR uPC --- K9:nop            [2AA]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(55)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 270</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00B7FFF850001 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 271</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037E1C778001 DIR DIR DIR --- K9:nop            [477]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 272</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021A528000 DIR DIR DIR --- K9:nop            [252]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 273</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219008050 DIR DIR DIR --- K9:nop            [100]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 274</div><div><label><input type="checkbox">break</label></div></div><div><div>:4000921B718400 DIR DIR DIR --- K9:nop            [371]</div><div>SFD:440       Q=  F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 275</div><div><label><input type="checkbox">break</label></div></div><div><div>:40019219058010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 276</div><div><label><input type="checkbox">break</label></div></div><div><div>:40AA2FFF854010 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:312 F=[1] [5]=  ~0+ [5]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 277</div><div><label><input type="checkbox">break</label></div></div><div><div>:42010198CEC000 uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:001           F= [4]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 278</div><div><label><input type="checkbox">break</label></div></div><div><div>:400BFFF8F0800D uPC uPC uPC --- K9:nop            [0F0]</div><div>SFD:773       [1]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 279</div><div><label><input type="checkbox">break</label></div></div><div><div>:4013B61A8D8009 DIR DIR DIR --- K9:nop            [28D]</div><div>SFD:553       [2]=F=~D&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=CCR_DSense R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 27A</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7E7C04807A DIR DIR uPC --- K9:nop            [404]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0     cV=.   cM=.   cF=0     cL=.       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 27B</div><div><label><input type="checkbox">break</label></div></div><div><div>:408117F8FDCC1D uPC uPC uPC --- K9:nop            [0FD]</div><div>SFD:501           F= D+ [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(02)  R:RI   K11:                   H11:WorkAddr_LDH   E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 27C</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8008F50 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 27D</div><div><label><input type="checkbox">break</label></div></div><div><div>:F001121A1C8610 DIR DIR DIR --- K9:nop            [21C]</div><div>SFD:401           F= 0+ [0]    CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:RD_START       E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 27E</div><div><label><input type="checkbox">break</label></div></div><div><div>:488C7398068000 uPC uPC DIR --- K9:nop            [006]</div><div>SFD:434 &gt;&gt;Q &gt;&gt;[1]=F= 0| [1]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 27F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4081721A91C470 DIR DIR DIR --- K9:nop            [291]</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s cV=Z   cM=S   cF=.     cL=C       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:CondRegLD    E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 280</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00B7FFF850001 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 281</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037E1C878001 DIR DIR DIR --- K9:nop            [487]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 282</div><div><label><input type="checkbox">break</label></div></div><div><div>:4C431219768000 DIR DIR DIR --- K9:nop            [176]</div><div>SFD:403       [8]=F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 283</div><div><label><input type="checkbox">break</label></div></div><div><div>:400193F800CF50 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 284</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8008400 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 285</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE3B0000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [63B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 286</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF856F50 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 287</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFF7E441A uPC uPC uPC --- K9:(6)MemFault    [77E]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 288</div><div><label><input type="checkbox">break</label></div></div><div><div>:E00102B8138270 STK STK STK --- K9:nop            [013]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=LZ  cM=S   cF=.     cL=.       </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 289</div><div><label><input type="checkbox">break</label></div></div><div><div>:405B7E19018001 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:733       [B]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 28A</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00B7FFB620001 uPC uPC uPC --- K9:(2)RIR.0       [362]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 28B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037FFE330001 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 28C</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021B6CF400 DIR DIR DIR --- K9:nop            [36C]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 28D</div><div><label><input type="checkbox">break</label></div></div><div><div>:C101661C808010 DIR DIR DIR --- K9:nop            [480]</div><div>SFD:131           F= [2]| [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 28E</div><div><label><input type="checkbox">break</label></div></div><div><div>:424B161BFC8020 DIR DIR DIR --- K9:nop            [3FC]</div><div>SFD:503       [9]=F= D+ [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 28F</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B7E1A668400 DIR DIR DIR --- K9:nop            [266]</div><div>SFD:733       [9]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 290</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 291</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00102B8118270 STK STK STK --- K9:nop            [011]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=Z   cM=S   cF=.     cL=.       </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 292</div><div><label><input type="checkbox">break</label></div></div><div><div>:EC43121F668000 DIR DIR DIR --- K9:nop            [766]</div><div>SFD:403       [8]=F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 293</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8008F50 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 294</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8008400 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 295</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE3B0000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [63B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 296</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 297</div><div><label><input type="checkbox">break</label></div></div><div><div>:40137FFFAE041A uPC uPC uPC --- K9:(6)MemFault    [7AE]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 298</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00103FE3B0200 uPC uPC uPC --- K9:(3)Ad=IO/REG   [63B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 299</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021B9AEF50 DIR DIR DIR --- K9:nop            [39A]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 29A</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00B7FFB620001 uPC uPC uPC --- K9:(2)RIR.0       [362]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 29B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037FFE330001 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 29C</div><div><label><input type="checkbox">break</label></div></div><div><div>:4099061B67C010 DIR DIR DIR --- K9:nop            [367]</div><div>SFD:101           F= [1]+ [3]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 29D</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B2FFE6C0020 uPC uPC uPC --- K9:(4)Ad=REG/pbit [66C]</div><div>SFD:313       [9]=F=~0+ [9]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 29E</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF856000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 29F</div><div><label><input type="checkbox">break</label></div></div><div><div>:40232E1ACDC000 DIR DIR DIR --- K9:nop            [2CD]</div><div>SFD:313       [4]=F=~0+ [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 2A0</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FF8008013 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 2A1</div><div><label><input type="checkbox">break</label></div></div><div><div>:E281F61BFA8212 DIR DIR DIR --- K9:nop            [3FA]</div><div>SFD:571           F=~D^ [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_H       R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 2A2</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001C619058010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:161           F= [0]^ [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 2A3</div><div><label><input type="checkbox">break</label></div></div><div><div>:E00193F800CF50 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 2A4</div><div><label><input type="checkbox">break</label></div></div><div><div>:40137FF8008391 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 2A5</div><div><label><input type="checkbox">break</label></div></div><div><div>:410173F800C800 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:431           F= 0| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 2A6</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE6C0000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [66C]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2A7</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F800E050 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 2A8</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102B8138470 STK STK STK --- K9:nop            [013]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=LZ  cM=S   cF=.     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 2A9</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102A0138070 STK STK STK POP K9:nop            [013]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=LZ  cM=S   cF=.     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 2AA</div><div><label><input type="checkbox">break</label></div></div><div><div>:C98B57FB624011 uPC uPC uPC --- K9:(2)RIR.0       [362]</div><div>SFD:523       [1]=F= D+~[3]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 2AB</div><div><label><input type="checkbox">break</label></div></div><div><div>:F0035FFE330211 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:723       [0]=F= D+~0      CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 2AC</div><div><label><input type="checkbox">break</label></div></div><div><div>:C001021B6AF600 DIR DIR DIR --- K9:nop            [36A]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 2AD</div><div><label><input type="checkbox">break</label></div></div><div><div>:41017219018030 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:431           F= 0| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Level=F      E7:           </div></div></div><div class="regs"><div><div>μOp 2AE</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102148E8000 DIR DIR DIR PSH K9:nop            [48E]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2AF</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFFF80A802D uPC uPC uPC --- K9:nop            [00A]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F5)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 2B0</div><div><label><input type="checkbox">break</label></div></div><div><div>:E04BFFF804800D uPC uPC uPC --- K9:nop            [004]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(FB)  R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2B1</div><div><label><input type="checkbox">break</label></div></div><div><div>:C8031E1AD0C011 DIR DIR DIR --- K9:nop            [2D0]</div><div>SFD:703       [0]=F= D+ 0      CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 2B2</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001C619058010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:161           F= [0]^ [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 2B3</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00103F8008F50 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 2B4</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0137FF8008391 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv|1 K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 2B5</div><div><label><input type="checkbox">break</label></div></div><div><div>:40007FF8008801 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:730       Q=  F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2B6</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE6C0000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [66C]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2B7</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 2B8</div><div><label><input type="checkbox">break</label></div></div><div><div>:40016A1AA5C390 DIR DIR DIR --- K9:nop            [2A5]</div><div>SFD:231           F= 0| Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 2B9</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102A09B8070 STK STK STK POP K9:nop            [09B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=LZ  cM=S   cF=alu.o cL=C       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 2BA</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001921ADE8010 DIR DIR DIR --- K9:nop            [2DE]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 2BB</div><div><label><input type="checkbox">break</label></div></div><div><div>:C01B7FF800821A uPC uPC uPC --- K9:nop            [000]</div><div>SFD:733       [3]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:Lv   K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 2BC</div><div><label><input type="checkbox">break</label></div></div><div><div>:419A07F8008040 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:102 F=[3] [3]=   [3]+ [3]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:PTA=F        E7:           </div></div></div><div class="regs"><div><div>μOp 2BD</div><div><label><input type="checkbox">break</label></div></div><div><div>:419B07F8008000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:103       [3]=F= [3]+ [3]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2BE</div><div><label><input type="checkbox">break</label></div></div><div><div>:419F07F8008000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:107     &lt;&lt;[3]=F= [3]+ [3]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2BF</div><div><label><input type="checkbox">break</label></div></div><div><div>:421B87F8008000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:143       [3]=F= [4]&amp; [3]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2C0</div><div><label><input type="checkbox">break</label></div></div><div><div>:4233A7F8008050 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:153       [6]=F=~[4]&amp; [6]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 2C1</div><div><label><input type="checkbox">break</label></div></div><div><div>:41B3661AAD8400 DIR DIR DIR --- K9:nop            [2AD]</div><div>SFD:133       [6]=F= [3]| [6]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2C2</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001C619058010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:161           F= [0]^ [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 2C3</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001921A84CF50 DIR DIR DIR --- K9:nop            [284]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 2C4</div><div><label><input type="checkbox">break</label></div></div><div><div>:429907F800CC10 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:101           F= [5]+ [3]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 2C5</div><div><label><input type="checkbox">break</label></div></div><div><div>:F20113F8008210 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:401           F= 0+ [4]    CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 2C6</div><div><label><input type="checkbox">break</label></div></div><div><div>:844B721A038220 DIR AHR DIR --- K9:nop            [203]</div><div>SFD:433       [9]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 2C7</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7210F08000 DIR DIR DIR PSH K9:nop            [0F0]</div><div>SFD:433       [1]=F= 0| [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2C8</div><div><label><input type="checkbox">break</label></div></div><div><div>:402B6BFF850000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:233       [5]=F= 0| Q      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2C9</div><div><label><input type="checkbox">break</label></div></div><div><div>:4203721AD48000 DIR DIR DIR --- K9:nop            [2D4]</div><div>SFD:433       [0]=F= 0| [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2CA</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00B7FFB620001 uPC uPC uPC --- K9:(2)RIR.0       [362]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2CB</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037FFE330001 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2CC</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021B7AF400 DIR DIR DIR --- K9:nop            [37A]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 2CD</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0310198CE8180 uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:BusCtl:AddrU/D=0   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2CE</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E1BFE9791 DIR DIR DIR --- K9:nop            [3FE]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:SysDatOut_WR       H11:MemAddr_Count  E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 2CF</div><div><label><input type="checkbox">break</label></div></div><div><div>:4039FE7AAA81AD DIR DIR uPC --- K9:nop            [2AA]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(55)  R:RI   K11:BusCtl:AddrU/D=1   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 2D0</div><div><label><input type="checkbox">break</label></div></div><div><div>:500B1FF8008311 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:703       [1]=F= D+ 0      CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 2D1</div><div><label><input type="checkbox">break</label></div></div><div><div>:4481721A5B8C20 DIR DIR DIR --- K9:nop            [25B]</div><div>SFD:431           F= 0| [9]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 2D2</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001C619058010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:161           F= [0]^ [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 2D3</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021A948F50 DIR DIR DIR --- K9:nop            [294]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 2D4</div><div><label><input type="checkbox">break</label></div></div><div><div>:40239210FE9C00 DIR DIR DIR PSH K9:nop            [0FE]</div><div>SFD:443       [4]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:NibSwap        E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2D5</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B7FFF850000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [3]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2D6</div><div><label><input type="checkbox">break</label></div></div><div><div>:419BB7F80E802D uPC uPC uPC --- K9:nop            [00E]</div><div>SFD:553       [3]=F=~D&amp; [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F1)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 2D7</div><div><label><input type="checkbox">break</label></div></div><div><div>:419B77F83D807D uPC uPC uPC --- K9:nop            [03D]</div><div>SFD:533       [3]=F= D| [3]    CIn=0    SIn:0     cV=Z   cM=S   cF=0     cL=0       </div><div>D4/5:DP=RCnst(C2)  R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 2D8</div><div><label><input type="checkbox">break</label></div></div><div><div>:43BB021AE4C000 DIR DIR DIR --- K9:nop            [2E4]</div><div>SFD:003       [7]=F= [7]+ Q    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 2D9</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102A01B8870 STK STK STK POP K9:nop            [01B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=LZ  cM=S   cF=alu.o cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 2DA</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00B7FFB620001 uPC uPC uPC --- K9:(2)RIR.0       [362]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2DB</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037FFE330001 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2DC</div><div><label><input type="checkbox">break</label></div></div><div><div>:408117F8FDC01D uPC uPC uPC --- K9:nop            [0FD]</div><div>SFD:501           F= D+ [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(02)  R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 2DD</div><div><label><input type="checkbox">break</label></div></div><div><div>:F001121B78F610 DIR DIR DIR --- K9:nop            [378]</div><div>SFD:401           F= 0+ [0]    CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:MemAddr_Count  E6:Result=F     E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 2DE</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021905E000 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 2DF</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2E0</div><div><label><input type="checkbox">break</label></div></div><div><div>:4033A7F8008400 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:153       [6]=F=~[0]&amp; [6]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2E1</div><div><label><input type="checkbox">break</label></div></div><div><div>:40B36619018400 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:133       [6]=F= [1]| [6]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2E2</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001C619058010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:161           F= [0]^ [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 2E3</div><div><label><input type="checkbox">break</label></div></div><div><div>:E001921AA4CF50 DIR DIR DIR --- K9:nop            [2A4]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 2E4</div><div><label><input type="checkbox">break</label></div></div><div><div>:52290613F8C010 DIR DIR DIR PSH K9:nop            [3F8]</div><div>SFD:101           F= [4]+ [5]  CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 2E5</div><div><label><input type="checkbox">break</label></div></div><div><div>:E38173FF850210 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:431           F= 0| [7]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 2E6</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00102B80B8670 STK STK STK --- K9:nop            [00B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=LZ  cM=S   cF=1     cL=.       </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:RD_START       E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 2E7</div><div><label><input type="checkbox">break</label></div></div><div><div>:E381721B0EC610 DIR DIR DIR --- K9:nop            [30E]</div><div>SFD:431           F= 0| [7]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 2E8</div><div><label><input type="checkbox">break</label></div></div><div><div>:408B07F800C000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:103       [1]=F= [1]+ [1]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 2E9</div><div><label><input type="checkbox">break</label></div></div><div><div>:500306A000C000 STK STK STK POP K9:nop            [000]</div><div>SFD:103       [0]=F= [0]+ [0]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 2EA</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00B57FB624011 uPC uPC uPC --- K9:(2)RIR.0       [362]</div><div>SFD:523       [1]=F= D+~[0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 2EB</div><div><label><input type="checkbox">break</label></div></div><div><div>:F0035FFE330211 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:723       [0]=F= D+~0      CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 2EC</div><div><label><input type="checkbox">break</label></div></div><div><div>:C001021B7CF600 DIR DIR DIR --- K9:nop            [37C]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 2ED</div><div><label><input type="checkbox">break</label></div></div><div><div>:408073F8008000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:430       Q=  F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2EE</div><div><label><input type="checkbox">break</label></div></div><div><div>:400473F9D08070 uPC uPC uPC --- K9:nop            [1D0]</div><div>SFD:434 &gt;&gt;Q &gt;&gt;[0]=F= 0| [0]    CIn=0    SIn:alu.s cV=.   cM=.   cF=.     cL=ALU.Q0  </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 2EF</div><div><label><input type="checkbox">break</label></div></div><div><div>:40016A181DC010 DIR DIR DIR --- K9:nop            [01D]</div><div>SFD:231           F= 0| Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 2F0</div><div><label><input type="checkbox">break</label></div></div><div><div>:4139C3F800C180 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:061           F= [2]^ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=1   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 2F1</div><div><label><input type="checkbox">break</label></div></div><div><div>:60010198CD8200 uPC uPC DIR --- K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI|1 K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2F2</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001C619058010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:161           F= [0]^ [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 2F3</div><div><label><input type="checkbox">break</label></div></div><div><div>:C001021AB48F50 DIR DIR DIR --- K9:nop            [2B4]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 2F4</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE3B0000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [63B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2F5</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 2F6</div><div><label><input type="checkbox">break</label></div></div><div><div>:40137FFFAE040A uPC uPC uPC --- K9:(6)MemFault    [7AE]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2F7</div><div><label><input type="checkbox">break</label></div></div><div><div>:42CB87FE3B0020 uPC uPC uPC --- K9:(3)Ad=IO/REG   [63B]</div><div>SFD:143       [9]=F= [5]&amp; [9]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 2F8</div><div><label><input type="checkbox">break</label></div></div><div><div>:0001021C06EF50 DIR AHR DIR --- K9:nop            [406]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 2F9</div><div><label><input type="checkbox">break</label></div></div><div><div>:42127E076F8021 DIR DIR DIR POP K9:nop            [76F]</div><div>SFD:732 F=[4] [2]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 2FA</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001921ADE8010 DIR DIR DIR --- K9:nop            [2DE]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 2FB</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8008C00 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2FC</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219008050 DIR DIR DIR --- K9:nop            [100]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 2FD</div><div><label><input type="checkbox">break</label></div></div><div><div>:417B721F808000 DIR DIR DIR --- K9:nop            [780]</div><div>SFD:433       [F]=F= 0| [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 2FE</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFE1F1E802D DIR DIR DIR --- K9:nop            [71E]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(E1)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 2FF</div><div><label><input type="checkbox">break</label></div></div><div><div>:4069021AFE8100 DIR DIR DIR --- K9:nop            [2FE]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysCtl:FP.ABT=1    H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 300</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7FFE36041A uPC uPC uPC --- K9:(6)MemFault    [636]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 301</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 302</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00103FF857600 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 303</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFE36441A uPC uPC uPC --- K9:(6)MemFault    [636]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 304</div><div><label><input type="checkbox">break</label></div></div><div><div>:4081721B06C000 DIR DIR DIR --- K9:nop            [306]</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 305</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFE36441A uPC uPC uPC --- K9:(6)MemFault    [636]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 306</div><div><label><input type="checkbox">break</label></div></div><div><div>:E00102B8138270 STK STK STK --- K9:nop            [013]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=LZ  cM=S   cF=.     cL=.       </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 307</div><div><label><input type="checkbox">break</label></div></div><div><div>:E00102B81B8270 STK STK STK --- K9:nop            [01B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=LZ  cM=S   cF=alu.o cL=.       </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 308</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7E59208001 DIR DIR AHR --- K9:nop            [120]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 309</div><div><label><input type="checkbox">break</label></div></div><div><div>:F0011E1B0BC611 DIR DIR DIR --- K9:nop            [30B]</div><div>SFD:701           F= D+ 0      CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=RDR        R:Lv|1 K11:REG_WR(R)          H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 30A</div><div><label><input type="checkbox">break</label></div></div><div><div>:F0015FF800C611 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:721           F= D+~0      CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=RDR        R:Lv|1 K11:REG_WR(R)          H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 30B</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00102B81B8270 STK STK STK --- K9:nop            [01B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=LZ  cM=S   cF=alu.o cL=.       </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 30C</div><div><label><input type="checkbox">break</label></div></div><div><div>:E00102B89B8270 STK STK STK --- K9:nop            [09B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=LZ  cM=S   cF=alu.o cL=C       </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 30D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4401721D478020 DIR DIR DIR --- K9:nop            [547]</div><div>SFD:431           F= 0| [8]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 30E</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00102B8138670 STK STK STK --- K9:nop            [013]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=LZ  cM=S   cF=.     cL=.       </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:RD_START       E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 30F</div><div><label><input type="checkbox">break</label></div></div><div><div>:E00103F800E000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 310</div><div><label><input type="checkbox">break</label></div></div><div><div>:40137E1B168391 DIR DIR DIR --- K9:nop            [316]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 311</div><div><label><input type="checkbox">break</label></div></div><div><div>:E01373F8008390 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:433       [2]=F= 0| [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 312</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7FF8008801 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 313</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FEFC0000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [6FC]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 314</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 315</div><div><label><input type="checkbox">break</label></div></div><div><div>:408173F800C390 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 316</div><div><label><input type="checkbox">break</label></div></div><div><div>:410173F800C800 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:431           F= 0| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 317</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FEFC0000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [6FC]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 318</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F813F470 uPC uPC uPC --- K9:nop            [013]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=LZ  cM=S   cF=.     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:CondRegLD    E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 319</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219018400 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 31A</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0137E1B128391 DIR DIR DIR --- K9:nop            [312]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv|1 K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 31B</div><div><label><input type="checkbox">break</label></div></div><div><div>:E043921B1D8000 DIR DIR DIR --- K9:nop            [31D]</div><div>SFD:443       [8]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 31C</div><div><label><input type="checkbox">break</label></div></div><div><div>:EC4313F8008000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:403       [8]=F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 31D</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0017FF8008011 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 31E</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFF856311 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:WA_LD              H11:               E6:Result=F     E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 31F</div><div><label><input type="checkbox">break</label></div></div><div><div>:044B721A038C20 DIR AHR DIR --- K9:nop            [203]</div><div>SFD:433       [9]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 320</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001161BC0C411 DIR DIR DIR --- K9:nop            [3C0]</div><div>SFD:501           F= D+ [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 321</div><div><label><input type="checkbox">break</label></div></div><div><div>:4801561BC0C411 DIR DIR DIR --- K9:nop            [3C0]</div><div>SFD:521           F= D+~[0]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 322</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001961B0EC411 DIR DIR DIR --- K9:nop            [30E]</div><div>SFD:541           F= D&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 323</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001761B0EC411 DIR DIR DIR --- K9:nop            [30E]</div><div>SFD:531           F= D| [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 324</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001D61B0EC411 DIR DIR DIR --- K9:nop            [30E]</div><div>SFD:561           F= D^ [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 325</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E1B0EC411 DIR DIR DIR --- K9:nop            [30E]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 326</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003FE13F0800D DIR DIR DIR PSH K9:nop            [3F0]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 327</div><div><label><input type="checkbox">break</label></div></div><div><div>:044B721A038C20 DIR AHR DIR --- K9:nop            [203]</div><div>SFD:433       [9]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 328</div><div><label><input type="checkbox">break</label></div></div><div><div>:4081161B0CC011 DIR DIR DIR --- K9:nop            [30C]</div><div>SFD:501           F= D+ [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 329</div><div><label><input type="checkbox">break</label></div></div><div><div>:4881361B0CC011 DIR DIR DIR --- K9:nop            [30C]</div><div>SFD:511           F=~D+ [1]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 32A</div><div><label><input type="checkbox">break</label></div></div><div><div>:4081961B06C011 DIR DIR DIR --- K9:nop            [306]</div><div>SFD:541           F= D&amp; [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 32B</div><div><label><input type="checkbox">break</label></div></div><div><div>:8001FE2304802D DIR AHR STK POP K9:nop            [304]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(FB)  R:Lv   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 32C</div><div><label><input type="checkbox">break</label></div></div><div><div>:8001FE2306802D DIR AHR STK POP K9:nop            [306]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(F9)  R:Lv   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 32D</div><div><label><input type="checkbox">break</label></div></div><div><div>:8001FE2302802D DIR AHR STK POP K9:nop            [302]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(FD)  R:Lv   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 32E</div><div><label><input type="checkbox">break</label></div></div><div><div>:8001FE2308802D DIR AHR STK POP K9:nop            [308]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(F7)  R:Lv   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 32F</div><div><label><input type="checkbox">break</label></div></div><div><div>:8001FE230A802D DIR AHR STK POP K9:nop            [30A]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(F5)  R:Lv   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 330</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021B578C00 DIR DIR DIR --- K9:nop            [357]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 331</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021B428400 DIR DIR DIR --- K9:nop            [342]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 332</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021B528400 DIR DIR DIR --- K9:nop            [352]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 333</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7E1B26C00A DIR DIR DIR --- K9:nop            [326]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 334</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7E1B36C00A DIR DIR DIR --- K9:nop            [336]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 335</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021B479C0A DIR DIR DIR --- K9:nop            [347]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:NibSwap        E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 336</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003FE13F0800D DIR DIR DIR PSH K9:nop            [3F0]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 337</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021B578C00 DIR DIR DIR --- K9:nop            [357]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 338</div><div><label><input type="checkbox">break</label></div></div><div><div>:C081161A01C011 DIR DIR DIR --- K9:nop            [201]</div><div>SFD:501           F= D+ [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 339</div><div><label><input type="checkbox">break</label></div></div><div><div>:C881361A11C011 DIR DIR DIR --- K9:nop            [211]</div><div>SFD:511           F=~D+ [1]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 33A</div><div><label><input type="checkbox">break</label></div></div><div><div>:C081961A21C011 DIR DIR DIR --- K9:nop            [221]</div><div>SFD:541           F= D&amp; [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 33B</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B7FFC661C2A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:733       [9]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:NibSwap        E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 33C</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0017FF8008020 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 33D</div><div><label><input type="checkbox">break</label></div></div><div><div>:C4827E5B208021 DIR DIR AHR --- K9:nop            [320]</div><div>SFD:732 F=[9] [0]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 33E</div><div><label><input type="checkbox">break</label></div></div><div><div>:50035FFC820301 uPC uPC uPC --- K9:(2)RIR.0       [482]</div><div>SFD:723       [0]=F= D+~0      CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:WA_LD              H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 33F</div><div><label><input type="checkbox">break</label></div></div><div><div>:E00173F8008210 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:431           F= 0| [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 340</div><div><label><input type="checkbox">break</label></div></div><div><div>:D801021B578E00 DIR DIR DIR --- K9:nop            [357]</div><div>SFD:001           F= [0]+ Q    CIn=0!   SIn:alu.c                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 341</div><div><label><input type="checkbox">break</label></div></div><div><div>:E00102B8138270 STK STK STK --- K9:nop            [013]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=LZ  cM=S   cF=.     cL=.       </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 342</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE360000 uPC uPC uPC --- K9:(6)MemFault    [636]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 343</div><div><label><input type="checkbox">break</label></div></div><div><div>:40237FFE33001A uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:733       [4]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 344</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 345</div><div><label><input type="checkbox">break</label></div></div><div><div>:402B7FFC660C1A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:733       [5]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:WorkAddr_LDH   E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 346</div><div><label><input type="checkbox">break</label></div></div><div><div>:044B721A038320 DIR AHR DIR --- K9:nop            [203]</div><div>SFD:433       [9]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 347</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B7FFC664060 uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:733       [9]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:SEQ_RE       E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 348</div><div><label><input type="checkbox">break</label></div></div><div><div>:44829198CA8020 uPC uPC DIR --- K9:nop            [0CA] |1:ALUF.S</div><div>SFD:442 F=[9] [0]=   0&amp; [9]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 349</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021B578C00 DIR DIR DIR --- K9:nop            [357]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 34A</div><div><label><input type="checkbox">break</label></div></div><div><div>:AB820E1A058060 DIR AHR DIR --- K9:nop            [205]</div><div>SFD:302 F=[7] [0]=   0+ [0]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 34B</div><div><label><input type="checkbox">break</label></div></div><div><div>:AB820E1A0A8460 DIR AHR DIR --- K9:nop            [20A]</div><div>SFD:302 F=[7] [0]=   0+ [0]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:RD_START       E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 34C</div><div><label><input type="checkbox">break</label></div></div><div><div>:408117F8FDCC1D uPC uPC uPC --- K9:nop            [0FD]</div><div>SFD:501           F= D+ [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(02)  R:RI   K11:                   H11:WorkAddr_LDH   E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 34D</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF850F50 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 34E</div><div><label><input type="checkbox">break</label></div></div><div><div>:F00113F8008610 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:401           F= 0+ [0]    CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:RD_START       E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 34F</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00103FE3B0200 uPC uPC uPC --- K9:(3)Ad=IO/REG   [63B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 350</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021B5BF400 DIR DIR DIR --- K9:nop            [35B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 351</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0017E1B0EC211 DIR DIR DIR --- K9:nop            [30E]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 352</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE360000 uPC uPC uPC --- K9:(6)MemFault    [636]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 353</div><div><label><input type="checkbox">break</label></div></div><div><div>:40237FFE33001A uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:733       [4]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 354</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 355</div><div><label><input type="checkbox">break</label></div></div><div><div>:402B7FFC660C1A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:733       [5]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:WorkAddr_LDH   E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 356</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8008300 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 357</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8008F50 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 358</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8008400 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 359</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE3B0000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [63B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 35A</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 35B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40237FFFAE041A uPC uPC uPC --- K9:(6)MemFault    [7AE]</div><div>SFD:733       [4]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 35C</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE3B0000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [63B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 35D</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F800EF50 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 35E</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF8E0000 uPC uPC uPC --- K9:(6)MemFault    [78E]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 35F</div><div><label><input type="checkbox">break</label></div></div><div><div>:402B7E1B468C1A DIR DIR DIR --- K9:nop            [346]</div><div>SFD:733       [5]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:WorkAddr_LDH   E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 360</div><div><label><input type="checkbox">break</label></div></div><div><div>:443B0614D9C010 DIR DIR DIR PSH K9:nop            [4D9]</div><div>SFD:103       [7]=F= [8]+ [7]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 361</div><div><label><input type="checkbox">break</label></div></div><div><div>:4000921BB48400 DIR DIR DIR --- K9:nop            [3B4]</div><div>SFD:440       Q=  F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 362</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001921905E010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 363</div><div><label><input type="checkbox">break</label></div></div><div><div>:444B73FE360000 uPC uPC uPC --- K9:(6)MemFault    [636]</div><div>SFD:433       [9]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 364</div><div><label><input type="checkbox">break</label></div></div><div><div>:42CB87FE330020 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:143       [9]=F= [5]&amp; [9]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 365</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 366</div><div><label><input type="checkbox">break</label></div></div><div><div>:0001021C660000 DIR AHR DIR --- K9:(6)MemFault    [466]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 367</div><div><label><input type="checkbox">break</label></div></div><div><div>:F00113F800F610 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:401           F= 0+ [0]    CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:MemAddr_Count  E6:Result=F     E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 368</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0017FFC66420A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:Lv   K11:REG_WR(R)          H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 369</div><div><label><input type="checkbox">break</label></div></div><div><div>:40AB1598CEC01A uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:503       [5]=F= D+ [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 36A</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFC66400A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 36B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40AB1598CEC01A uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:503       [5]=F= D+ [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 36C</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFC66400A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 36D</div><div><label><input type="checkbox">break</label></div></div><div><div>:40AB1598CEC01A uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:503       [5]=F= D+ [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 36E</div><div><label><input type="checkbox">break</label></div></div><div><div>:5023121B708310 DIR DIR DIR --- K9:nop            [370]</div><div>SFD:403       [4]=F= 0+ [0]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 36F</div><div><label><input type="checkbox">break</label></div></div><div><div>:502333F8008310 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:413       [4]=F=~0+ [0]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 370</div><div><label><input type="checkbox">break</label></div></div><div><div>:044B721A038C20 DIR AHR DIR --- K9:nop            [203]</div><div>SFD:433       [9]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 371</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 372</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF856000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 373</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7FFF3E000A uPC uPC uPC --- K9:(6)MemFault    [73E]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 374</div><div><label><input type="checkbox">break</label></div></div><div><div>:40310212648180 DIR DIR DIR PSH K9:nop            [264]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=0   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 375</div><div><label><input type="checkbox">break</label></div></div><div><div>:500347F8009420 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:123       [0]=F= [0]+~[0]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 376</div><div><label><input type="checkbox">break</label></div></div><div><div>:4229C61B9CC000 DIR DIR DIR --- K9:nop            [39C]</div><div>SFD:161           F= [4]^ [5]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 377</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219018200 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 378</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0017FFC66420A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:Lv   K11:REG_WR(R)          H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 379</div><div><label><input type="checkbox">break</label></div></div><div><div>:40811598CEC01A uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:501           F= D+ [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 37A</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFC66400A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 37B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40811598CEC01A uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:501           F= D+ [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 37C</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFC66400A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 37D</div><div><label><input type="checkbox">break</label></div></div><div><div>:40811598CEC01A uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:501           F= D+ [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 37E</div><div><label><input type="checkbox">break</label></div></div><div><div>:5001121B308310 DIR DIR DIR --- K9:nop            [330]</div><div>SFD:401           F= 0+ [0]    CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 37F</div><div><label><input type="checkbox">break</label></div></div><div><div>:5001321B308310 DIR DIR DIR --- K9:nop            [330]</div><div>SFD:411           F=~0+ [0]    CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 380</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0017FF8008013 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:Lv|1 K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 381</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00B7FFF850001 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 382</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0027FF8008211 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:732 F=[0] [0]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 383</div><div><label><input type="checkbox">break</label></div></div><div><div>:C04BFFF80A822D uPC uPC uPC --- K9:nop            [00A]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F5)  R:Lv   K11:REG_WR(R)          H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 384</div><div><label><input type="checkbox">break</label></div></div><div><div>:E013FFF802805D uPC uPC uPC --- K9:nop            [002]</div><div>SFD:773       [2]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(FD)  R:Lv|1 K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 385</div><div><label><input type="checkbox">break</label></div></div><div><div>:C91357F800C011 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:523       [2]=F= D+~[2]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 386</div><div><label><input type="checkbox">break</label></div></div><div><div>:50015FFF850311 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:721           F= D+~0      CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=RDR        R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 387</div><div><label><input type="checkbox">break</label></div></div><div><div>:400173F8008F80 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:431           F= 0| [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 388</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8008F50 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 389</div><div><label><input type="checkbox">break</label></div></div><div><div>:C10173F8008210 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:431           F= 0| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 38A</div><div><label><input type="checkbox">break</label></div></div><div><div>:E00103F8008A00 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 38B</div><div><label><input type="checkbox">break</label></div></div><div><div>:400173FDC40010 uPC uPC uPC --- K9:(4)Ad=REG/pbit [5C4]</div><div>SFD:431           F= 0| [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 38C</div><div><label><input type="checkbox">break</label></div></div><div><div>:444B07F800F420 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:103       [9]=F= [8]+ [9]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:RIdx=F       E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 38D</div><div><label><input type="checkbox">break</label></div></div><div><div>:408173F8008380 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 38E</div><div><label><input type="checkbox">break</label></div></div><div><div>:420173F8008810 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:431           F= 0| [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 38F</div><div><label><input type="checkbox">break</label></div></div><div><div>:C08173FDC40E10 uPC uPC uPC --- K9:(4)Ad=REG/pbit [5C4]</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:WorkAddr_LDH   E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 390</div><div><label><input type="checkbox">break</label></div></div><div><div>:428173FF856010 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:431           F= 0| [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 391</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8008300 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 392</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0010219008250 DIR DIR DIR --- K9:nop            [100]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 393</div><div><label><input type="checkbox">break</label></div></div><div><div>:422307F8248070 uPC uPC uPC --- K9:nop            [024]</div><div>SFD:103       [4]=F= [4]+ [4]  CIn=0    SIn:0     cV=.   cM=.   cF=0     cL=0       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 394</div><div><label><input type="checkbox">break</label></div></div><div><div>:40AB73F8008000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:433       [5]=F= 0| [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 395</div><div><label><input type="checkbox">break</label></div></div><div><div>:413B7213A78000 DIR DIR DIR PSH K9:nop            [3A7]</div><div>SFD:433       [7]=F= 0| [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 396</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001E6145EC000 DIR DIR DIR PSH K9:nop            [45E]</div><div>SFD:171           F=~[0]^ [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 397</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E14EA8013 DIR DIR DIR PSH K9:nop            [4EA]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 398</div><div><label><input type="checkbox">break</label></div></div><div><div>:420173FF850060 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:431           F= 0| [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 399</div><div><label><input type="checkbox">break</label></div></div><div><div>:04CBC61A028020 DIR AHR DIR --- K9:nop            [202]</div><div>SFD:163       [9]=F= [9]^ [9]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 39A</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFF7E441A uPC uPC uPC --- K9:(6)MemFault    [77E]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 39B</div><div><label><input type="checkbox">break</label></div></div><div><div>:4101721A88C000 DIR DIR DIR --- K9:nop            [288]</div><div>SFD:431           F= 0| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 39C</div><div><label><input type="checkbox">break</label></div></div><div><div>:44433198CDC000 uPC uPC DIR --- K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:413       [8]=F=~0+ [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 39D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4000E41BCAC000 DIR DIR DIR --- K9:nop            [3CA] |1:ALUF.S</div><div>SFD:170       Q=  F=~[0]^ [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 39E</div><div><label><input type="checkbox">break</label></div></div><div><div>:E301721C6CC000 DIR DIR DIR --- K9:nop            [46C]</div><div>SFD:431           F= 0| [6]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 39F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001681BCAC000 DIR DIR DIR --- K9:nop            [3CA] |1:ALUF.S</div><div>SFD:231           F= 0| Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 3A0</div><div><label><input type="checkbox">break</label></div></div><div><div>:40437FFE36040A uPC uPC uPC --- K9:(6)MemFault    [636]</div><div>SFD:733       [8]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3A1</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003FFF80F800D uPC uPC uPC --- K9:nop            [00F]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F0)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3A2</div><div><label><input type="checkbox">break</label></div></div><div><div>:404387FE331C0A uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:143       [8]=F= [0]&amp; [8]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:NibSwap        E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3A3</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B97FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:543       [3]=F= D&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 3A4</div><div><label><input type="checkbox">break</label></div></div><div><div>:40237FFC66000A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:733       [4]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3A5</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001C6144EC000 DIR DIR DIR PSH K9:nop            [44E]</div><div>SFD:161           F= [0]^ [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 3A6</div><div><label><input type="checkbox">break</label></div></div><div><div>:42007198CA8000 uPC uPC DIR --- K9:nop            [0CA] |1:ALUF.S</div><div>SFD:430       Q=  F= 0| [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3A7</div><div><label><input type="checkbox">break</label></div></div><div><div>:41CB73F8008000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:433       [9]=F= 0| [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3A8</div><div><label><input type="checkbox">break</label></div></div><div><div>:441B73FF850000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:433       [3]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3A9</div><div><label><input type="checkbox">break</label></div></div><div><div>:44C372A0008000 STK STK STK POP K9:nop            [000]</div><div>SFD:433       [8]=F= 0| [9]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3AA</div><div><label><input type="checkbox">break</label></div></div><div><div>:4223061B938000 DIR DIR DIR --- K9:nop            [393]</div><div>SFD:103       [4]=F= [4]+ [4]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3AB</div><div><label><input type="checkbox">break</label></div></div><div><div>:41CB7213A88000 DIR DIR DIR PSH K9:nop            [3A8]</div><div>SFD:433       [9]=F= 0| [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3AC</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021B978000 DIR DIR DIR --- K9:nop            [397]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3AD</div><div><label><input type="checkbox">break</label></div></div><div><div>:C29A7E1BAEC021 DIR DIR DIR --- K9:nop            [3AE]</div><div>SFD:732 F=[5] [3]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:RIdx=F       E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 3AE</div><div><label><input type="checkbox">break</label></div></div><div><div>:A0137E1A008001 DIR AHR DIR --- K9:nop            [200]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3AF</div><div><label><input type="checkbox">break</label></div></div><div><div>:444333FDCC4000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [5CC]</div><div>SFD:413       [8]=F=~0+ [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 3B0</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 3B1</div><div><label><input type="checkbox">break</label></div></div><div><div>:419B3198C2C000 uPC uPC DIR --- K9:nop            [0C2] |1:ALUF.S</div><div>SFD:413       [3]=F=~0+ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 3B2</div><div><label><input type="checkbox">break</label></div></div><div><div>:42817198C6CF50 uPC uPC DIR --- K9:nop            [0C6] |1:ALUF.S</div><div>SFD:431           F= 0| [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 3B3</div><div><label><input type="checkbox">break</label></div></div><div><div>:4081701BC2C000 DIR DIR DIR --- K9:nop            [3C2] |1:ALUF.S</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 3B4</div><div><label><input type="checkbox">break</label></div></div><div><div>:403B93FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:443       [7]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3B5</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021BD2EF50 DIR DIR DIR --- K9:nop            [3D2]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 3B6</div><div><label><input type="checkbox">break</label></div></div><div><div>:4031021BD08580 DIR DIR DIR --- K9:nop            [3D0]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=0   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3B7</div><div><label><input type="checkbox">break</label></div></div><div><div>:41017198CAC000 uPC uPC DIR --- K9:nop            [0CA] |1:ALUF.S</div><div>SFD:431           F= 0| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 3B8</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8008F50 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 3B9</div><div><label><input type="checkbox">break</label></div></div><div><div>:444B721AF48400 DIR DIR DIR --- K9:nop            [2F4]</div><div>SFD:433       [9]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3BA</div><div><label><input type="checkbox">break</label></div></div><div><div>:40239198CE8000 uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:443       [4]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3BB</div><div><label><input type="checkbox">break</label></div></div><div><div>:4223E598CE8000 uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:173       [4]=F=~[4]^ [4]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3BC</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00B7FF8008C01 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3BD</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037E1BB98F51 DIR DIR DIR --- K9:nop            [3B9]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 3BE</div><div><label><input type="checkbox">break</label></div></div><div><div>:4013921A748000 DIR DIR DIR --- K9:nop            [274]</div><div>SFD:443       [2]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3BF</div><div><label><input type="checkbox">break</label></div></div><div><div>:4113E61A748000 DIR DIR DIR --- K9:nop            [274]</div><div>SFD:173       [2]=F=~[2]^ [2]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3C0</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00102B89B8270 STK STK STK --- K9:nop            [09B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=LZ  cM=S   cF=alu.o cL=C       </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 3C1</div><div><label><input type="checkbox">break</label></div></div><div><div>:E3817203AD8060 DIR DIR DIR POP K9:nop            [3AD]</div><div>SFD:431           F= 0| [7]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 3C2</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C68000 uPC uPC DIR --- K9:nop            [0C6] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3C3</div><div><label><input type="checkbox">break</label></div></div><div><div>:40016A1BCBC000 DIR DIR DIR --- K9:nop            [3CB]</div><div>SFD:231           F= 0| Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 3C4</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037FFE330001 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3C5</div><div><label><input type="checkbox">break</label></div></div><div><div>:0381725C00F460 DIR AHR AHR --- K9:nop            [400]</div><div>SFD:431           F= 0| [7]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:SEQ_RE       E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 3C6</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B921BD38400 DIR DIR DIR --- K9:nop            [3D3]</div><div>SFD:443       [1]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3C7</div><div><label><input type="checkbox">break</label></div></div><div><div>:408BE61BD38400 DIR DIR DIR --- K9:nop            [3D3]</div><div>SFD:173       [1]=F=~[1]^ [1]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3C8</div><div><label><input type="checkbox">break</label></div></div><div><div>:43BBB7F87F800D uPC uPC uPC --- K9:nop            [07F]</div><div>SFD:553       [7]=F=~D&amp; [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(80)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3C9</div><div><label><input type="checkbox">break</label></div></div><div><div>:40BB66189B8000 DIR DIR DIR --- K9:nop            [09B]</div><div>SFD:133       [7]=F= [1]| [7]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3CA</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021B718400 DIR DIR DIR --- K9:nop            [371]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3CB</div><div><label><input type="checkbox">break</label></div></div><div><div>:5B8D1198CD8000 uPC uPC DIR --- K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:405     &gt;&gt;[1]=F= 0+ [7]    CIn=0!   SIn:alu.c                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3CC</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0037E1BDC8202 DIR DIR DIR --- K9:nop            [3DC]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_H       R:Lv|1 K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3CD</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010398088070 uPC uPC DIR --- K9:nop            [008]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=.   cM=.   cF=1     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 3CE</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021BEA8C00 DIR DIR DIR --- K9:nop            [3EA]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3CF</div><div><label><input type="checkbox">break</label></div></div><div><div>:4000FE1BC88009 DIR DIR DIR --- K9:nop            [3C8]</div><div>SFD:770       Q=  F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=CCR_DSense R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3D0</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3D1</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF856F50 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 3D2</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7FFF0E040A uPC uPC uPC --- K9:(6)MemFault    [70E]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3D3</div><div><label><input type="checkbox">break</label></div></div><div><div>:403103FE430180 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=0   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3D4</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_Count E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 3D5</div><div><label><input type="checkbox">break</label></div></div><div><div>:40137E1264800A DIR DIR DIR PSH K9:nop            [264]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3D6</div><div><label><input type="checkbox">break</label></div></div><div><div>:500347FF850000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:123       [0]=F= [0]+~[0]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3D7</div><div><label><input type="checkbox">break</label></div></div><div><div>:0031021A098180 DIR AHR DIR --- K9:nop            [209]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=0   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3D8</div><div><label><input type="checkbox">break</label></div></div><div><div>:40009198C98000 uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:440       Q=  F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3D9</div><div><label><input type="checkbox">break</label></div></div><div><div>:408B0618D2C000 DIR DIR DIR --- K9:nop            [0D2]</div><div>SFD:103       [1]=F= [1]+ [1]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 3DA</div><div><label><input type="checkbox">break</label></div></div><div><div>:40190598CEC010 uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:101           F= [0]+ [3]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 3DB</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102B8088470 STK STK STK --- K9:nop            [008]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=.   cM=.   cF=1     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 3DC</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001D7F80F801D uPC uPC uPC --- K9:nop            [00F]</div><div>SFD:561           F= D^ [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(F0)  R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 3DD</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0010219018200 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3DE</div><div><label><input type="checkbox">break</label></div></div><div><div>:5081121AFB8310 DIR DIR DIR --- K9:nop            [2FB]</div><div>SFD:401           F= 0+ [1]    CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 3DF</div><div><label><input type="checkbox">break</label></div></div><div><div>:5081321AFB8310 DIR DIR DIR --- K9:nop            [2FB]</div><div>SFD:411           F=~0+ [1]    CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 3E0</div><div><label><input type="checkbox">break</label></div></div><div><div>:422573F8008000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:435     &gt;&gt;[4]=F= 0| [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3E1</div><div><label><input type="checkbox">break</label></div></div><div><div>:4225B7F83E800D uPC uPC uPC --- K9:nop            [03E]</div><div>SFD:555     &gt;&gt;[4]=F=~D&amp; [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(C1)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3E2</div><div><label><input type="checkbox">break</label></div></div><div><div>:408BB6A007800D STK STK STK POP K9:nop            [007]</div><div>SFD:553       [1]=F=~D&amp; [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F8)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3E3</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFF850311 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 3E4</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C68C00 uPC uPC DIR --- K9:nop            [0C6] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3E5</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00102B89B8270 STK STK STK --- K9:nop            [09B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=LZ  cM=S   cF=alu.o cL=C       </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 3E6</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219008050 DIR DIR DIR --- K9:nop            [100]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 3E7</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001BBF820C05D uPC uPC uPC --- K9:nop            [020]</div><div>SFD:651           F=~D&amp; Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(DF)  R:RI   K11:                   H11:               E6:ASwap        E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 3E8</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C98000 uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3E9</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FE1905801D DIR DIR DIR --- K9:nop            [105]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(FA)  R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 3EA</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001025A808F50 DIR DIR AHR --- K9:nop            [280]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 3EB</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219008000 DIR DIR DIR --- K9:nop            [100]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3EC</div><div><label><input type="checkbox">break</label></div></div><div><div>:4023FFF801800D uPC uPC uPC --- K9:nop            [001]</div><div>SFD:773       [4]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(FE)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3ED</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B7E11E1E00D DIR DIR DIR PSH K9:nop            [1E1]</div><div>SFD:733       [3]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(1E)  R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 3EE</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219018400 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3EF</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0010219018200 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3F0</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003D7FC660002 uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:563       [0]=F= D^ [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_H       R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3F1</div><div><label><input type="checkbox">break</label></div></div><div><div>:402B7FF8008003 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:733       [5]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3F2</div><div><label><input type="checkbox">break</label></div></div><div><div>:40AB0598C6C010 uPC uPC DIR --- K9:nop            [0C6] |1:ALUF.S</div><div>SFD:103       [5]=F= [1]+ [5]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 3F3</div><div><label><input type="checkbox">break</label></div></div><div><div>:403903F8008980 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=1   H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3F4</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE6C0000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [66C]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3F5</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021900E050 DIR DIR DIR --- K9:nop            [100]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 3F6</div><div><label><input type="checkbox">break</label></div></div><div><div>:502312A0008310 STK STK STK POP K9:nop            [000]</div><div>SFD:403       [4]=F= 0+ [0]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 3F7</div><div><label><input type="checkbox">break</label></div></div><div><div>:502332A0008310 STK STK STK POP K9:nop            [000]</div><div>SFD:413       [4]=F=~0+ [0]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 3F8</div><div><label><input type="checkbox">break</label></div></div><div><div>:F0011198C9C210 uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:401           F= 0+ [0]    CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 3F9</div><div><label><input type="checkbox">break</label></div></div><div><div>:C1CB721BFD8220 DIR DIR DIR --- K9:nop            [3FD]</div><div>SFD:433       [9]=F= 0| [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 3FA</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0010219008250 DIR DIR DIR --- K9:nop            [100]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 3FB</div><div><label><input type="checkbox">break</label></div></div><div><div>:C1CB7198CD8220 uPC uPC DIR --- K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:433       [9]=F= 0| [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 3FC</div><div><label><input type="checkbox">break</label></div></div><div><div>:C031021ACE8180 DIR DIR DIR --- K9:nop            [2CE]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:BusCtl:AddrU/D=0   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3FD</div><div><label><input type="checkbox">break</label></div></div><div><div>:440172A0008010 STK STK STK POP K9:nop            [000]</div><div>SFD:431           F= 0| [8]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 3FE</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021A9D8800 DIR DIR DIR --- K9:nop            [29D]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 3FF</div><div><label><input type="checkbox">break</label></div></div><div><div>:44017202E7C010 DIR DIR DIR POP K9:nop            [2E7]</div><div>SFD:431           F= 0| [8]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 400</div><div><label><input type="checkbox">break</label></div></div><div><div>:402B921DB88000 DIR DIR DIR --- K9:nop            [5B8]</div><div>SFD:443       [5]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 401</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFE36041A uPC uPC uPC --- K9:(6)MemFault    [636]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 402</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330C00 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 403</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 404</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFC66001A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 405</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021BB88300 DIR DIR DIR --- K9:nop            [3B8]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 406</div><div><label><input type="checkbox">break</label></div></div><div><div>:408117FF7E441A uPC uPC uPC --- K9:(6)MemFault    [77E]</div><div>SFD:501           F= D+ [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 407</div><div><label><input type="checkbox">break</label></div></div><div><div>:F101061BC0C210 DIR DIR DIR --- K9:nop            [3C0]</div><div>SFD:101           F= [2]+ [0]  CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 408</div><div><label><input type="checkbox">break</label></div></div><div><div>:419373FF850000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:433       [2]=F= 0| [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 409</div><div><label><input type="checkbox">break</label></div></div><div><div>:414B17F87F802D uPC uPC uPC --- K9:nop            [07F]</div><div>SFD:503       [9]=F= D+ [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(80)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 40A</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021C1C8000 DIR DIR DIR --- K9:nop            [41C]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 40B</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8060000 uPC uPC uPC --- K9:(6)MemFault    [006]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 40C</div><div><label><input type="checkbox">break</label></div></div><div><div>:00010210028000 DIR AHR DIR PSH K9:nop            [002]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 40D</div><div><label><input type="checkbox">break</label></div></div><div><div>:40826FF800C380 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:332 F=[1] [0]=   0| [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 40E</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102A0138870 STK STK STK POP K9:nop            [013]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=LZ  cM=S   cF=.     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 40F</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 410</div><div><label><input type="checkbox">break</label></div></div><div><div>:40137E1B63840A DIR DIR DIR --- K9:nop            [363]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 411</div><div><label><input type="checkbox">break</label></div></div><div><div>:444B73FE360400 uPC uPC uPC --- K9:(6)MemFault    [636]</div><div>SFD:433       [9]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 412</div><div><label><input type="checkbox">break</label></div></div><div><div>:40137FFE33000A uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 413</div><div><label><input type="checkbox">break</label></div></div><div><div>:42CB87FF857420 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:143       [9]=F= [5]&amp; [9]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:RIdx=F       E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 414</div><div><label><input type="checkbox">break</label></div></div><div><div>:408117FC66401A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:501           F= D+ [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 415</div><div><label><input type="checkbox">break</label></div></div><div><div>:F103061BBC8310 DIR DIR DIR --- K9:nop            [3BC]</div><div>SFD:103       [0]=F= [2]+ [0]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 416</div><div><label><input type="checkbox">break</label></div></div><div><div>:488157FF7E441A uPC uPC uPC --- K9:(6)MemFault    [77E]</div><div>SFD:521           F= D+~[1]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 417</div><div><label><input type="checkbox">break</label></div></div><div><div>:F101461BC0C210 DIR DIR DIR --- K9:nop            [3C0]</div><div>SFD:121           F= [2]+~[0]  CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 418</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003921C1A8000 DIR DIR DIR --- K9:nop            [41A]</div><div>SFD:443       [0]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 419</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021CA08000 DIR DIR DIR --- K9:nop            [4A0]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 41A</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B921C088000 DIR DIR DIR --- K9:nop            [408]</div><div>SFD:443       [1]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 41B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198CE8000 uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 41C</div><div><label><input type="checkbox">break</label></div></div><div><div>:40007FFF854001 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:730       Q=  F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 41D</div><div><label><input type="checkbox">break</label></div></div><div><div>:41013198C9C000 uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:411           F=~0+ [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 41E</div><div><label><input type="checkbox">break</label></div></div><div><div>:411B3204088000 DIR DIR DIR POP K9:nop            [408]</div><div>SFD:413       [3]=F=~0+ [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 41F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4381321F53C000 DIR DIR DIR --- K9:nop            [753]</div><div>SFD:411           F=~0+ [7]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 420</div><div><label><input type="checkbox">break</label></div></div><div><div>:52230598CA8010 uPC uPC DIR --- K9:nop            [0CA] |1:ALUF.S</div><div>SFD:103       [4]=F= [4]+ [4]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 421</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198CE8000 uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 422</div><div><label><input type="checkbox">break</label></div></div><div><div>:418117E000C01A uPC uPC uPC POP K9:nop            [000]</div><div>SFD:501           F= D+ [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 423</div><div><label><input type="checkbox">break</label></div></div><div><div>:501107FC660310 uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:101           F= [0]+ [2]  CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 424</div><div><label><input type="checkbox">break</label></div></div><div><div>:42C087F8008C20 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:140       Q=  F= [5]&amp; [8]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 425</div><div><label><input type="checkbox">break</label></div></div><div><div>:C04B6A1AB48F50 DIR DIR DIR --- K9:nop            [2B4]</div><div>SFD:233       [9]=F= 0| Q      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:Lv   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 426</div><div><label><input type="checkbox">break</label></div></div><div><div>:408197FF7E441A uPC uPC uPC --- K9:(6)MemFault    [77E]</div><div>SFD:541           F= D&amp; [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 427</div><div><label><input type="checkbox">break</label></div></div><div><div>:E101861B0EC210 DIR DIR DIR --- K9:nop            [30E]</div><div>SFD:141           F= [2]&amp; [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 428</div><div><label><input type="checkbox">break</label></div></div><div><div>:408A17F8F78C4D uPC uPC uPC --- K9:nop            [0F7]</div><div>SFD:502 F=[1] [1]=   D+ [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(08)  R:RI   K11:                   H11:WorkAddr_LDH   E6:PTA=F        E7:           </div></div></div><div class="regs"><div><div>μOp 429</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021C388F50 DIR DIR DIR --- K9:nop            [438]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 42A</div><div><label><input type="checkbox">break</label></div></div><div><div>:420B661CC38200 DIR DIR DIR --- K9:nop            [4C3]</div><div>SFD:133       [1]=F= [4]| [1]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 42B</div><div><label><input type="checkbox">break</label></div></div><div><div>:4403061C2A8000 DIR DIR DIR --- K9:nop            [42A]</div><div>SFD:103       [0]=F= [8]+ [0]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 42C</div><div><label><input type="checkbox">break</label></div></div><div><div>:400673F8008000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[0]=F= 0| [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 42D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4004FE1C888F5B DIR DIR DIR --- K9:nop            [488]</div><div>SFD:774 &gt;&gt;Q &gt;&gt;[0]=F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=R_H14      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 42E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003921C308000 DIR DIR DIR --- K9:nop            [430]</div><div>SFD:443       [0]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 42F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003FFF880800D uPC uPC uPC --- K9:nop            [080]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(7F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 430</div><div><label><input type="checkbox">break</label></div></div><div><div>:401187FE334000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:141           F= [0]&amp; [2]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 431</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C9F400 uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 432</div><div><label><input type="checkbox">break</label></div></div><div><div>:4013EE04308000 DIR DIR DIR POP K9:nop            [430]</div><div>SFD:373       [2]=F=~0^ [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 433</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFFF80A802D uPC uPC uPC --- K9:nop            [00A]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F5)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 434</div><div><label><input type="checkbox">break</label></div></div><div><div>:E00103FC660000 uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 435</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0017E1E448011 DIR DIR DIR --- K9:nop            [644]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 436</div><div><label><input type="checkbox">break</label></div></div><div><div>:408177FF7E441A uPC uPC uPC --- K9:(6)MemFault    [77E]</div><div>SFD:531           F= D| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 437</div><div><label><input type="checkbox">break</label></div></div><div><div>:E101661B0EC210 DIR DIR DIR --- K9:nop            [30E]</div><div>SFD:131           F= [2]| [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 438</div><div><label><input type="checkbox">break</label></div></div><div><div>:40007E1C2C8008 DIR DIR DIR --- K9:nop            [42C]</div><div>SFD:730       Q=  F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=PA         R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 439</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7FFC660002 uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_H       R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 43A</div><div><label><input type="checkbox">break</label></div></div><div><div>:408BD7980F800D uPC uPC DIR --- K9:nop            [00F]</div><div>SFD:563       [1]=F= D^ [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F0)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 43B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219018400 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 43C</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 43D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021FE0EF50 DIR DIR DIR --- K9:nop            [7E0]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 43E</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E1A0C8013 DIR DIR DIR --- K9:nop            [20C]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 43F</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037FFF85400A uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 440</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B7E1BDA8003 DIR DIR DIR --- K9:nop            [3DA]</div><div>SFD:733       [3]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 441</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 442</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 443</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7FFE36040A uPC uPC uPC --- K9:(6)MemFault    [636]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 444</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 445</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021C7EF400 DIR DIR DIR --- K9:nop            [47E]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 446</div><div><label><input type="checkbox">break</label></div></div><div><div>:4081D7FF7E441A uPC uPC uPC --- K9:(6)MemFault    [77E]</div><div>SFD:561           F= D^ [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 447</div><div><label><input type="checkbox">break</label></div></div><div><div>:E101C61B0EC210 DIR DIR DIR --- K9:nop            [30E]</div><div>SFD:161           F= [2]^ [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 448</div><div><label><input type="checkbox">break</label></div></div><div><div>:40232FFF854280 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:313       [4]=F=~0+ [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:PTR_WR             H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 449</div><div><label><input type="checkbox">break</label></div></div><div><div>:41817198CA8040 uPC uPC DIR --- K9:nop            [0CA] |1:ALUF.S</div><div>SFD:431           F= 0| [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:PTA=F        E7:           </div></div></div><div class="regs"><div><div>μOp 44A</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021D098F50 DIR DIR DIR --- K9:nop            [509]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 44B</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FE182E802D DIR DIR DIR --- K9:nop            [02E]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(D1)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 44C</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE3B0000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [63B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 44D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021957EF50 DIR DIR DIR --- K9:nop            [157]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 44E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4201B7F80C806D uPC uPC uPC --- K9:nop            [00C]</div><div>SFD:551           F=~D&amp; [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(F3)  R:RI   K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 44F</div><div><label><input type="checkbox">break</label></div></div><div><div>:42017259D08060 DIR DIR AHR --- K9:nop            [1D0]</div><div>SFD:431           F= 0| [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 450</div><div><label><input type="checkbox">break</label></div></div><div><div>:40AB73FF850000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:433       [5]=F= 0| [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 451</div><div><label><input type="checkbox">break</label></div></div><div><div>:413B721CD38000 DIR DIR DIR --- K9:nop            [4D3]</div><div>SFD:433       [7]=F= 0| [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 452</div><div><label><input type="checkbox">break</label></div></div><div><div>:491907F800C010 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:101           F= [2]+ [3]  CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 453</div><div><label><input type="checkbox">break</label></div></div><div><div>:508113F8008310 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:401           F= 0+ [1]    CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 454</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF850C00 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 455</div><div><label><input type="checkbox">break</label></div></div><div><div>:400192A000C050 STK STK STK POP K9:nop            [000]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 456</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFF7E441A uPC uPC uPC --- K9:(6)MemFault    [77E]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 457</div><div><label><input type="checkbox">break</label></div></div><div><div>:E101721B0EC210 DIR DIR DIR --- K9:nop            [30E]</div><div>SFD:431           F= 0| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 458</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7FFE26000A uPC uPC uPC --- K9:(6)MemFault    [626]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 459</div><div><label><input type="checkbox">break</label></div></div><div><div>:019D721D088000 DIR AHR DIR --- K9:nop            [508]</div><div>SFD:435     &gt;&gt;[3]=F= 0| [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 45A</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFE1E2EE02D DIR DIR DIR --- K9:nop            [62E]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(D1)  R:RI   K11:                   H11:               E6:RIdx=F       E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 45B</div><div><label><input type="checkbox">break</label></div></div><div><div>:419D73FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:435     &gt;&gt;[3]=F= 0| [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 45C</div><div><label><input type="checkbox">break</label></div></div><div><div>:419D739808EF50 uPC uPC DIR --- K9:nop            [008]</div><div>SFD:435     &gt;&gt;[3]=F= 0| [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 45D</div><div><label><input type="checkbox">break</label></div></div><div><div>:431D7198CA8000 uPC uPC DIR --- K9:nop            [0CA] |1:ALUF.S</div><div>SFD:435     &gt;&gt;[3]=F= 0| [6]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 45E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4201B7F80C806D uPC uPC uPC --- K9:nop            [00C]</div><div>SFD:551           F=~D&amp; [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(F3)  R:RI   K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 45F</div><div><label><input type="checkbox">break</label></div></div><div><div>:40236A59D08000 DIR DIR AHR --- K9:nop            [1D0]</div><div>SFD:233       [4]=F= 0| Q      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 460</div><div><label><input type="checkbox">break</label></div></div><div><div>:40B3A7FF850000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:153       [6]=F=~[1]&amp; [6]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 461</div><div><label><input type="checkbox">break</label></div></div><div><div>:E03367F8008000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:133       [6]=F= [0]| [6]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 462</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0017FF8008011 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 463</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FF8008311 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 464</div><div><label><input type="checkbox">break</label></div></div><div><div>:418173F8008C40 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:431           F= 0| [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:PTA=F        E7:           </div></div></div><div class="regs"><div><div>μOp 465</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219008050 DIR DIR DIR --- K9:nop            [100]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 466</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021E678F50 DIR DIR DIR --- K9:nop            [667]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 467</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021C658300 DIR DIR DIR --- K9:nop            [465]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 468</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8088070 uPC uPC uPC --- K9:nop            [008]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=.   cM=.   cF=1     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 469</div><div><label><input type="checkbox">break</label></div></div><div><div>:4000FFFF850009 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:770       Q=  F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=CCR_DSense R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 46A</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FFF80E802D uPC uPC uPC --- K9:nop            [00E]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(F1)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 46B</div><div><label><input type="checkbox">break</label></div></div><div><div>:E30173F811C070 uPC uPC uPC --- K9:nop            [011]</div><div>SFD:431           F= 0| [6]    CIn=0    SIn:alu.s cV=Z   cM=S   cF=.     cL=.       </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:CondRegLD    E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 46C</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0397E1BE38191 DIR DIR DIR --- K9:nop            [3E3]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:BusCtl:AddrU/D=1   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 46D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4223061C9E8000 DIR DIR DIR --- K9:nop            [49E]</div><div>SFD:103       [4]=F= [4]+ [4]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 46E</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE3B0000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [63B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 46F</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 470</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037FFFAE040A uPC uPC uPC --- K9:(6)MemFault    [7AE]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 471</div><div><label><input type="checkbox">break</label></div></div><div><div>:420173FE3B4000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [63B]</div><div>SFD:431           F= 0| [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 472</div><div><label><input type="checkbox">break</label></div></div><div><div>:000102120AE000 DIR AHR DIR PSH K9:nop            [20A]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 473</div><div><label><input type="checkbox">break</label></div></div><div><div>:403103FE6C0180 uPC uPC uPC --- K9:(4)Ad=REG/pbit [66C]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=0   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 474</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 475</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001721BF38390 DIR DIR DIR --- K9:nop            [3F3]</div><div>SFD:431           F= 0| [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 476</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B7FFF8E000A uPC uPC uPC --- K9:(6)MemFault    [78E]</div><div>SFD:733       [3]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 477</div><div><label><input type="checkbox">break</label></div></div><div><div>:40239210FE8000 DIR DIR DIR PSH K9:nop            [0FE]</div><div>SFD:443       [4]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 478</div><div><label><input type="checkbox">break</label></div></div><div><div>:40436A10F08000 DIR DIR DIR PSH K9:nop            [0F0]</div><div>SFD:233       [8]=F= 0| Q      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 479</div><div><label><input type="checkbox">break</label></div></div><div><div>:403B6A1AC78000 DIR DIR DIR --- K9:nop            [2C7]</div><div>SFD:233       [7]=F= 0| Q      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 47A</div><div><label><input type="checkbox">break</label></div></div><div><div>:402B9214EF8000 DIR DIR DIR PSH K9:nop            [4EF]</div><div>SFD:443       [5]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 47B</div><div><label><input type="checkbox">break</label></div></div><div><div>:41CB17F87F8F5D uPC uPC uPC --- K9:nop            [07F]</div><div>SFD:503       [9]=F= D+ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(80)  R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 47C</div><div><label><input type="checkbox">break</label></div></div><div><div>:41A37210108400 DIR DIR DIR PSH K9:nop            [010]</div><div>SFD:433       [4]=F= 0| [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 47D</div><div><label><input type="checkbox">break</label></div></div><div><div>:48430E1C188050 DIR DIR DIR --- K9:nop            [418]</div><div>SFD:303       [8]=F= 0+ [8]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 47E</div><div><label><input type="checkbox">break</label></div></div><div><div>:40137FFC66000A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 47F</div><div><label><input type="checkbox">break</label></div></div><div><div>:400192A000C000 STK STK STK POP K9:nop            [000]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 480</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0017E1C848231 DIR DIR DIR --- K9:nop            [484]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv|1 K11:REG_WR(R)          H11:               E6:Level=F      E7:           </div></div></div><div class="regs"><div><div>μOp 481</div><div><label><input type="checkbox">break</label></div></div><div><div>:4000921BD98000 DIR DIR DIR --- K9:nop            [3D9]</div><div>SFD:440       Q=  F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 482</div><div><label><input type="checkbox">break</label></div></div><div><div>:40019219058010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 483</div><div><label><input type="checkbox">break</label></div></div><div><div>:4101721BD8C000 DIR DIR DIR --- K9:nop            [3D8]</div><div>SFD:431           F= 0| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 484</div><div><label><input type="checkbox">break</label></div></div><div><div>:E48173F8008020 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:431           F= 0| [9]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 485</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B7E1C909C11 DIR DIR DIR --- K9:nop            [490]</div><div>SFD:733       [3]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:NibSwap        E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 486</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B7FFF8E400A uPC uPC uPC --- K9:(6)MemFault    [78E]</div><div>SFD:733       [3]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 487</div><div><label><input type="checkbox">break</label></div></div><div><div>:40239198C19C00 uPC uPC DIR --- K9:nop            [0C1] |2:ALUF.Z</div><div>SFD:443       [4]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:NibSwap        E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 488</div><div><label><input type="checkbox">break</label></div></div><div><div>:40016BF8008390 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:231           F= 0| Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 489</div><div><label><input type="checkbox">break</label></div></div><div><div>:41817198CA8040 uPC uPC DIR --- K9:nop            [0CA] |1:ALUF.S</div><div>SFD:431           F= 0| [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:PTA=F        E7:           </div></div></div><div class="regs"><div><div>μOp 48A</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021CC08800 DIR DIR DIR --- K9:nop            [4C0]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 48B</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFE1D1E882D DIR DIR DIR --- K9:nop            [51E]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(E1)  R:RI   K11:                   H11:WT_START       E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 48C</div><div><label><input type="checkbox">break</label></div></div><div><div>:420197F8F3806D uPC uPC uPC --- K9:nop            [0F3]</div><div>SFD:541           F= D&amp; [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(0C)  R:RI   K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 48D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4201725D908060 DIR DIR AHR --- K9:nop            [590]</div><div>SFD:431           F= 0| [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 48E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003FFF80F800D uPC uPC uPC --- K9:nop            [00F]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F0)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 48F</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E1CEB8013 DIR DIR DIR --- K9:nop            [4EB]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 490</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F9028070 uPC uPC uPC --- K9:nop            [102]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=R.V cM=R.M cF=Res.5 cL=R.L     </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 491</div><div><label><input type="checkbox">break</label></div></div><div><div>:4083961C608000 DIR DIR DIR --- K9:nop            [460]</div><div>SFD:543       [0]=F= D&amp; [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 492</div><div><label><input type="checkbox">break</label></div></div><div><div>:424BB7E00E842D uPC uPC uPC POP K9:nop            [00E]</div><div>SFD:553       [9]=F=~D&amp; [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F1)  R:RI   K11:                   H11:RD_START       E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 493</div><div><label><input type="checkbox">break</label></div></div><div><div>:E00103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 494</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B7FFF857401 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [3]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 495</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0037FFE36041A uPC uPC uPC --- K9:(6)MemFault    [636]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:Lv   K11:                   H11:RD_START       E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 496</div><div><label><input type="checkbox">break</label></div></div><div><div>:40137FFE330C01 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 497</div><div><label><input type="checkbox">break</label></div></div><div><div>:42017219478020 DIR DIR DIR --- K9:nop            [147]</div><div>SFD:431           F= 0| [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 498</div><div><label><input type="checkbox">break</label></div></div><div><div>:40137FFC66002A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 499</div><div><label><input type="checkbox">break</label></div></div><div><div>:4901121DCD8220 DIR DIR DIR --- K9:nop            [5CD]</div><div>SFD:401           F= 0+ [2]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:REG_WR(R)          H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 49A</div><div><label><input type="checkbox">break</label></div></div><div><div>:4200B7F803800D uPC uPC uPC --- K9:nop            [003]</div><div>SFD:550       Q=  F=~D&amp; [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(FC)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 49B</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FBF802C00D uPC uPC uPC --- K9:nop            [002]</div><div>SFD:671           F=~D^ Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(FD)  R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 49C</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198CD8000 uPC uPC DIR --- K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 49D</div><div><label><input type="checkbox">break</label></div></div><div><div>:400192A000C000 STK STK STK POP K9:nop            [000]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 49E</div><div><label><input type="checkbox">break</label></div></div><div><div>:40AB721CA98000 DIR DIR DIR --- K9:nop            [4A9]</div><div>SFD:433       [5]=F= 0| [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 49F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001E61C50C000 DIR DIR DIR --- K9:nop            [450]</div><div>SFD:171           F=~[0]^ [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 4A0</div><div><label><input type="checkbox">break</label></div></div><div><div>:40067214CE8000 DIR DIR DIR PSH K9:nop            [4CE]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[0]=F= 0| [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4A1</div><div><label><input type="checkbox">break</label></div></div><div><div>:52230414CE8000 DIR DIR DIR PSH K9:nop            [4CE] |1:ALUF.S</div><div>SFD:103       [4]=F= [4]+ [4]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4A2</div><div><label><input type="checkbox">break</label></div></div><div><div>:52230414CE8000 DIR DIR DIR PSH K9:nop            [4CE] |1:ALUF.S</div><div>SFD:103       [4]=F= [4]+ [4]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4A3</div><div><label><input type="checkbox">break</label></div></div><div><div>:52230414CE8000 DIR DIR DIR PSH K9:nop            [4CE] |1:ALUF.S</div><div>SFD:103       [4]=F= [4]+ [4]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4A4</div><div><label><input type="checkbox">break</label></div></div><div><div>:522307FF850000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:103       [4]=F= [4]+ [4]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4A5</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010014CE8000 DIR DIR DIR PSH K9:nop            [4CE] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4A6</div><div><label><input type="checkbox">break</label></div></div><div><div>:52230414CE8000 DIR DIR DIR PSH K9:nop            [4CE] |1:ALUF.S</div><div>SFD:103       [4]=F= [4]+ [4]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4A7</div><div><label><input type="checkbox">break</label></div></div><div><div>:52230414CE8000 DIR DIR DIR PSH K9:nop            [4CE] |1:ALUF.S</div><div>SFD:103       [4]=F= [4]+ [4]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4A8</div><div><label><input type="checkbox">break</label></div></div><div><div>:52230598CA8000 uPC uPC DIR --- K9:nop            [0CA] |1:ALUF.S</div><div>SFD:103       [4]=F= [4]+ [4]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4A9</div><div><label><input type="checkbox">break</label></div></div><div><div>:413B721D638000 DIR DIR DIR --- K9:nop            [563]</div><div>SFD:433       [7]=F= 0| [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4AA</div><div><label><input type="checkbox">break</label></div></div><div><div>:4C03261C20C000 DIR DIR DIR --- K9:nop            [420]</div><div>SFD:113       [0]=F=~[8]+ [0]  CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 4AB</div><div><label><input type="checkbox">break</label></div></div><div><div>:4403061C20C000 DIR DIR DIR --- K9:nop            [420]</div><div>SFD:103       [0]=F= [8]+ [0]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 4AC</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4AD</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4AE</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003FFF87F800D uPC uPC uPC --- K9:nop            [07F]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(80)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4AF</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4B0</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 4B1</div><div><label><input type="checkbox">break</label></div></div><div><div>:400397FF4E000A uPC uPC uPC --- K9:(6)MemFault    [74E]</div><div>SFD:543       [0]=F= D&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4B2</div><div><label><input type="checkbox">break</label></div></div><div><div>:480117F830C00D uPC uPC uPC --- K9:nop            [030]</div><div>SFD:501           F= D+ [0]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RCnst(CF)  R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 4B3</div><div><label><input type="checkbox">break</label></div></div><div><div>:41AB7198C68000 uPC uPC DIR --- K9:nop            [0C6] |1:ALUF.S</div><div>SFD:433       [5]=F= 0| [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4B4</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFF850311 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 4B5</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021BE68C00 DIR DIR DIR --- K9:nop            [3E6]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4B6</div><div><label><input type="checkbox">break</label></div></div><div><div>:4801179848C00D uPC uPC DIR --- K9:nop            [048]</div><div>SFD:501           F= D+ [0]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RCnst(B7)  R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 4B7</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021C688000 DIR DIR DIR --- K9:nop            [468]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4B8</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198CA8000 uPC uPC DIR --- K9:nop            [0CA] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4B9</div><div><label><input type="checkbox">break</label></div></div><div><div>:40132E1D14C000 DIR DIR DIR --- K9:nop            [514]</div><div>SFD:313       [2]=F=~0+ [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 4BA</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021C688000 DIR DIR DIR --- K9:nop            [468]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4BB</div><div><label><input type="checkbox">break</label></div></div><div><div>:480117F83AC00D uPC uPC uPC --- K9:nop            [03A]</div><div>SFD:501           F= D+ [0]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RCnst(C5)  R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 4BC</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198CE8000 uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4BD</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0017E1CB48011 DIR DIR DIR --- K9:nop            [4B4]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 4BE</div><div><label><input type="checkbox">break</label></div></div><div><div>:4801361DBEC00D DIR DIR DIR --- K9:nop            [5BE]</div><div>SFD:511           F=~D+ [0]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RCnst(41)  R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 4BF</div><div><label><input type="checkbox">break</label></div></div><div><div>:4023961DF0800D DIR DIR DIR --- K9:nop            [5F0]</div><div>SFD:543       [4]=F= D&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4C0</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FDCC0000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [5CC]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4C1</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 4C2</div><div><label><input type="checkbox">break</label></div></div><div><div>:40A22E1C28C010 DIR DIR DIR --- K9:nop            [428]</div><div>SFD:312 F=[1] [4]=  ~0+ [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 4C3</div><div><label><input type="checkbox">break</label></div></div><div><div>:40132FFF854000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:313       [2]=F=~0+ [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 4C4</div><div><label><input type="checkbox">break</label></div></div><div><div>:414B17F87F802D uPC uPC uPC --- K9:nop            [07F]</div><div>SFD:503       [9]=F= D+ [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(80)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 4C5</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C68000 uPC uPC DIR --- K9:nop            [0C6] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4C6</div><div><label><input type="checkbox">break</label></div></div><div><div>:40007E1CA08001 DIR DIR DIR --- K9:nop            [4A0]</div><div>SFD:730       Q=  F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4C7</div><div><label><input type="checkbox">break</label></div></div><div><div>:480117F80AC00D uPC uPC uPC --- K9:nop            [00A]</div><div>SFD:501           F= D+ [0]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RCnst(F5)  R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 4C8</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010190CA8000 uPC uPC DIR PSH K9:nop            [0CA] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4C9</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F5C8000 DIR DIR DIR --- K9:nop            [75C]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4CA</div><div><label><input type="checkbox">break</label></div></div><div><div>:400336A0B7800D STK STK STK POP K9:nop            [0B7]</div><div>SFD:513       [0]=F=~D+ [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(48)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4CB</div><div><label><input type="checkbox">break</label></div></div><div><div>:400336A0B0800D STK STK STK POP K9:nop            [0B0]</div><div>SFD:513       [0]=F=~D+ [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(4F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4CC</div><div><label><input type="checkbox">break</label></div></div><div><div>:420197F8F3806D uPC uPC uPC --- K9:nop            [0F3]</div><div>SFD:541           F= D&amp; [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(0C)  R:RI   K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 4CD</div><div><label><input type="checkbox">break</label></div></div><div><div>:40236A5D908060 DIR DIR AHR --- K9:nop            [590]</div><div>SFD:233       [4]=F= 0| Q      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 4CE</div><div><label><input type="checkbox">break</label></div></div><div><div>:4C0626A008C070 STK STK STK POP K9:nop            [008]</div><div>SFD:116 &lt;&lt;Q &lt;&lt;[0]=F=~[8]+ [0]  CIn=1    SIn:AFL.C cV=.   cM=.   cF=1     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 4CF</div><div><label><input type="checkbox">break</label></div></div><div><div>:440606A008C070 STK STK STK POP K9:nop            [008]</div><div>SFD:106 &lt;&lt;Q &lt;&lt;[0]=F= [8]+ [0]  CIn=0    SIn:0     cV=.   cM=.   cF=1     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 4D0</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4D1</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C2F400 uPC uPC DIR --- K9:nop            [0C2] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 4D2</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021CD59C0A DIR DIR DIR --- K9:nop            [4D5]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:NibSwap        E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4D3</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B97FF85002A uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:543       [9]=F= D&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 4D4</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021CD68000 DIR DIR DIR --- K9:nop            [4D6]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4D5</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B97FF850020 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:543       [9]=F= D&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 4D6</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FC820000 uPC uPC uPC --- K9:(2)RIR.0       [482]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4D7</div><div><label><input type="checkbox">break</label></div></div><div><div>:E00103FC660000 uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4D8</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0137D98CE8001 uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4D9</div><div><label><input type="checkbox">break</label></div></div><div><div>:502B0FF8008310 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:303       [5]=F= 0+ [5]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 4DA</div><div><label><input type="checkbox">break</label></div></div><div><div>:419307F800CC10 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:103       [2]=F= [3]+ [2]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 4DB</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8008050 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 4DC</div><div><label><input type="checkbox">break</label></div></div><div><div>:500B0FF8008310 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:303       [1]=F= 0+ [1]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 4DD</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102A0008C00 STK STK STK POP K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4DE</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7E1C9A8001 DIR DIR DIR --- K9:nop            [49A]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4DF</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7EA0008001 STK STK STK POP K9:nop            [000]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4E0</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00B7FF8048471 uPC uPC uPC --- K9:nop            [004]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0     cV=.   cM=.   cF=0     cL=.       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:RD_START       E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 4E1</div><div><label><input type="checkbox">break</label></div></div><div><div>:40237FFE430001 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:733       [4]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4E2</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF856000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 4E3</div><div><label><input type="checkbox">break</label></div></div><div><div>:408397FF3E000A uPC uPC uPC --- K9:(6)MemFault    [73E]</div><div>SFD:543       [0]=F= D&amp; [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4E4</div><div><label><input type="checkbox">break</label></div></div><div><div>:4039061F50C010 DIR DIR DIR --- K9:nop            [750]</div><div>SFD:101           F= [0]+ [7]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 4E5</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE431000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_Count E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4E6</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF856F50 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 4E7</div><div><label><input type="checkbox">break</label></div></div><div><div>:411377FE26000A uPC uPC uPC --- K9:(6)MemFault    [626]</div><div>SFD:533       [2]=F= D| [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4E8</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E1E3C839A DIR DIR DIR --- K9:nop            [63C]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 4E9</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00B7E1BC48001 DIR DIR DIR --- K9:nop            [3C4]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4EA</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FFF80E802D uPC uPC uPC --- K9:nop            [00E]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(F1)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 4EB</div><div><label><input type="checkbox">break</label></div></div><div><div>:E003F7F8008212 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:573       [0]=F=~D^ [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_H       R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 4EC</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00102A0008200 STK STK STK POP K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4ED</div><div><label><input type="checkbox">break</label></div></div><div><div>:43BA7FF8008011 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:732 F=[7] [7]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 4EE</div><div><label><input type="checkbox">break</label></div></div><div><div>:428173F8008310 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:431           F= 0| [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 4EF</div><div><label><input type="checkbox">break</label></div></div><div><div>:410173F8008C10 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:431           F= 0| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 4F0</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF850050 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 4F1</div><div><label><input type="checkbox">break</label></div></div><div><div>:408173F8008310 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 4F2</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102A0008C00 STK STK STK POP K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4F3</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4F4</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF856F50 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 4F5</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037FFF0E040A uPC uPC uPC --- K9:(6)MemFault    [70E]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4F6</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B2FFE435000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:313       [3]=F=~0+ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_Count E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 4F7</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021DECEF50 DIR DIR DIR --- K9:nop            [5EC]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 4F8</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B2D98C9C000 uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:313       [3]=F=~0+ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 4F9</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FDCC0000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [5CC]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4FA</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198CDEF50 uPC uPC DIR --- K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 4FB</div><div><label><input type="checkbox">break</label></div></div><div><div>:403103FDCC0180 uPC uPC uPC --- K9:(4)Ad=REG/pbit [5CC]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=0   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4FC</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F28EF50 DIR DIR DIR --- K9:nop            [728]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 4FD</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8009000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_Count E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4FE</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102180B8400 DIR DIR DIR --- K9:nop            [00B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 4FF</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E19D19013 DIR DIR DIR --- K9:nop            [1D1]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:WorkAddr_Count E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 500</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003FE1FB2800B DIR DIR DIR --- K9:nop            [7B2]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=R_H14      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 501</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A81161A61C411 DIR DIR DIR --- K9:nop            [261]</div><div>SFD:501           F= D+ [5]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 502</div><div><label><input type="checkbox">break</label></div></div><div><div>:408173FE430010 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 503</div><div><label><input type="checkbox">break</label></div></div><div><div>:408A1798F7EC4D uPC uPC DIR --- K9:nop            [0F7]</div><div>SFD:502 F=[1] [1]=   D+ [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(08)  R:RI   K11:                   H11:WorkAddr_LDH   E6:PTA=F        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 504</div><div><label><input type="checkbox">break</label></div></div><div><div>:40090219018180 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:IntEN=1     H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 505</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219018180 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:IntEN=0     H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 506</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021C488F50 DIR DIR DIR --- K9:nop            [448]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 507</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017F99F6141A uPC uPC DIR --- K9:(6)MemFault    [1F6]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:MemAddr_Count  E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 508</div><div><label><input type="checkbox">break</label></div></div><div><div>:40A57213E08000 DIR DIR DIR PSH K9:nop            [3E0]</div><div>SFD:435     &gt;&gt;[4]=F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 509</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021D028400 DIR DIR DIR --- K9:nop            [502]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 50A</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFE1C3E802D DIR DIR DIR --- K9:nop            [43E]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(C1)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 50B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40237FFF850301 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [4]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:WA_LD              H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 50C</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FE148E802D DIR DIR DIR PSH K9:nop            [48E]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(71)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 50D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021FFE9C50 DIR DIR DIR --- K9:nop            [7FE]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:NibSwap        E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 50E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021BEC8000 DIR DIR DIR --- K9:nop            [3EC]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 50F</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFE1AAE802D DIR DIR DIR --- K9:nop            [2AE]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(51)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 510</div><div><label><input type="checkbox">break</label></div></div><div><div>:40737E1D508001 DIR DIR DIR --- K9:nop            [550]</div><div>SFD:733       [E]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 511</div><div><label><input type="checkbox">break</label></div></div><div><div>:4281561A61C411 DIR DIR DIR --- K9:nop            [261]</div><div>SFD:521           F= D+~[5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 512</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B72185B8420 DIR DIR DIR --- K9:nop            [05B]</div><div>SFD:433       [9]=F= 0| [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 513</div><div><label><input type="checkbox">break</label></div></div><div><div>:40432E1E5EC200 DIR DIR DIR --- K9:nop            [65E]</div><div>SFD:313       [8]=F=~0+ [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:REG_WR(R)          H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 514</div><div><label><input type="checkbox">break</label></div></div><div><div>:483B0D98C28020 uPC uPC DIR --- K9:nop            [0C2] |1:ALUF.S</div><div>SFD:303       [7]=F= 0+ [7]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 515</div><div><label><input type="checkbox">break</label></div></div><div><div>:41CB361580802D DIR DIR DIR PSH K9:nop            [580]</div><div>SFD:513       [9]=F=~D+ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(7F)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 516</div><div><label><input type="checkbox">break</label></div></div><div><div>:40019215238010 DIR DIR DIR PSH K9:nop            [523]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 517</div><div><label><input type="checkbox">break</label></div></div><div><div>:00010218088000 DIR AHR DIR --- K9:nop            [008]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 518</div><div><label><input type="checkbox">break</label></div></div><div><div>:40A57213E08000 DIR DIR DIR PSH K9:nop            [3E0]</div><div>SFD:435     &gt;&gt;[4]=F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 519</div><div><label><input type="checkbox">break</label></div></div><div><div>:40A22E1C28C010 DIR DIR DIR --- K9:nop            [428]</div><div>SFD:312 F=[1] [4]=  ~0+ [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 51A</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001E614CCC000 DIR DIR DIR PSH K9:nop            [4CC]</div><div>SFD:171           F=~[0]^ [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 51B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E14EA8013 DIR DIR DIR PSH K9:nop            [4EA]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 51C</div><div><label><input type="checkbox">break</label></div></div><div><div>:40396E14EE8010 DIR DIR DIR PSH K9:nop            [4EE]</div><div>SFD:331           F= 0| [7]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 51D</div><div><label><input type="checkbox">break</label></div></div><div><div>:001392180A8010 DIR AHR DIR --- K9:nop            [00A]</div><div>SFD:443       [2]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 51E</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FDCC0000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [5CC]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 51F</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF856000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 520</div><div><label><input type="checkbox">break</label></div></div><div><div>:E001021CBD8000 DIR DIR DIR --- K9:nop            [4BD]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 521</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00102B8258670 STK STK STK --- K9:nop            [025]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=Z   cM=S   cF=0     cL=0       </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:RD_START       E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 522</div><div><label><input type="checkbox">break</label></div></div><div><div>:400193F8008010 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 523</div><div><label><input type="checkbox">break</label></div></div><div><div>:4023FFF810800D uPC uPC uPC --- K9:nop            [010]</div><div>SFD:773       [4]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(EF)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 524</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFFF880802D uPC uPC uPC --- K9:nop            [080]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(7F)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 525</div><div><label><input type="checkbox">break</label></div></div><div><div>:40232FFF854200 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:313       [4]=F=~0+ [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:REG_WR(R)          H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 526</div><div><label><input type="checkbox">break</label></div></div><div><div>:484B0D98C58020 uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:303       [9]=F= 0+ [9]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 527</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102A0008000 STK STK STK POP K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 528</div><div><label><input type="checkbox">break</label></div></div><div><div>:4023921D098000 DIR DIR DIR --- K9:nop            [509]</div><div>SFD:443       [4]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 529</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 52A</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF856F50 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 52B</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF0E0400 uPC uPC uPC --- K9:(6)MemFault    [70E]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 52C</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7FFE43100A uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:WorkAddr_Count E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 52D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021D5AE000 DIR DIR DIR --- K9:nop            [55A]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 52E</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B921DF78000 DIR DIR DIR --- K9:nop            [5F7]</div><div>SFD:443       [3]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 52F</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 530</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021A4BF400 DIR DIR DIR --- K9:nop            [24B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 531</div><div><label><input type="checkbox">break</label></div></div><div><div>:42813598C5C411 uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:511           F=~D+ [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 532</div><div><label><input type="checkbox">break</label></div></div><div><div>:40237FF9BE040A uPC uPC uPC --- K9:(6)MemFault    [1BE]</div><div>SFD:733       [4]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 533</div><div><label><input type="checkbox">break</label></div></div><div><div>:43BB17FE43000A uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:503       [7]=F= D+ [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 534</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021DB0F400 DIR DIR DIR --- K9:nop            [5B0]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 535</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00102B8998270 STK STK STK --- K9:nop            [099]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=Z   cM=S   cF=alu.o cL=C       </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 536</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021D298400 DIR DIR DIR --- K9:nop            [529]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 537</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00102B8118270 STK STK STK --- K9:nop            [011]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=Z   cM=S   cF=.     cL=.       </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 538</div><div><label><input type="checkbox">break</label></div></div><div><div>:4023921D198000 DIR DIR DIR --- K9:nop            [519]</div><div>SFD:443       [4]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 539</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8118070 uPC uPC uPC --- K9:nop            [011]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=Z   cM=S   cF=.     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 53A</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021DE48000 DIR DIR DIR --- K9:nop            [5E4]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 53B</div><div><label><input type="checkbox">break</label></div></div><div><div>:419B33FDCC4000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [5CC]</div><div>SFD:413       [3]=F=~0+ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 53C</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198CDEF50 uPC uPC DIR --- K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 53D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021D369000 DIR DIR DIR --- K9:nop            [536]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_Count E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 53E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4093661D3B8800 DIR DIR DIR --- K9:nop            [53B]</div><div>SFD:133       [2]=F= [1]| [2]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 53F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4101721D39C000 DIR DIR DIR --- K9:nop            [539]</div><div>SFD:431           F= 0| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 540</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021D708F50 DIR DIR DIR --- K9:nop            [570]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 541</div><div><label><input type="checkbox">break</label></div></div><div><div>:400C7D98C58001 uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:734 &gt;&gt;Q &gt;&gt;[1]=F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 542</div><div><label><input type="checkbox">break</label></div></div><div><div>:40237FF9BE040A uPC uPC uPC --- K9:(6)MemFault    [1BE]</div><div>SFD:733       [4]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 543</div><div><label><input type="checkbox">break</label></div></div><div><div>:403103FE430180 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=0   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 544</div><div><label><input type="checkbox">break</label></div></div><div><div>:4143721DA4F400 DIR DIR DIR --- K9:nop            [5A4]</div><div>SFD:433       [8]=F= 0| [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 545</div><div><label><input type="checkbox">break</label></div></div><div><div>:42AB33FF854000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:413       [5]=F=~0+ [5]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 546</div><div><label><input type="checkbox">break</label></div></div><div><div>:408C7198C58000 uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:434 &gt;&gt;Q &gt;&gt;[1]=F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 547</div><div><label><input type="checkbox">break</label></div></div><div><div>:40FA1A1A7FC01D DIR DIR DIR --- K9:nop            [27F]</div><div>SFD:602 F=[1] [F]=   D+ Q      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(80)  R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 548</div><div><label><input type="checkbox">break</label></div></div><div><div>:4023FFF81F840D uPC uPC uPC --- K9:nop            [01F]</div><div>SFD:773       [4]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(E0)  R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 549</div><div><label><input type="checkbox">break</label></div></div><div><div>:408173FE430010 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 54A</div><div><label><input type="checkbox">break</label></div></div><div><div>:408A17F8F7EC4D uPC uPC uPC --- K9:nop            [0F7]</div><div>SFD:502 F=[1] [1]=   D+ [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(08)  R:RI   K11:                   H11:WorkAddr_LDH   E6:PTA=F        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 54B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037FF9F6141A uPC uPC uPC --- K9:(6)MemFault    [1F6]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:MemAddr_Count  E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 54C</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001D7F802CF5D uPC uPC uPC --- K9:nop            [002]</div><div>SFD:561           F= D^ [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(FD)  R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 54D</div><div><label><input type="checkbox">break</label></div></div><div><div>:418173FF8502C0 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:431           F= 0| [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:PTR_WR             H11:               E6:PTA=F        E7:           </div></div></div><div class="regs"><div><div>μOp 54E</div><div><label><input type="checkbox">break</label></div></div><div><div>:40232C18C1CF50 DIR DIR DIR --- K9:nop            [0C1] |2:ALUF.Z</div><div>SFD:313       [4]=F=~0+ [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 54F</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 550</div><div><label><input type="checkbox">break</label></div></div><div><div>:5771061876C010 DIR DIR DIR --- K9:nop            [076]</div><div>SFD:101           F= [E]+ [E]  CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 551</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037FF8048071 uPC uPC uPC --- K9:nop            [004]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0     cV=.   cM=.   cF=0     cL=.       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 552</div><div><label><input type="checkbox">break</label></div></div><div><div>:40030598C5C010 uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:103       [0]=F= [0]+ [0]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 553</div><div><label><input type="checkbox">break</label></div></div><div><div>:420173FF850310 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:431           F= 0| [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 554</div><div><label><input type="checkbox">break</label></div></div><div><div>:C101721DAEC200 DIR DIR DIR --- K9:nop            [5AE]</div><div>SFD:431           F= 0| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 555</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF850000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 556</div><div><label><input type="checkbox">break</label></div></div><div><div>:42AB3198D9C000 uPC uPC DIR --- K9:nop            [0D9] |2:ALUF.V</div><div>SFD:413       [5]=F=~0+ [5]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 557</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0010198DD8600 uPC uPC DIR --- K9:nop            [0DD] |2:ALUF.V</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 558</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFE1E2E802D DIR DIR DIR --- K9:nop            [62E]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(D1)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 559</div><div><label><input type="checkbox">break</label></div></div><div><div>:40030598C5C010 uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:103       [0]=F= [0]+ [0]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 55A</div><div><label><input type="checkbox">break</label></div></div><div><div>:0001021E260000 DIR AHR DIR --- K9:(6)MemFault    [626]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 55B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010398098070 uPC uPC DIR --- K9:nop            [009]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=Z   cM=S   cF=1     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 55C</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021D928800 DIR DIR DIR --- K9:nop            [592]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 55D</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102B8918070 STK STK STK --- K9:nop            [091]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=Z   cM=S   cF=.     cL=C       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 55E</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 55F</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102B8898070 STK STK STK --- K9:nop            [089]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=Z   cM=S   cF=1     cL=C       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 560</div><div><label><input type="checkbox">break</label></div></div><div><div>:40F3D61D8A8001 DIR DIR DIR --- K9:nop            [58A]</div><div>SFD:563       [E]=F= D^ [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 561</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0237FF87F800D uPC uPC uPC --- K9:nop            [07F]</div><div>SFD:733       [4]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(80)  R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 562</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7D98378001 uPC uPC DIR --- K9:nop            [037] |8:CCR.L  </div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 563</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001E614CCC000 DIR DIR DIR PSH K9:nop            [4CC]</div><div>SFD:171           F=~[0]^ [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 564</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E14EA8013 DIR DIR DIR PSH K9:nop            [4EA]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 565</div><div><label><input type="checkbox">break</label></div></div><div><div>:43817214EE8010 DIR DIR DIR PSH K9:nop            [4EE]</div><div>SFD:431           F= 0| [7]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 566</div><div><label><input type="checkbox">break</label></div></div><div><div>:4201F21C5DC400 DIR DIR DIR --- K9:nop            [45D]</div><div>SFD:471           F=~0^ [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 567</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001461A7EC000 DIR DIR DIR --- K9:nop            [27E]</div><div>SFD:121           F= [0]+~[0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 568</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFE1E2E802D DIR DIR DIR --- K9:nop            [62E]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(D1)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 569</div><div><label><input type="checkbox">break</label></div></div><div><div>:44A107980C8020 uPC uPC DIR --- K9:nop            [00C]</div><div>SFD:101           F= [9]+ [4]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 56A</div><div><label><input type="checkbox">break</label></div></div><div><div>:4333D7F8F7800D uPC uPC uPC --- K9:nop            [0F7]</div><div>SFD:563       [6]=F= D^ [6]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(08)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 56B</div><div><label><input type="checkbox">break</label></div></div><div><div>:4CCA121D9D8020 DIR DIR DIR --- K9:nop            [59D]</div><div>SFD:402 F=[9] [9]=   0+ [9]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 56C</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8008000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 56D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FFFF854001 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 56E</div><div><label><input type="checkbox">break</label></div></div><div><div>:402B9198CA8000 uPC uPC DIR --- K9:nop            [0CA] |1:ALUF.S</div><div>SFD:443       [5]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 56F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4801461A7EC000 DIR DIR DIR --- K9:nop            [27E]</div><div>SFD:121           F= [0]+~[0]  CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 570</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021DF48400 DIR DIR DIR --- K9:nop            [5F4]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 571</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037FF8048071 uPC uPC uPC --- K9:nop            [004]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0     cV=.   cM=.   cF=0     cL=.       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 572</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198378000 uPC uPC DIR --- K9:nop            [037] |8:CCR.L  </div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 573</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00102B8118670 STK STK STK --- K9:nop            [011]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=Z   cM=S   cF=.     cL=.       </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:RD_START       E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 574</div><div><label><input type="checkbox">break</label></div></div><div><div>:520107FF850010 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:101           F= [4]+ [0]  CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 575</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021D408C00 DIR DIR DIR --- K9:nop            [540]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 576</div><div><label><input type="checkbox">break</label></div></div><div><div>:40690219018180 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:ParityEN=1  H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 577</div><div><label><input type="checkbox">break</label></div></div><div><div>:408927980CC000 uPC uPC DIR --- K9:nop            [00C]</div><div>SFD:111           F=~[1]+ [1]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 578</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFE1E2E802D DIR DIR DIR --- K9:nop            [62E]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(D1)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 579</div><div><label><input type="checkbox">break</label></div></div><div><div>:42AB32A090C070 STK STK STK POP K9:nop            [090]</div><div>SFD:413       [5]=F=~0+ [5]    CIn=0    SIn:0     cV=.   cM=.   cF=.     cL=C       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 57A</div><div><label><input type="checkbox">break</label></div></div><div><div>:40B06219F08980 DIR DIR DIR --- K9:nop            [1F0]</div><div>SFD:030       Q=  F= [1]| Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=0   H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 57B</div><div><label><input type="checkbox">break</label></div></div><div><div>:42AB32A088C070 STK STK STK POP K9:nop            [088]</div><div>SFD:413       [5]=F=~0+ [5]    CIn=0    SIn:0     cV=.   cM=.   cF=1     cL=C       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 57C</div><div><label><input type="checkbox">break</label></div></div><div><div>:500307FF854000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:103       [0]=F= [0]+ [0]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 57D</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010190D98000 uPC uPC DIR PSH K9:nop            [0D9] |2:ALUF.V</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 57E</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017198C2C010 uPC uPC DIR --- K9:nop            [0C2] |1:ALUF.S</div><div>SFD:431           F= 0| [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 57F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4889261D7CC000 DIR DIR DIR --- K9:nop            [57C]</div><div>SFD:111           F=~[1]+ [1]  CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 580</div><div><label><input type="checkbox">break</label></div></div><div><div>:400093980E8050 uPC uPC DIR --- K9:nop            [00E]</div><div>SFD:440       Q=  F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 581</div><div><label><input type="checkbox">break</label></div></div><div><div>:40232FFDCC4000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [5CC]</div><div>SFD:313       [4]=F=~0+ [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 582</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B2FFF857420 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:313       [9]=F=~0+ [9]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:RIdx=F       E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 583</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198CE8000 uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 584</div><div><label><input type="checkbox">break</label></div></div><div><div>:40007B98018801 uPC uPC DIR --- K9:nop            [001]</div><div>SFD:630       Q=  F= D| Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 585</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219E88000 DIR DIR DIR --- K9:nop            [1E8]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 586</div><div><label><input type="checkbox">break</label></div></div><div><div>:40610219018180 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:ParityEN=0  H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 587</div><div><label><input type="checkbox">break</label></div></div><div><div>:4101D7FF4E400A uPC uPC uPC --- K9:(6)MemFault    [74E]</div><div>SFD:561           F= D^ [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 588</div><div><label><input type="checkbox">break</label></div></div><div><div>:40137D98C9800A uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 589</div><div><label><input type="checkbox">break</label></div></div><div><div>:413B7218D08400 DIR DIR DIR --- K9:nop            [0D0]</div><div>SFD:433       [7]=F= 0| [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 58A</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A81521D8DC000 DIR DIR DIR --- K9:nop            [58D]</div><div>SFD:421           F= 0+~[5]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 58B</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8D18070 uPC uPC uPC --- K9:nop            [0D1]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=Z   cM=S   cF=.     cL=(3)0    </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 58C</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010218868000 DIR DIR DIR --- K9:nop            [086]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 58D</div><div><label><input type="checkbox">break</label></div></div><div><div>:5701161D91C011 DIR DIR DIR --- K9:nop            [591]</div><div>SFD:501           F= D+ [E]    CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 58E</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E1D848391 DIR DIR DIR --- K9:nop            [584]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 58F</div><div><label><input type="checkbox">break</label></div></div><div><div>:40016AA000C000 STK STK STK POP K9:nop            [000]</div><div>SFD:231           F= 0| Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 590</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021C418400 DIR DIR DIR --- K9:nop            [441]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 591</div><div><label><input type="checkbox">break</label></div></div><div><div>:52AB4618388200 DIR DIR DIR --- K9:nop            [038]</div><div>SFD:123       [5]=F= [5]+~[5]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 592</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B2FFDCC4000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [5CC]</div><div>SFD:313       [3]=F=~0+ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 593</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C5EF50 uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 594</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219D48000 DIR DIR DIR --- K9:nop            [1D4]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 595</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021DA99000 DIR DIR DIR --- K9:nop            [5A9]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_Count E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 596</div><div><label><input type="checkbox">break</label></div></div><div><div>:40510219018180 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:ParityTest=0 H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 597</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102188B8000 DIR DIR DIR --- K9:nop            [08B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 598</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021CD08400 DIR DIR DIR --- K9:nop            [4D0]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 599</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 59A</div><div><label><input type="checkbox">break</label></div></div><div><div>:52AB47FF850200 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:123       [5]=F= [5]+~[5]  CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 59B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40232E1D6BC000 DIR DIR DIR --- K9:nop            [56B]</div><div>SFD:313       [4]=F=~0+ [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 59C</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219058000 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 59D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A815198CEC000 uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:421           F= 0+~[5]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 59E</div><div><label><input type="checkbox">break</label></div></div><div><div>:50013E1D9AC011 DIR DIR DIR --- K9:nop            [59A]</div><div>SFD:711           F=~D+ 0      CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 59F</div><div><label><input type="checkbox">break</label></div></div><div><div>:420172A000C000 STK STK STK POP K9:nop            [000]</div><div>SFD:431           F= 0| [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 5A0</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219A88800 DIR DIR DIR --- K9:nop            [1A8]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5A1</div><div><label><input type="checkbox">break</label></div></div><div><div>:418197F8FEC00D uPC uPC uPC --- K9:nop            [0FE]</div><div>SFD:541           F= D&amp; [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(01)  R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 5A2</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198CD8000 uPC uPC DIR --- K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5A3</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C98000 uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5A4</div><div><label><input type="checkbox">break</label></div></div><div><div>:413973FF2E4180 uPC uPC uPC --- K9:(6)MemFault    [72E]</div><div>SFD:431           F= 0| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=1   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 5A5</div><div><label><input type="checkbox">break</label></div></div><div><div>:E02B7C1DC0800A DIR DIR DIR --- K9:nop            [5C0] |1:ALUF.S |2:ALUF.Z</div><div>SFD:733       [5]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5A6</div><div><label><input type="checkbox">break</label></div></div><div><div>:40590219018180 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:ParityTest=1 H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5A7</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFFF880802D uPC uPC uPC --- K9:nop            [080]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(7F)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 5A8</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021D108000 DIR DIR DIR --- K9:nop            [510]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5A9</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102190B8400 DIR DIR DIR --- K9:nop            [10B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5AA</div><div><label><input type="checkbox">break</label></div></div><div><div>:40132E199EC000 DIR DIR DIR --- K9:nop            [19E]</div><div>SFD:313       [2]=F=~0+ [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 5AB</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8118070 uPC uPC uPC --- K9:nop            [011]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=Z   cM=S   cF=.     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 5AC</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102188B8000 DIR DIR DIR --- K9:nop            [08B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5AD</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B7E18A1802D DIR DIR DIR --- K9:nop            [0A1]</div><div>SFD:733       [9]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(5E)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 5AE</div><div><label><input type="checkbox">break</label></div></div><div><div>:41817198C1CC00 uPC uPC DIR --- K9:nop            [0C1] |2:ALUF.Z</div><div>SFD:431           F= 0| [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 5AF</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021DB48400 DIR DIR DIR --- K9:nop            [5B4]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5B0</div><div><label><input type="checkbox">break</label></div></div><div><div>:408117FF4E401A uPC uPC uPC --- K9:(6)MemFault    [74E]</div><div>SFD:501           F= D+ [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 5B1</div><div><label><input type="checkbox">break</label></div></div><div><div>:43BB161D74830A DIR DIR DIR --- K9:nop            [574]</div><div>SFD:503       [7]=F= D+ [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:WA_LD              H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5B2</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003B7980F800D uPC uPC DIR --- K9:nop            [00F]</div><div>SFD:553       [0]=F=~D&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F0)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5B3</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021C688000 DIR DIR DIR --- K9:nop            [468]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5B4</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5B5</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021D32F400 DIR DIR DIR --- K9:nop            [532]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 5B6</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FFF810802D uPC uPC uPC --- K9:nop            [010]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(EF)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 5B7</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001E61F368010 DIR DIR DIR --- K9:nop            [736]</div><div>SFD:171           F=~[0]^ [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 5B8</div><div><label><input type="checkbox">break</label></div></div><div><div>:4013FFF808840D uPC uPC uPC --- K9:nop            [008]</div><div>SFD:773       [2]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F7)  R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5B9</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5BA</div><div><label><input type="checkbox">break</label></div></div><div><div>:442373FF85E000 uPC uPC uPC --- K9:nop            [785]</div><div>SFD:433       [4]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 5BB</div><div><label><input type="checkbox">break</label></div></div><div><div>:40737FFF3E000A uPC uPC uPC --- K9:(6)MemFault    [73E]</div><div>SFD:733       [E]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5BC</div><div><label><input type="checkbox">break</label></div></div><div><div>:4770061DA7C000 DIR DIR DIR --- K9:nop            [5A7]</div><div>SFD:100       Q=  F= [E]+ [E]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 5BD</div><div><label><input type="checkbox">break</label></div></div><div><div>:40737E1DD08052 DIR DIR DIR --- K9:nop            [5D0]</div><div>SFD:733       [E]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_H       R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 5BE</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C28000 uPC uPC DIR --- K9:nop            [0C2] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5BF</div><div><label><input type="checkbox">break</label></div></div><div><div>:4023167DF6800D DIR DIR uPC --- K9:nop            [5F6]</div><div>SFD:503       [4]=F= D+ [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(09)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5C0</div><div><label><input type="checkbox">break</label></div></div><div><div>:C2AB16184EC001 DIR DIR DIR --- K9:nop            [04E]</div><div>SFD:503       [5]=F= D+ [5]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 5C1</div><div><label><input type="checkbox">break</label></div></div><div><div>:CAAB36185CC001 DIR DIR DIR --- K9:nop            [05C]</div><div>SFD:513       [5]=F=~D+ [5]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 5C2</div><div><label><input type="checkbox">break</label></div></div><div><div>:42017218CD8390 DIR DIR DIR --- K9:nop            [0CD]</div><div>SFD:431           F= 0| [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 5C3</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219C58050 DIR DIR DIR --- K9:nop            [1C5]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 5C4</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017D98EAA023 uPC uPC DIR --- K9:nop            [0EA] |1:~pbit </div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:RIdx=F       E7:BusReady   </div></div></div><div class="regs"><div><div>μOp 5C5</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021DC88800 DIR DIR DIR --- K9:nop            [5C8]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5C6</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FFF810802D uPC uPC uPC --- K9:nop            [010]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(EF)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 5C7</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001921F368010 DIR DIR DIR --- K9:nop            [736]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 5C8</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE6C0000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [66C]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5C9</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021900EF50 DIR DIR DIR --- K9:nop            [100]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 5CA</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FE19C4E02D DIR DIR DIR --- K9:nop            [1C4]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(3B)  R:RI   K11:                   H11:               E6:RIdx=F       E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 5CB</div><div><label><input type="checkbox">break</label></div></div><div><div>:4481721EFD8220 DIR DIR DIR --- K9:nop            [6FD]</div><div>SFD:431           F= 0| [9]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:REG_WR(R)          H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 5CC</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017D98EEA023 uPC uPC DIR --- K9:nop            [0EE] |1:~pbit </div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:RIdx=F       E7:BusReady   </div></div></div><div class="regs"><div><div>μOp 5CD</div><div><label><input type="checkbox">break</label></div></div><div><div>:4081721B778410 DIR DIR DIR --- K9:nop            [377]</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 5CE</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FE7DEEE02D DIR DIR uPC --- K9:nop            [5EE]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(11)  R:RI   K11:                   H11:               E6:RIdx=F       E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 5CF</div><div><label><input type="checkbox">break</label></div></div><div><div>:4481721EFD8220 DIR DIR DIR --- K9:nop            [6FD]</div><div>SFD:431           F= 0| [9]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:REG_WR(R)          H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 5D0</div><div><label><input type="checkbox">break</label></div></div><div><div>:46627E1DE08312 DIR DIR DIR --- K9:nop            [5E0]</div><div>SFD:732 F=[C] [C]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_H       R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 5D1</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5D2</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5D3</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5D4</div><div><label><input type="checkbox">break</label></div></div><div><div>:400192148E8020 DIR DIR DIR PSH K9:nop            [48E]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 5D5</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFE1DEE802D DIR DIR DIR --- K9:nop            [5EE]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(11)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 5D6</div><div><label><input type="checkbox">break</label></div></div><div><div>:48815198CEC000 uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:421           F= 0+~[1]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 5D7</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFE330011 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 5D8</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021C98F400 DIR DIR DIR --- K9:nop            [498]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 5D9</div><div><label><input type="checkbox">break</label></div></div><div><div>:403B2FFDCC4000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [5CC]</div><div>SFD:313       [7]=F=~0+ [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 5DA</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 5DB</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010098C58000 STK STK DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5DC</div><div><label><input type="checkbox">break</label></div></div><div><div>:4663F7F8F0805D uPC uPC uPC --- K9:nop            [0F0]</div><div>SFD:573       [C]=F=~D^ [C]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 5DD</div><div><label><input type="checkbox">break</label></div></div><div><div>:4501721DEA8310 DIR DIR DIR --- K9:nop            [5EA]</div><div>SFD:431           F= 0| [A]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 5DE</div><div><label><input type="checkbox">break</label></div></div><div><div>:4CCB121DA88020 DIR DIR DIR --- K9:nop            [5A8]</div><div>SFD:403       [9]=F= 0+ [9]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 5DF</div><div><label><input type="checkbox">break</label></div></div><div><div>:44237218268000 DIR DIR DIR --- K9:nop            [026]</div><div>SFD:433       [4]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5E0</div><div><label><input type="checkbox">break</label></div></div><div><div>:46EA7E1DF18C13 DIR DIR DIR --- K9:nop            [5F1]</div><div>SFD:732 F=[D] [D]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:WorkAddr_LDH   E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 5E1</div><div><label><input type="checkbox">break</label></div></div><div><div>:48056FF8008000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:335     &gt;&gt;[0]=F= 0| [0]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5E2</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001F3F800C000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:471           F=~0^ [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 5E3</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8118070 uPC uPC uPC --- K9:nop            [011]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=Z   cM=S   cF=.     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 5E4</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FE182E802D DIR DIR DIR --- K9:nop            [02E]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(D1)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 5E5</div><div><label><input type="checkbox">break</label></div></div><div><div>:40039398018000 uPC uPC DIR --- K9:nop            [001]</div><div>SFD:443       [0]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5E6</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219BC8000 DIR DIR DIR --- K9:nop            [1BC]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5E7</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021CF38400 DIR DIR DIR --- K9:nop            [4F3]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5E8</div><div><label><input type="checkbox">break</label></div></div><div><div>:45DA7E1DDC8313 DIR DIR DIR --- K9:nop            [5DC]</div><div>SFD:732 F=[B] [B]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_L       R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 5E9</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C58000 uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5EA</div><div><label><input type="checkbox">break</label></div></div><div><div>:45B972A0008D90 STK STK STK POP K9:nop            [000]</div><div>SFD:431           F= 0| [B]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=1   H11:WorkAddr_LDH   E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 5EB</div><div><label><input type="checkbox">break</label></div></div><div><div>:40039198C18000 uPC uPC DIR --- K9:nop            [0C1] |2:ALUF.Z</div><div>SFD:443       [0]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5EC</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF6E1000 uPC uPC uPC --- K9:(6)MemFault    [76E]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_Count E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5ED</div><div><label><input type="checkbox">break</label></div></div><div><div>:48015598C9C00A uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:521           F= D+~[0]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 5EE</div><div><label><input type="checkbox">break</label></div></div><div><div>:4000FE1B9E8009 DIR DIR DIR --- K9:nop            [39E]</div><div>SFD:770       Q=  F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=CCR_DSense R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5EF</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219C48000 DIR DIR DIR --- K9:nop            [1C4]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5F0</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A41461E75C000 DIR DIR DIR --- K9:nop            [675]</div><div>SFD:121           F= [4]+~[8]  CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 5F1</div><div><label><input type="checkbox">break</label></div></div><div><div>:4029021DE881D0 DIR DIR DIR --- K9:nop            [5E8]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:DMACountDIS=1 H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 5F2</div><div><label><input type="checkbox">break</label></div></div><div><div>:4223061C6D8000 DIR DIR DIR --- K9:nop            [46D]</div><div>SFD:103       [4]=F= [4]+ [4]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5F3</div><div><label><input type="checkbox">break</label></div></div><div><div>:4201721D648060 DIR DIR DIR --- K9:nop            [564]</div><div>SFD:431           F= 0| [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:SEQ_RE       E7:           </div></div></div><div class="regs"><div><div>μOp 5F4</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5F5</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021D42F400 DIR DIR DIR --- K9:nop            [542]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 5F6</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037E1FF1800D DIR DIR DIR --- K9:nop            [7F1]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0E)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5F7</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5F8</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 5F9</div><div><label><input type="checkbox">break</label></div></div><div><div>:40237FFC66000A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:733       [4]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5FA</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003FFF80F800D uPC uPC uPC --- K9:nop            [00F]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F0)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5FB</div><div><label><input type="checkbox">break</label></div></div><div><div>:400192144EC000 DIR DIR DIR PSH K9:nop            [44E]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 5FC</div><div><label><input type="checkbox">break</label></div></div><div><div>:42007198C28000 uPC uPC DIR --- K9:nop            [0C2] |1:ALUF.S</div><div>SFD:430       Q=  F= 0| [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5FD</div><div><label><input type="checkbox">break</label></div></div><div><div>:484B0D98CE8020 uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:303       [9]=F= 0+ [9]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 5FE</div><div><label><input type="checkbox">break</label></div></div><div><div>:44007218908000 DIR DIR DIR --- K9:nop            [090]</div><div>SFD:430       Q=  F= 0| [8]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 5FF</div><div><label><input type="checkbox">break</label></div></div><div><div>:4201727824C070 DIR DIR uPC --- K9:nop            [024]</div><div>SFD:431           F= 0| [4]    CIn=0    SIn:alu.s cV=.   cM=.   cF=0     cL=0       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 600</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198B08000 uPC uPC DIR --- K9:nop            [0B0] |4:MEM_INT |8:DMA_REQ</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 601</div><div><label><input type="checkbox">break</label></div></div><div><div>:40210198B08180 uPC uPC DIR --- K9:nop            [0B0] |4:MEM_INT |8:DMA_REQ</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:DMACountDIS=0 H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 602</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E19D18013 DIR DIR DIR --- K9:nop            [1D1]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 603</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E1EA88381 DIR DIR DIR --- K9:nop            [6A8]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:SysDatOut_WR       H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 604</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198B58000 uPC uPC DIR --- K9:nop            [0B5] |8:DMA_REQ</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 605</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198B58000 uPC uPC DIR --- K9:nop            [0B5] |8:DMA_REQ</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 606</div><div><label><input type="checkbox">break</label></div></div><div><div>:4226B7F807800D uPC uPC uPC --- K9:nop            [007]</div><div>SFD:556 &lt;&lt;Q &lt;&lt;[4]=F=~D&amp; [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F8)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 607</div><div><label><input type="checkbox">break</label></div></div><div><div>:402BFE1ED78009 DIR DIR DIR --- K9:nop            [6D7]</div><div>SFD:773       [5]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=CCR_DSense R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 608</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021EB48000 DIR DIR DIR --- K9:nop            [6B4]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 609</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B93FE334020 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:443       [9]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 60A</div><div><label><input type="checkbox">break</label></div></div><div><div>:4CC2121103F410 DIR DIR DIR PSH K9:nop            [103]</div><div>SFD:402 F=[9] [8]=   0+ [9]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:Result=F     E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 60B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219008000 DIR DIR DIR --- K9:nop            [100]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 60C</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021E0D8000 DIR DIR DIR --- K9:nop            [60D]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 60D</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FEB80000 uPC uPC uPC --- K9:(0)BusAct      [6B8]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 60E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021E0D8000 DIR DIR DIR --- K9:nop            [60D]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 60F</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0017E1E258011 DIR DIR DIR --- K9:nop            [625]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 610</div><div><label><input type="checkbox">break</label></div></div><div><div>:40297E07A081AC DIR DIR DIR POP K9:nop            [7A0]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=R_INTDIP   R:RI   K11:BusCtl:DMACountDIS=1 H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 611</div><div><label><input type="checkbox">break</label></div></div><div><div>:45C17211AC8190 DIR DIR DIR PSH K9:nop            [1AC]</div><div>SFD:431           F= 0| [B]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrCtlSel=0 H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 612</div><div><label><input type="checkbox">break</label></div></div><div><div>:407B7E15BD8003 DIR DIR DIR PSH K9:nop            [5BD]</div><div>SFD:733       [F]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 613</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010211AC8000 DIR DIR DIR PSH K9:nop            [1AC]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 614</div><div><label><input type="checkbox">break</label></div></div><div><div>:43757210598000 DIR DIR DIR PSH K9:nop            [059]</div><div>SFD:435     &gt;&gt;[E]=F= 0| [6]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 615</div><div><label><input type="checkbox">break</label></div></div><div><div>:477A7E18798043 DIR DIR DIR --- K9:nop            [079]</div><div>SFD:732 F=[E] [F]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:PTA=F        E7:           </div></div></div><div class="regs"><div><div>μOp 616</div><div><label><input type="checkbox">break</label></div></div><div><div>:403902190081D0 DIR DIR DIR --- K9:nop            [100]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=1   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 617</div><div><label><input type="checkbox">break</label></div></div><div><div>:42817216BB8390 DIR DIR DIR PSH K9:nop            [6BB]</div><div>SFD:431           F= 0| [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 618</div><div><label><input type="checkbox">break</label></div></div><div><div>:41817216BB9790 DIR DIR DIR PSH K9:nop            [6BB]</div><div>SFD:431           F= 0| [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:MemAddr_Count  E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 619</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF851400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 61A</div><div><label><input type="checkbox">break</label></div></div><div><div>:40817216BB8390 DIR DIR DIR PSH K9:nop            [6BB]</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 61B</div><div><label><input type="checkbox">break</label></div></div><div><div>:41017216BB9790 DIR DIR DIR PSH K9:nop            [6BB]</div><div>SFD:431           F= 0| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:MemAddr_Count  E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 61C</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF851400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 61D</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017216BB8390 DIR DIR DIR PSH K9:nop            [6BB]</div><div>SFD:431           F= 0| [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 61E</div><div><label><input type="checkbox">break</label></div></div><div><div>:448A7FF8008023 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:732 F=[9] [1]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 61F</div><div><label><input type="checkbox">break</label></div></div><div><div>:40927FF8008012 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:732 F=[1] [2]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_H       R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 620</div><div><label><input type="checkbox">break</label></div></div><div><div>:E101F7F8F0821D uPC uPC uPC --- K9:nop            [0F0]</div><div>SFD:571           F=~D^ [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(0F)  R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 621</div><div><label><input type="checkbox">break</label></div></div><div><div>:C001FFF801821D uPC uPC uPC --- K9:nop            [001]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(FE)  R:Lv   K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 622</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FFF8008C1D uPC uPC uPC --- K9:nop            [000]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(FF)  R:RI   K11:                   H11:WorkAddr_LDH   E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 623</div><div><label><input type="checkbox">break</label></div></div><div><div>:433397F8F0800D uPC uPC uPC --- K9:nop            [0F0]</div><div>SFD:543       [6]=F= D&amp; [6]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 624</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001921E168340 DIR DIR DIR --- K9:nop            [616]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:PTA=F        E7:           </div></div></div><div class="regs"><div><div>μOp 625</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E1E8D8311 DIR DIR DIR --- K9:nop            [68D]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 626</div><div><label><input type="checkbox">break</label></div></div><div><div>:4039021E5881D0 DIR DIR DIR --- K9:nop            [658]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=1   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 627</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010217708F50 DIR DIR DIR PSH K9:nop            [770]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 628</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B7FFF850020 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [9]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 629</div><div><label><input type="checkbox">break</label></div></div><div><div>:402B6BFF224000 uPC uPC uPC --- K9:(2)RIR.0       [722]</div><div>SFD:233       [5]=F= 0| Q      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 62A</div><div><label><input type="checkbox">break</label></div></div><div><div>:484B1E17708000 DIR DIR DIR PSH K9:nop            [770]</div><div>SFD:703       [9]=F= D+ 0      CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 62B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40016A1F21C050 DIR DIR DIR --- K9:nop            [721]</div><div>SFD:231           F= 0| Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 62C</div><div><label><input type="checkbox">break</label></div></div><div><div>:448137F810802D uPC uPC uPC --- K9:nop            [010]</div><div>SFD:511           F=~D+ [9]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(EF)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 62D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4CCA121D608020 DIR DIR DIR --- K9:nop            [560]</div><div>SFD:402 F=[9] [9]=   0+ [9]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 62E</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102168E8000 DIR DIR DIR PSH K9:nop            [68E]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 62F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021E5F8050 DIR DIR DIR --- K9:nop            [65F]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 630</div><div><label><input type="checkbox">break</label></div></div><div><div>:428173FF850010 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:431           F= 0| [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 631</div><div><label><input type="checkbox">break</label></div></div><div><div>:428173F8008040 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:431           F= 0| [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:PTA=F        E7:           </div></div></div><div class="regs"><div><div>μOp 632</div><div><label><input type="checkbox">break</label></div></div><div><div>:42AF0798048000 uPC uPC DIR --- K9:nop            [004]</div><div>SFD:107     &lt;&lt;[5]=F= [5]+ [5]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 633</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017D98E58023 uPC uPC DIR --- K9:nop            [0E5] |2:~MMIO </div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 634</div><div><label><input type="checkbox">break</label></div></div><div><div>:42AF061E408070 DIR DIR DIR --- K9:nop            [640]</div><div>SFD:107     &lt;&lt;[5]=F= [5]+ [5]  CIn=0    SIn:0     cV=.   cM=.   cF=Res.5 cL=~       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 635</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F12EF50 DIR DIR DIR --- K9:nop            [712]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 636</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021C66E000 DIR DIR DIR --- K9:nop            [466]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 637</div><div><label><input type="checkbox">break</label></div></div><div><div>:4481721E03A020 DIR DIR DIR --- K9:nop            [603]</div><div>SFD:431           F= 0| [9]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:BusReady   </div></div></div><div class="regs"><div><div>μOp 638</div><div><label><input type="checkbox">break</label></div></div><div><div>:4000FFF806800D uPC uPC uPC --- K9:nop            [006]</div><div>SFD:770       Q=  F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(F9)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 639</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010218078000 DIR DIR DIR --- K9:nop            [007]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 63A</div><div><label><input type="checkbox">break</label></div></div><div><div>:400092186B8000 DIR DIR DIR --- K9:nop            [06B]</div><div>SFD:440       Q=  F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 63B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017D98ED8023 uPC uPC DIR --- K9:nop            [0ED] |2:~MMIO </div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 63C</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021FA88800 DIR DIR DIR --- K9:nop            [7A8]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 63D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021E46E000 DIR DIR DIR --- K9:nop            [646]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 63E</div><div><label><input type="checkbox">break</label></div></div><div><div>:40610219018100 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysCtl:FP.ABT=0    H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 63F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4481721E03A020 DIR DIR DIR --- K9:nop            [603]</div><div>SFD:431           F= 0| [9]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:BusReady   </div></div></div><div class="regs"><div><div>μOp 640</div><div><label><input type="checkbox">break</label></div></div><div><div>:42ABB7F8F0800D uPC uPC uPC --- K9:nop            [0F0]</div><div>SFD:553       [5]=F=~D&amp; [5]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 641</div><div><label><input type="checkbox">break</label></div></div><div><div>:4333B7F80F800D uPC uPC uPC --- K9:nop            [00F]</div><div>SFD:553       [6]=F=~D&amp; [6]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F0)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 642</div><div><label><input type="checkbox">break</label></div></div><div><div>:42B3661E388000 DIR DIR DIR --- K9:nop            [638]</div><div>SFD:133       [6]=F= [5]| [6]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 643</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017D98E58023 uPC uPC DIR --- K9:nop            [0E5] |2:~MMIO </div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 644</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E1BCE8311 DIR DIR DIR --- K9:nop            [3CE]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 645</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FE168EE02D DIR DIR DIR PSH K9:nop            [68E]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(71)  R:RI   K11:                   H11:               E6:RIdx=F       E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 646</div><div><label><input type="checkbox">break</label></div></div><div><div>:4000FE7803800D DIR DIR uPC --- K9:nop            [003]</div><div>SFD:770       Q=  F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(FC)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 647</div><div><label><input type="checkbox">break</label></div></div><div><div>:4481721E03A020 DIR DIR DIR --- K9:nop            [603]</div><div>SFD:431           F= 0| [9]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:BusReady   </div></div></div><div class="regs"><div><div>μOp 648</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219018400 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 649</div><div><label><input type="checkbox">break</label></div></div><div><div>:78251D98CA820B uPC uPC DIR --- K9:nop            [0CA] |1:ALUF.S</div><div>SFD:705     &gt;&gt;[4]=F= D+ 0      CIn=0!   SIn:alu.c                                   </div><div>D4/5:DP=R_H14      R:RI|1 K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 64A</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219018400 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 64B</div><div><label><input type="checkbox">break</label></div></div><div><div>:411E7198388020 uPC uPC DIR --- K9:nop            [038] |4:INT_ENA</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[3]=F= 0| [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 64C</div><div><label><input type="checkbox">break</label></div></div><div><div>:41A3061F6A8000 DIR DIR DIR --- K9:nop            [76A]</div><div>SFD:103       [4]=F= [3]+ [4]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 64D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003FFF890940D uPC uPC uPC --- K9:nop            [090]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(6F)  R:RI   K11:                   H11:MemAddr_Count  E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 64E</div><div><label><input type="checkbox">break</label></div></div><div><div>:403BFFF8808F5D uPC uPC uPC --- K9:nop            [080]</div><div>SFD:773       [7]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(7F)  R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 64F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021E508050 DIR DIR DIR --- K9:nop            [650]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 650</div><div><label><input type="checkbox">break</label></div></div><div><div>:419373FF850000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:433       [2]=F= 0| [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 651</div><div><label><input type="checkbox">break</label></div></div><div><div>:4023921D128000 DIR DIR DIR --- K9:nop            [512]</div><div>SFD:443       [4]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 652</div><div><label><input type="checkbox">break</label></div></div><div><div>:483B179810805D uPC uPC DIR --- K9:nop            [010]</div><div>SFD:503       [7]=F= D+ [0]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RCnst(EF)  R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 653</div><div><label><input type="checkbox">break</label></div></div><div><div>:4301967EF7DC5D DIR DIR uPC --- K9:nop            [6F7]</div><div>SFD:541           F= D&amp; [6]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(08)  R:RI   K11:                   H11:NibSwap        E6:ASwap        E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 654</div><div><label><input type="checkbox">break</label></div></div><div><div>:408F061EE58000 DIR DIR DIR --- K9:nop            [6E5]</div><div>SFD:107     &lt;&lt;[1]=F= [1]+ [1]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 655</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E1ED5803C DIR DIR DIR --- K9:nop            [6D5]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=R_INTDIP   R:RI   K11:                   H11:               E6:Level=F      E7:           </div></div></div><div class="regs"><div><div>μOp 656</div><div><label><input type="checkbox">break</label></div></div><div><div>:408B961D3E839A DIR DIR DIR --- K9:nop            [53E]</div><div>SFD:543       [1]=F= D&amp; [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 657</div><div><label><input type="checkbox">break</label></div></div><div><div>:4101721ED58030 DIR DIR DIR --- K9:nop            [6D5]</div><div>SFD:431           F= 0| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Level=F      E7:           </div></div></div><div class="regs"><div><div>μOp 658</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F4E9400 DIR DIR DIR --- K9:nop            [74E]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 659</div><div><label><input type="checkbox">break</label></div></div><div><div>:402B921D6B8000 DIR DIR DIR --- K9:nop            [56B]</div><div>SFD:443       [5]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 65A</div><div><label><input type="checkbox">break</label></div></div><div><div>:400967FF850010 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:131           F= [0]| [1]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 65B</div><div><label><input type="checkbox">break</label></div></div><div><div>:404DFFF81C802D uPC uPC uPC --- K9:nop            [01C]</div><div>SFD:775     &gt;&gt;[9]=F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(E3)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 65C</div><div><label><input type="checkbox">break</label></div></div><div><div>:E48172148E8220 DIR DIR DIR PSH K9:nop            [48E]</div><div>SFD:431           F= 0| [9]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 65D</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037D98C5800B uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=R_H14      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 65E</div><div><label><input type="checkbox">break</label></div></div><div><div>:48030D98C28000 uPC uPC DIR --- K9:nop            [0C2] |1:ALUF.S</div><div>SFD:303       [0]=F= 0+ [0]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 65F</div><div><label><input type="checkbox">break</label></div></div><div><div>:40019219058010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 660</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8308070 uPC uPC uPC --- K9:nop            [030]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=.   cM=.   cF=.     cL=0       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 661</div><div><label><input type="checkbox">break</label></div></div><div><div>:43CB37F880805D uPC uPC uPC --- K9:nop            [080]</div><div>SFD:513       [9]=F=~D+ [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(7F)  R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 662</div><div><label><input type="checkbox">break</label></div></div><div><div>:43A37210108400 DIR DIR DIR PSH K9:nop            [010]</div><div>SFD:433       [4]=F= 0| [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 663</div><div><label><input type="checkbox">break</label></div></div><div><div>:4301B7F808C00D uPC uPC uPC --- K9:nop            [008]</div><div>SFD:551           F=~D&amp; [6]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(F7)  R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 664</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198CD8000 uPC uPC DIR --- K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 665</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103A0908070 uPC uPC STK POP K9:nop            [090]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=.   cM=.   cF=.     cL=C       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 666</div><div><label><input type="checkbox">break</label></div></div><div><div>:408B761D3E839A DIR DIR DIR --- K9:nop            [53E]</div><div>SFD:533       [1]=F= D| [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 667</div><div><label><input type="checkbox">break</label></div></div><div><div>:403103F80081D0 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=0   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 668</div><div><label><input type="checkbox">break</label></div></div><div><div>:4000FFF804800D uPC uPC uPC --- K9:nop            [004]</div><div>SFD:770       Q=  F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(FB)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 669</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010218079400 DIR DIR DIR --- K9:nop            [007]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 66A</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219C5E000 DIR DIR DIR --- K9:nop            [1C5]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 66B</div><div><label><input type="checkbox">break</label></div></div><div><div>:4481721EFD8220 DIR DIR DIR --- K9:nop            [6FD]</div><div>SFD:431           F= 0| [9]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:REG_WR(R)          H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 66C</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017D98EAA023 uPC uPC DIR --- K9:nop            [0EA] |1:~pbit </div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:RIdx=F       E7:BusReady   </div></div></div><div class="regs"><div><div>μOp 66D</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFFF880800D uPC uPC uPC --- K9:nop            [080]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(7F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 66E</div><div><label><input type="checkbox">break</label></div></div><div><div>:43A37216598000 DIR DIR DIR PSH K9:nop            [659]</div><div>SFD:433       [4]=F= 0| [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 66F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4031021ECE8180 DIR DIR DIR --- K9:nop            [6CE]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=0   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 670</div><div><label><input type="checkbox">break</label></div></div><div><div>:4423701FC28000 DIR DIR DIR --- K9:nop            [7C2] |1:ALUF.S</div><div>SFD:433       [4]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 671</div><div><label><input type="checkbox">break</label></div></div><div><div>:4226721EB18000 DIR DIR DIR --- K9:nop            [6B1]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[4]=F= 0| [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 672</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021C688000 DIR DIR DIR --- K9:nop            [468]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 673</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B7FF87F802D uPC uPC uPC --- K9:nop            [07F]</div><div>SFD:733       [9]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(80)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 674</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021DFE8000 DIR DIR DIR --- K9:nop            [5FE]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 675</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C28000 uPC uPC DIR --- K9:nop            [0C2] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 676</div><div><label><input type="checkbox">break</label></div></div><div><div>:408BD61D3E839A DIR DIR DIR --- K9:nop            [53E]</div><div>SFD:563       [1]=F= D^ [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 677</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F9028070 uPC uPC uPC --- K9:nop            [102]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=R.V cM=R.M cF=Res.5 cL=R.L     </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 678</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF850F50 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 679</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021E178000 DIR DIR DIR --- K9:nop            [617]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 67A</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 67B</div><div><label><input type="checkbox">break</label></div></div><div><div>:41A37210108400 DIR DIR DIR PSH K9:nop            [010]</div><div>SFD:433       [4]=F= 0| [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 67C</div><div><label><input type="checkbox">break</label></div></div><div><div>:41A37215698000 DIR DIR DIR PSH K9:nop            [569]</div><div>SFD:433       [4]=F= 0| [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 67D</div><div><label><input type="checkbox">break</label></div></div><div><div>:41A37198CE8000 uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:433       [4]=F= 0| [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 67E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021D168000 DIR DIR DIR --- K9:nop            [516]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 67F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003E61D158000 DIR DIR DIR --- K9:nop            [515]</div><div>SFD:173       [0]=F=~[0]^ [0]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 680</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037FF9BE040A uPC uPC uPC --- K9:(6)MemFault    [1BE]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 681</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 682</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF856F50 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 683</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7FFF0E040A uPC uPC uPC --- K9:(6)MemFault    [70E]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 684</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 685</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021D87F400 DIR DIR DIR --- K9:nop            [587]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 686</div><div><label><input type="checkbox">break</label></div></div><div><div>:40015E1E49C011 DIR DIR DIR --- K9:nop            [649]</div><div>SFD:721           F= D+~0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 687</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E1EF98013 DIR DIR DIR --- K9:nop            [6F9]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 688</div><div><label><input type="checkbox">break</label></div></div><div><div>:40137D98C9800B uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=R_H14      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 689</div><div><label><input type="checkbox">break</label></div></div><div><div>:404902168E8100 DIR DIR DIR PSH K9:nop            [68E]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysCtl:FP.Run=1    H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 68A</div><div><label><input type="checkbox">break</label></div></div><div><div>:4061021EF68150 DIR DIR DIR --- K9:nop            [6F6]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysCtl:FP.ABT=0    H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 68B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40827FF8008020 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:732 F=[1] [0]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 68C</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003B79839803D uPC uPC DIR --- K9:nop            [039]</div><div>SFD:553       [0]=F=~D&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(C6)  R:RI   K11:                   H11:               E6:Level=F      E7:           </div></div></div><div class="regs"><div><div>μOp 68D</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102A0008C00 STK STK STK POP K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 68E</div><div><label><input type="checkbox">break</label></div></div><div><div>:E001021E0F8000 DIR DIR DIR --- K9:nop            [60F]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 68F</div><div><label><input type="checkbox">break</label></div></div><div><div>:402BFFF820800D uPC uPC uPC --- K9:nop            [020]</div><div>SFD:773       [5]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(DF)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 690</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003FFF87F800D uPC uPC uPC --- K9:nop            [07F]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(80)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 691</div><div><label><input type="checkbox">break</label></div></div><div><div>:40438616AC8400 DIR DIR DIR PSH K9:nop            [6AC]</div><div>SFD:143       [8]=F= [0]&amp; [8]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 692</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B6998C58F50 uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:233       [1]=F= 0| Q      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 693</div><div><label><input type="checkbox">break</label></div></div><div><div>:4381D7F840801D uPC uPC uPC --- K9:nop            [040]</div><div>SFD:561           F= D^ [7]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(BF)  R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 694</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021E028070 DIR DIR DIR --- K9:nop            [602]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=R.V cM=R.M cF=Res.5 cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 695</div><div><label><input type="checkbox">break</label></div></div><div><div>:403B9216AC8400 DIR DIR DIR PSH K9:nop            [6AC]</div><div>SFD:443       [7]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 696</div><div><label><input type="checkbox">break</label></div></div><div><div>:40136998C98F50 uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:233       [2]=F= 0| Q      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 697</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010216AC8400 DIR DIR DIR PSH K9:nop            [6AC]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 698</div><div><label><input type="checkbox">break</label></div></div><div><div>:4281C01EC1CF50 DIR DIR DIR --- K9:nop            [6C1] |2:ALUF.Z</div><div>SFD:061           F= [5]^ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 699</div><div><label><input type="checkbox">break</label></div></div><div><div>:490947F800C000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:121           F= [2]+~[1]  CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 69A</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B2D98CCC000 uPC uPC DIR --- K9:nop            [0CC] |1:ALUF.S |2:ALUF.Z</div><div>SFD:313       [3]=F=~0+ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 69B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40A9C61EA1C000 DIR DIR DIR --- K9:nop            [6A1]</div><div>SFD:161           F= [1]^ [5]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 69C</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001921E948010 DIR DIR DIR --- K9:nop            [694]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 69D</div><div><label><input type="checkbox">break</label></div></div><div><div>:403BEF98038000 uPC uPC DIR --- K9:nop            [003]</div><div>SFD:373       [7]=F=~0^ [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 69E</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C18000 uPC uPC DIR --- K9:nop            [0C1] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 69F</div><div><label><input type="checkbox">break</label></div></div><div><div>:400193F8008020 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 6A0</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0010398028000 uPC uPC DIR --- K9:nop            [002]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6A1</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B2D98C5C000 uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:313       [3]=F=~0+ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 6A2</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0017F98048011 uPC uPC DIR --- K9:nop            [004]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 6A3</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001F21E948010 DIR DIR DIR --- K9:nop            [694]</div><div>SFD:471           F=~0^ [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 6A4</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017F98068311 uPC uPC DIR --- K9:nop            [006]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 6A5</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021E9D8000 DIR DIR DIR --- K9:nop            [69D]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6A6</div><div><label><input type="checkbox">break</label></div></div><div><div>:4423721EBE8C00 DIR DIR DIR --- K9:nop            [6BE]</div><div>SFD:433       [4]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6A7</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C98000 uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6A8</div><div><label><input type="checkbox">break</label></div></div><div><div>:E00102A0008000 STK STK STK POP K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6A9</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010216AC8400 DIR DIR DIR PSH K9:nop            [6AC]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6AA</div><div><label><input type="checkbox">break</label></div></div><div><div>:4281C198C1C000 uPC uPC DIR --- K9:nop            [0C1] |2:ALUF.Z</div><div>SFD:061           F= [5]^ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 6AB</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021E938000 DIR DIR DIR --- K9:nop            [693]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6AC</div><div><label><input type="checkbox">break</label></div></div><div><div>:42A807FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:100       Q=  F= [5]+ [5]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6AD</div><div><label><input type="checkbox">break</label></div></div><div><div>:4AA303FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:003       [4]=F= [5]+ Q    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 6AE</div><div><label><input type="checkbox">break</label></div></div><div><div>:400097FF4E000A uPC uPC uPC --- K9:(6)MemFault    [74E]</div><div>SFD:540       Q=  F= D&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6AF</div><div><label><input type="checkbox">break</label></div></div><div><div>:48015BF885C00D uPC uPC uPC --- K9:nop            [085]</div><div>SFD:621           F= D+~Q      CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RCnst(7A)  R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 6B0</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A012198C2C000 uPC uPC DIR --- K9:nop            [0C2] |1:ALUF.S</div><div>SFD:011           F=~[4]+ Q    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 6B1</div><div><label><input type="checkbox">break</label></div></div><div><div>:4226721EC28000 DIR DIR DIR --- K9:nop            [6C2]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[4]=F= 0| [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6B2</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C68000 uPC uPC DIR --- K9:nop            [0C6] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6B3</div><div><label><input type="checkbox">break</label></div></div><div><div>:4401C2A000C000 STK STK STK POP K9:nop            [000]</div><div>SFD:061           F= [8]^ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 6B4</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE100000 uPC uPC uPC --- K9:(0)BusAct      [610]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6B5</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021EB48000 DIR DIR DIR --- K9:nop            [6B4]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6B6</div><div><label><input type="checkbox">break</label></div></div><div><div>:4A8023F8008000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:010       Q=  F=~[5]+ Q    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6B7</div><div><label><input type="checkbox">break</label></div></div><div><div>:4401C2A000C000 STK STK STK POP K9:nop            [000]</div><div>SFD:061           F= [8]^ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 6B8</div><div><label><input type="checkbox">break</label></div></div><div><div>:4029FFE01381AD uPC uPC uPC POP K9:nop            [013]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(EC)  R:RI   K11:BusCtl:DMACountDIS=1 H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 6B9</div><div><label><input type="checkbox">break</label></div></div><div><div>:4441E7F8008190 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:171           F=~[8]^ [8]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrCtlSel=0 H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 6BA</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E1FA0822C DIR DIR DIR --- K9:nop            [7A0]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=R_INTDIP   R:RI   K11:REG_WR(R)          H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 6BB</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021ECC8800 DIR DIR DIR --- K9:nop            [6CC]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6BC</div><div><label><input type="checkbox">break</label></div></div><div><div>:43757210598000 DIR DIR DIR PSH K9:nop            [059]</div><div>SFD:435     &gt;&gt;[E]=F= 0| [6]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6BD</div><div><label><input type="checkbox">break</label></div></div><div><div>:478BF21ECA8000 DIR DIR DIR --- K9:nop            [6CA]</div><div>SFD:473       [1]=F=~0^ [F]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6BE</div><div><label><input type="checkbox">break</label></div></div><div><div>:444B37F880802D uPC uPC uPC --- K9:nop            [080]</div><div>SFD:513       [9]=F=~D+ [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(7F)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 6BF</div><div><label><input type="checkbox">break</label></div></div><div><div>:400092158E8F50 DIR DIR DIR PSH K9:nop            [58E]</div><div>SFD:440       Q=  F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 6C0</div><div><label><input type="checkbox">break</label></div></div><div><div>:48014A1665C000 DIR DIR DIR PSH K9:nop            [665]</div><div>SFD:221           F= 0+~Q      CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 6C1</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B2D98C5C000 uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:313       [3]=F=~0+ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 6C2</div><div><label><input type="checkbox">break</label></div></div><div><div>:4226721E068000 DIR DIR DIR --- K9:nop            [606]</div><div>SFD:436 &lt;&lt;Q &lt;&lt;[4]=F= 0| [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6C3</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001F21E948010 DIR DIR DIR --- K9:nop            [694]</div><div>SFD:471           F=~0^ [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 6C4</div><div><label><input type="checkbox">break</label></div></div><div><div>:C03B5E1EC6C011 DIR DIR DIR --- K9:nop            [6C6]</div><div>SFD:723       [7]=F= D+~0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 6C5</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001921E948010 DIR DIR DIR --- K9:nop            [694]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 6C6</div><div><label><input type="checkbox">break</label></div></div><div><div>:50435E1EC88311 DIR DIR DIR --- K9:nop            [6C8]</div><div>SFD:723       [8]=F= D+~0      CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 6C7</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C98F50 uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 6C8</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001C61E778C10 DIR DIR DIR --- K9:nop            [677]</div><div>SFD:161           F= [0]^ [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 6C9</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021E978400 DIR DIR DIR --- K9:nop            [697]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6CA</div><div><label><input type="checkbox">break</label></div></div><div><div>:470B861E5A8000 DIR DIR DIR --- K9:nop            [65A]</div><div>SFD:143       [1]=F= [E]&amp; [1]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6CB</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021E938F50 DIR DIR DIR --- K9:nop            [693]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 6CC</div><div><label><input type="checkbox">break</label></div></div><div><div>:403103F89C0180 uPC uPC uPC --- K9:(4)Ad=REG/pbit [09C]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=0   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6CD</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102A000E000 STK STK STK POP K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 6CE</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFFF880940D uPC uPC uPC --- K9:nop            [080]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(7F)  R:RI   K11:                   H11:MemAddr_Count  E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6CF</div><div><label><input type="checkbox">break</label></div></div><div><div>:43A372163A8000 DIR DIR DIR PSH K9:nop            [63A]</div><div>SFD:433       [4]=F= 0| [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6D0</div><div><label><input type="checkbox">break</label></div></div><div><div>:40817198C1C000 uPC uPC DIR --- K9:nop            [0C1] |2:ALUF.Z</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 6D1</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C28000 uPC uPC DIR --- K9:nop            [0C2] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6D2</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FF880C00D uPC uPC uPC --- K9:nop            [080]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(7F)  R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 6D3</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8118070 uPC uPC uPC --- K9:nop            [011]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=Z   cM=S   cF=.     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 6D4</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021DE48000 DIR DIR DIR --- K9:nop            [5E4]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6D5</div><div><label><input type="checkbox">break</label></div></div><div><div>:407102168E8100 DIR DIR DIR PSH K9:nop            [68E]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysCtl:INT_ACK=0   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6D6</div><div><label><input type="checkbox">break</label></div></div><div><div>:44CB061EDC8120 DIR DIR DIR --- K9:nop            [6DC]</div><div>SFD:103       [9]=F= [9]+ [9]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:SysCtl:FP.Run=1    H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 6D7</div><div><label><input type="checkbox">break</label></div></div><div><div>:42ABB7F8F0800D uPC uPC uPC --- K9:nop            [0F0]</div><div>SFD:553       [5]=F=~D&amp; [5]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6D8</div><div><label><input type="checkbox">break</label></div></div><div><div>:422B67FF850000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:133       [5]=F= [4]| [5]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6D9</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFFF80A802D uPC uPC uPC --- K9:nop            [00A]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F5)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 6DA</div><div><label><input type="checkbox">break</label></div></div><div><div>:E001021EC48000 DIR DIR DIR --- K9:nop            [6C4]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6DB</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6DC</div><div><label><input type="checkbox">break</label></div></div><div><div>:400173FF850010 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:431           F= 0| [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 6DD</div><div><label><input type="checkbox">break</label></div></div><div><div>:C001021EED8250 DIR DIR DIR --- K9:nop            [6ED]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 6DE</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B7FFF850000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [9]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6DF</div><div><label><input type="checkbox">break</label></div></div><div><div>:41A372163A8000 DIR DIR DIR PSH K9:nop            [63A]</div><div>SFD:433       [4]=F= 0| [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6E0</div><div><label><input type="checkbox">break</label></div></div><div><div>:40817198C1C000 uPC uPC DIR --- K9:nop            [0C1] |2:ALUF.Z</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 6E1</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C68000 uPC uPC DIR --- K9:nop            [0C6] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6E2</div><div><label><input type="checkbox">break</label></div></div><div><div>:E1127E18478211 DIR DIR DIR --- K9:nop            [047]</div><div>SFD:732 F=[2] [2]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 6E3</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8058070 uPC uPC uPC --- K9:nop            [005]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=Z   cM=S   cF=0     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 6E4</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021EEB8000 DIR DIR DIR --- K9:nop            [6EB]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6E5</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B861EE98000 DIR DIR DIR --- K9:nop            [6E9]</div><div>SFD:143       [1]=F= [0]&amp; [1]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6E6</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FFF800C000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 6E7</div><div><label><input type="checkbox">break</label></div></div><div><div>:40A9E7F805C070 uPC uPC uPC --- K9:nop            [005]</div><div>SFD:171           F=~[1]^ [5]  CIn=0    SIn:alu.s cV=Z   cM=S   cF=0     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 6E8</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198CA8000 uPC uPC DIR --- K9:nop            [0CA] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6E9</div><div><label><input type="checkbox">break</label></div></div><div><div>:40B36619008000 DIR DIR DIR --- K9:nop            [100]</div><div>SFD:133       [6]=F= [1]| [6]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6EA</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219E58000 DIR DIR DIR --- K9:nop            [1E5]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6EB</div><div><label><input type="checkbox">break</label></div></div><div><div>:482317F891800D uPC uPC uPC --- K9:nop            [091]</div><div>SFD:503       [4]=F= D+ [0]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=RCnst(6E)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6EC</div><div><label><input type="checkbox">break</label></div></div><div><div>:4CCA121D858020 DIR DIR DIR --- K9:nop            [585]</div><div>SFD:402 F=[9] [9]=   0+ [9]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 6ED</div><div><label><input type="checkbox">break</label></div></div><div><div>:E003FFF8F0800D uPC uPC uPC --- K9:nop            [0F0]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6EE</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7FFF850011 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 6EF</div><div><label><input type="checkbox">break</label></div></div><div><div>:4033A7F9028070 uPC uPC uPC --- K9:nop            [102]</div><div>SFD:153       [6]=F=~[0]&amp; [6]  CIn=0    SIn:0     cV=R.V cM=R.M cF=Res.5 cL=R.L     </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 6F0</div><div><label><input type="checkbox">break</label></div></div><div><div>:4081721F3F8040 DIR DIR DIR --- K9:nop            [73F]</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:PTA=F        E7:           </div></div></div><div class="regs"><div><div>μOp 6F1</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B7E16598000 DIR DIR DIR PSH K9:nop            [659]</div><div>SFD:733       [9]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6F2</div><div><label><input type="checkbox">break</label></div></div><div><div>:42ABE61EDE8000 DIR DIR DIR --- K9:nop            [6DE]</div><div>SFD:173       [5]=F=~[5]^ [5]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6F3</div><div><label><input type="checkbox">break</label></div></div><div><div>:42AB921EDE8000 DIR DIR DIR --- K9:nop            [6DE]</div><div>SFD:443       [5]=F= 0&amp; [5]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6F4</div><div><label><input type="checkbox">break</label></div></div><div><div>:43A3B598C1C000 uPC uPC DIR --- K9:nop            [0C1] |2:ALUF.Z</div><div>SFD:553       [4]=F=~D&amp; [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 6F5</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F3A8000 DIR DIR DIR --- K9:nop            [73A]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6F6</div><div><label><input type="checkbox">break</label></div></div><div><div>:4101721E098430 DIR DIR DIR --- K9:nop            [609]</div><div>SFD:431           F= 0| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:Level=F      E7:           </div></div></div><div class="regs"><div><div>μOp 6F7</div><div><label><input type="checkbox">break</label></div></div><div><div>:4223E611E19C09 DIR DIR DIR PSH K9:nop            [1E1]</div><div>SFD:173       [4]=F=~[4]^ [4]  CIn=0    SIn:0                                       </div><div>D4/5:DP=CCR_DSense R:RI   K11:                   H11:NibSwap        E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6F8</div><div><label><input type="checkbox">break</label></div></div><div><div>:4101861E88C000 DIR DIR DIR --- K9:nop            [688]</div><div>SFD:141           F= [2]&amp; [0]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 6F9</div><div><label><input type="checkbox">break</label></div></div><div><div>:E113D61F0A8002 DIR DIR DIR --- K9:nop            [70A]</div><div>SFD:563       [2]=F= D^ [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_H       R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6FA</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6FB</div><div><label><input type="checkbox">break</label></div></div><div><div>:419BE598C58000 uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:173       [3]=F=~[3]^ [3]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6FC</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017D98EEA023 uPC uPC DIR --- K9:nop            [0EE] |1:~pbit </div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:RIdx=F       E7:BusReady   </div></div></div><div class="regs"><div><div>μOp 6FD</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021EA88000 DIR DIR DIR --- K9:nop            [6A8]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 6FE</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021DC3EF50 DIR DIR DIR --- K9:nop            [5C3]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 6FF</div><div><label><input type="checkbox">break</label></div></div><div><div>:4481721EFD8220 DIR DIR DIR --- K9:nop            [6FD]</div><div>SFD:431           F= 0| [9]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:REG_WR(R)          H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 700</div><div><label><input type="checkbox">break</label></div></div><div><div>:438103FF854010 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [7]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 701</div><div><label><input type="checkbox">break</label></div></div><div><div>:483B0A1F688300 DIR DIR DIR --- K9:nop            [768]</div><div>SFD:203       [7]=F= 0+ Q      CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 702</div><div><label><input type="checkbox">break</label></div></div><div><div>:408B1607DB840A DIR DIR DIR POP K9:nop            [7DB]</div><div>SFD:503       [1]=F= D+ [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 703</div><div><label><input type="checkbox">break</label></div></div><div><div>:4B8A0E16A8C810 DIR DIR DIR PSH K9:nop            [6A8]</div><div>SFD:302 F=[7] [1]=   0+ [1]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 704</div><div><label><input type="checkbox">break</label></div></div><div><div>:5113121F78E000 DIR DIR DIR --- K9:nop            [778]</div><div>SFD:403       [2]=F= 0+ [2]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 705</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 706</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 707</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE360400 uPC uPC uPC --- K9:(6)MemFault    [636]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 708</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E1F1C9C2A DIR DIR DIR --- K9:nop            [71C]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:NibSwap        E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 709</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B7E1F0F8001 DIR DIR DIR --- K9:nop            [70F]</div><div>SFD:733       [3]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 70A</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00B7E1EE28001 DIR DIR DIR --- K9:nop            [6E2]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 70B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198CD8000 uPC uPC DIR --- K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 70C</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021FE98800 DIR DIR DIR --- K9:nop            [7E9]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 70D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021FF68400 DIR DIR DIR --- K9:nop            [7F6]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 70E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021E26E000 DIR DIR DIR --- K9:nop            [626]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 70F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003F2148CC000 DIR DIR DIR PSH K9:nop            [48C]</div><div>SFD:473       [0]=F=~0^ [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 710</div><div><label><input type="checkbox">break</label></div></div><div><div>:4200701FCD8000 DIR DIR DIR --- K9:nop            [7CD] |2:ALUF.Z</div><div>SFD:430       Q=  F= 0| [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 711</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 712</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021E468050 DIR DIR DIR --- K9:nop            [646]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 713</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102B8138470 STK STK STK --- K9:nop            [013]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=LZ  cM=S   cF=.     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 714</div><div><label><input type="checkbox">break</label></div></div><div><div>:407BFFF8F0C10D uPC uPC uPC --- K9:nop            [0F0]</div><div>SFD:773       [F]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:RI   K11:SysCtl:INT_ACK=1   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 715</div><div><label><input type="checkbox">break</label></div></div><div><div>:4783B61EBC8009 DIR DIR DIR --- K9:nop            [6BC]</div><div>SFD:553       [0]=F=~D&amp; [F]    CIn=0    SIn:0                                       </div><div>D4/5:DP=CCR_DSense R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 716</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F198000 DIR DIR DIR --- K9:nop            [719]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 717</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFFF880800D uPC uPC uPC --- K9:nop            [080]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(7F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 718</div><div><label><input type="checkbox">break</label></div></div><div><div>:4423721659C000 DIR DIR DIR PSH K9:nop            [659]</div><div>SFD:433       [4]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 719</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021E9F8050 DIR DIR DIR --- K9:nop            [69F]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 71A</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C68000 uPC uPC DIR --- K9:nop            [0C6] |1:ALUF.S</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 71B</div><div><label><input type="checkbox">break</label></div></div><div><div>:C081161A01C411 DIR DIR DIR --- K9:nop            [201]</div><div>SFD:501           F= D+ [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 71C</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B97FE330020 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:543       [9]=F= D&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 71D</div><div><label><input type="checkbox">break</label></div></div><div><div>:E00B7E1FD09C00 DIR DIR DIR --- K9:nop            [7D0]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:NibSwap        E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 71E</div><div><label><input type="checkbox">break</label></div></div><div><div>:404102148E8100 DIR DIR DIR PSH K9:nop            [48E]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysCtl:FP.Run=0    H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 71F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003FFF808800D uPC uPC uPC --- K9:nop            [008]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F7)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 720</div><div><label><input type="checkbox">break</label></div></div><div><div>:400BFF980A800D uPC uPC DIR --- K9:nop            [00A]</div><div>SFD:773       [1]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(F5)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 721</div><div><label><input type="checkbox">break</label></div></div><div><div>:4281721F13C000 DIR DIR DIR --- K9:nop            [713]</div><div>SFD:431           F= 0| [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 722</div><div><label><input type="checkbox">break</label></div></div><div><div>:40016A0713C050 DIR DIR DIR POP K9:nop            [713]</div><div>SFD:231           F= 0| Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 723</div><div><label><input type="checkbox">break</label></div></div><div><div>:40137FFF857401 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 724</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFC66400A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 725</div><div><label><input type="checkbox">break</label></div></div><div><div>:408B1598C6C01A uPC uPC DIR --- K9:nop            [0C6] |1:ALUF.S</div><div>SFD:503       [1]=F= D+ [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 726</div><div><label><input type="checkbox">break</label></div></div><div><div>:5113121F338310 DIR DIR DIR --- K9:nop            [733]</div><div>SFD:403       [2]=F= 0+ [2]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 727</div><div><label><input type="checkbox">break</label></div></div><div><div>:5113321F338310 DIR DIR DIR --- K9:nop            [733]</div><div>SFD:413       [2]=F=~0+ [2]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 728</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8049470 uPC uPC uPC --- K9:nop            [004]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=.   cM=.   cF=0     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 729</div><div><label><input type="checkbox">break</label></div></div><div><div>:40397E19D18193 DIR DIR DIR --- K9:nop            [1D1]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:RI   K11:BusCtl:AddrU/D=1   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 72A</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF850000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 72B</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001961F3DC00B DIR DIR DIR --- K9:nop            [73D]</div><div>SFD:541           F= D&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=R_H14      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 72C</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0017D98CD8020 uPC uPC DIR --- K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 72D</div><div><label><input type="checkbox">break</label></div></div><div><div>:C113161F81C001 DIR DIR DIR --- K9:nop            [781]</div><div>SFD:503       [2]=F= D+ [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 72E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021E589400 DIR DIR DIR --- K9:nop            [658]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 72F</div><div><label><input type="checkbox">break</label></div></div><div><div>:480313FC820000 uPC uPC uPC --- K9:(2)RIR.0       [482]</div><div>SFD:403       [0]=F= 0+ [0]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 730</div><div><label><input type="checkbox">break</label></div></div><div><div>:400192A000C000 STK STK STK POP K9:nop            [000]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 731</div><div><label><input type="checkbox">break</label></div></div><div><div>:40007E1F038381 DIR DIR DIR --- K9:nop            [703]</div><div>SFD:730       Q=  F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:SysDatOut_WR       H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 732</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0010207318000 DIR DIR DIR POP K9:nop            [731]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 733</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B7E1E278C00 DIR DIR DIR --- K9:nop            [627]</div><div>SFD:733       [9]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 734</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F148000 DIR DIR DIR --- K9:nop            [714]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 735</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F918000 DIR DIR DIR --- K9:nop            [791]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 736</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219018200 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:REG_WR(R)          H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 737</div><div><label><input type="checkbox">break</label></div></div><div><div>:419BE598C98000 uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:173       [3]=F=~[3]^ [3]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 738</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E1A5D8C11 DIR DIR DIR --- K9:nop            [25D]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:WorkAddr_LDH   E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 739</div><div><label><input type="checkbox">break</label></div></div><div><div>:4223E611E18000 DIR DIR DIR PSH K9:nop            [1E1]</div><div>SFD:173       [4]=F=~[4]^ [4]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 73A</div><div><label><input type="checkbox">break</label></div></div><div><div>:4081961EFBC00C DIR DIR DIR --- K9:nop            [6FB]</div><div>SFD:541           F= D&amp; [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=R_INTDIP   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 73B</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F1F8000 DIR DIR DIR --- K9:nop            [71F]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 73C</div><div><label><input type="checkbox">break</label></div></div><div><div>:40939598C5C00C uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:543       [2]=F= D&amp; [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=R_INTDIP   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 73D</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198748000 uPC uPC DIR --- K9:nop            [074] |8:INT_REQ</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 73E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4039021E588180 DIR DIR DIR --- K9:nop            [658]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=1   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 73F</div><div><label><input type="checkbox">break</label></div></div><div><div>:408F061E548000 DIR DIR DIR --- K9:nop            [654]</div><div>SFD:107     &lt;&lt;[1]=F= [1]+ [1]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 740</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 741</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C58000 uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 742</div><div><label><input type="checkbox">break</label></div></div><div><div>:43813198C1C000 uPC uPC DIR --- K9:nop            [0C1] |2:ALUF.Z</div><div>SFD:411           F=~0+ [7]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 743</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021FB58000 DIR DIR DIR --- K9:nop            [7B5]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 744</div><div><label><input type="checkbox">break</label></div></div><div><div>:6481721E118220 DIR DIR DIR --- K9:nop            [611]</div><div>SFD:431           F= 0| [9]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI|1 K11:REG_WR(R)          H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 745</div><div><label><input type="checkbox">break</label></div></div><div><div>:403B2E1FB88000 DIR DIR DIR --- K9:nop            [7B8]</div><div>SFD:313       [7]=F=~0+ [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 746</div><div><label><input type="checkbox">break</label></div></div><div><div>:40015E1F448011 DIR DIR DIR --- K9:nop            [744]</div><div>SFD:721           F= D+~0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 747</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021DD48000 DIR DIR DIR --- K9:nop            [5D4]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 748</div><div><label><input type="checkbox">break</label></div></div><div><div>:6059021F468100 DIR DIR DIR --- K9:nop            [746]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI|1 K11:SysCtl:RTC.R=1     H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 749</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B7E1FD98001 DIR DIR DIR --- K9:nop            [7D9]</div><div>SFD:733       [3]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 74A</div><div><label><input type="checkbox">break</label></div></div><div><div>:4051FF80A8812D uPC uPC DIR POP K9:nop            [0A8]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(57)  R:RI   K11:SysCtl:RTC.R=0     H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 74B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010218818400 DIR DIR DIR --- K9:nop            [081]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 74C</div><div><label><input type="checkbox">break</label></div></div><div><div>:40AB73FF850000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:433       [5]=F= 0| [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 74D</div><div><label><input type="checkbox">break</label></div></div><div><div>:413B721D1A8000 DIR DIR DIR --- K9:nop            [51A]</div><div>SFD:433       [7]=F= 0| [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 74E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FE168E802D DIR DIR DIR PSH K9:nop            [68E]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(71)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 74F</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219D68000 DIR DIR DIR --- K9:nop            [1D6]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 750</div><div><label><input type="checkbox">break</label></div></div><div><div>:5281121F608310 DIR DIR DIR --- K9:nop            [760]</div><div>SFD:401           F= 0+ [5]    CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 751</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C58000 uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 752</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F568F50 DIR DIR DIR --- K9:nop            [756]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 753</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F8048070 uPC uPC uPC --- K9:nop            [004]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=.   cM=.   cF=0     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 754</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C98000 uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 755</div><div><label><input type="checkbox">break</label></div></div><div><div>:40038E1C1A8000 DIR DIR DIR --- K9:nop            [41A]</div><div>SFD:343       [0]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 756</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F618400 DIR DIR DIR --- K9:nop            [761]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 757</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021DD48000 DIR DIR DIR --- K9:nop            [5D4]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 758</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 759</div><div><label><input type="checkbox">break</label></div></div><div><div>:4281721FB4C000 DIR DIR DIR --- K9:nop            [7B4]</div><div>SFD:431           F= 0| [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 75A</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 75B</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021DD48000 DIR DIR DIR --- K9:nop            [5D4]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 75C</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010217EB8400 DIR DIR DIR PSH K9:nop            [7EB]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 75D</div><div><label><input type="checkbox">break</label></div></div><div><div>:403B2D98C1C180 uPC uPC DIR --- K9:nop            [0C1] |2:ALUF.Z</div><div>SFD:313       [7]=F=~0+ [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=1   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 75E</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103F800A000 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:BusReady   </div></div></div><div class="regs"><div><div>μOp 75F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F4EE000 DIR DIR DIR --- K9:nop            [74E]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 760</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F528C00 DIR DIR DIR --- K9:nop            [752]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 761</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 762</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF856000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 763</div><div><label><input type="checkbox">break</label></div></div><div><div>:421397FF3E400A uPC uPC uPC --- K9:(6)MemFault    [73E]</div><div>SFD:543       [2]=F= D&amp; [4]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 764</div><div><label><input type="checkbox">break</label></div></div><div><div>:41817190C5C000 uPC uPC DIR PSH K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:431           F= 0| [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 765</div><div><label><input type="checkbox">break</label></div></div><div><div>:4101721FC48010 DIR DIR DIR --- K9:nop            [7C4]</div><div>SFD:431           F= 0| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 766</div><div><label><input type="checkbox">break</label></div></div><div><div>:40005E1F008001 DIR DIR DIR --- K9:nop            [700]</div><div>SFD:720       Q=  F= D+~0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 767</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C98000 uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 768</div><div><label><input type="checkbox">break</label></div></div><div><div>:5281121C7A8010 DIR DIR DIR --- K9:nop            [47A]</div><div>SFD:401           F= 0+ [5]    CIn=FL.C SIn:q0                                      </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 769</div><div><label><input type="checkbox">break</label></div></div><div><div>:419B32003B9000 DIR DIR DIR POP K9:nop            [03B]</div><div>SFD:413       [3]=F=~0+ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_Count E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 76A</div><div><label><input type="checkbox">break</label></div></div><div><div>:4211061F9FC000 DIR DIR DIR --- K9:nop            [79F]</div><div>SFD:101           F= [4]+ [2]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 76B</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102A0088070 STK STK STK POP K9:nop            [008]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s cV=.   cM=.   cF=1     cL=.       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:CondRegLD    E7:           </div></div></div><div class="regs"><div><div>μOp 76C</div><div><label><input type="checkbox">break</label></div></div><div><div>:40016BFDCC4000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [5CC]</div><div>SFD:231           F= 0| Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 76D</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010098C9EF50 STK STK DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 76E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F4E8050 DIR DIR DIR --- K9:nop            [74E]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 76F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4081721A51C410 DIR DIR DIR --- K9:nop            [251]</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 770</div><div><label><input type="checkbox">break</label></div></div><div><div>:403B7D90E68008 uPC uPC DIR PSH K9:nop            [0E6] |1:~pbit </div><div>SFD:733       [7]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=PA         R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 771</div><div><label><input type="checkbox">break</label></div></div><div><div>:410197F8F7C00D uPC uPC uPC --- K9:nop            [0F7]</div><div>SFD:541           F= D&amp; [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(08)  R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 772</div><div><label><input type="checkbox">break</label></div></div><div><div>:41817190C98020 uPC uPC DIR PSH K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:431           F= 0| [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 773</div><div><label><input type="checkbox">break</label></div></div><div><div>:448173FF3202A0 uPC uPC uPC --- K9:(2)RIR.0       [732]</div><div>SFD:431           F= 0| [9]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:PTR_WR             H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 774</div><div><label><input type="checkbox">break</label></div></div><div><div>:4B8A0E16A8C410 DIR DIR DIR PSH K9:nop            [6A8]</div><div>SFD:302 F=[7] [1]=   0+ [1]    CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:Result=F     E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 775</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F96E000 DIR DIR DIR --- K9:nop            [796]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 776</div><div><label><input type="checkbox">break</label></div></div><div><div>:43BB76A07F800D STK STK STK POP K9:nop            [07F]</div><div>SFD:533       [7]=F= D| [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(80)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 777</div><div><label><input type="checkbox">break</label></div></div><div><div>:43BB96A080800D STK STK STK POP K9:nop            [080]</div><div>SFD:543       [7]=F= D&amp; [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(7F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 778</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F888280 DIR DIR DIR --- K9:nop            [788]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:PTR_WR             H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 779</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FEA07F801D STK STK STK POP K9:nop            [07F]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(80)  R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 77A</div><div><label><input type="checkbox">break</label></div></div><div><div>:4223061F4C8000 DIR DIR DIR --- K9:nop            [74C]</div><div>SFD:103       [4]=F= [4]+ [4]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 77B</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FEA07E801D STK STK STK POP K9:nop            [07E]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(81)  R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 77C</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B7FFC820001 uPC uPC uPC --- K9:(2)RIR.0       [482]</div><div>SFD:733       [9]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 77D</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010218448000 DIR DIR DIR --- K9:nop            [044]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 77E</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F8EE000 DIR DIR DIR --- K9:nop            [78E]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 77F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4031019FB58180 uPC uPC DIR --- K9:nop            [7B5] |8:DMA_REQ</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=0   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 780</div><div><label><input type="checkbox">break</label></div></div><div><div>:4079921F15C300 DIR DIR DIR --- K9:nop            [715]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 781</div><div><label><input type="checkbox">break</label></div></div><div><div>:508B161F2F8001 DIR DIR DIR --- K9:nop            [72F]</div><div>SFD:503       [1]=F= D+ [1]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 782</div><div><label><input type="checkbox">break</label></div></div><div><div>:407BFF98F0800D uPC uPC DIR --- K9:nop            [0F0]</div><div>SFD:773       [F]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(0F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 783</div><div><label><input type="checkbox">break</label></div></div><div><div>:40007FFFA6001A uPC uPC uPC --- K9:(6)MemFault    [7A6]</div><div>SFD:730       Q=  F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 784</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00102A0009600 STK STK STK POP K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:REG_WR(R)          H11:MemAddr_Count  E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 785</div><div><label><input type="checkbox">break</label></div></div><div><div>:437A7E15BD8043 DIR DIR DIR PSH K9:nop            [5BD]</div><div>SFD:732 F=[6] [F]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=MA_L       R:RI   K11:                   H11:               E6:PTA=F        E7:           </div></div></div><div class="regs"><div><div>μOp 786</div><div><label><input type="checkbox">break</label></div></div><div><div>:4049021E018180 DIR DIR DIR --- K9:nop            [601]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrCtlSel=1 H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 787</div><div><label><input type="checkbox">break</label></div></div><div><div>:40390207148180 DIR DIR DIR POP K9:nop            [714]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=1   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 788</div><div><label><input type="checkbox">break</label></div></div><div><div>:400102A0009400 STK STK STK POP K9:nop            [000]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 789</div><div><label><input type="checkbox">break</label></div></div><div><div>:00437E1F0A8001 DIR AHR DIR --- K9:nop            [70A]</div><div>SFD:733       [8]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 78A</div><div><label><input type="checkbox">break</label></div></div><div><div>:441B721FD98000 DIR DIR DIR --- K9:nop            [7D9]</div><div>SFD:433       [3]=F= 0| [8]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 78B</div><div><label><input type="checkbox">break</label></div></div><div><div>:0001021F0C8000 DIR AHR DIR --- K9:nop            [70C]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 78C</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010218818400 DIR DIR DIR --- K9:nop            [081]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 78D</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037D9877940B uPC uPC DIR --- K9:nop            [077] |8:INT_REQ</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=R_H14      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 78E</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010218068F50 DIR DIR DIR --- K9:nop            [006]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:           </div></div></div><div class="regs"><div><div>μOp 78F</div><div><label><input type="checkbox">break</label></div></div><div><div>:4039B7F808C18D uPC uPC uPC --- K9:nop            [008]</div><div>SFD:551           F=~D&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(F7)  R:RI   K11:BusCtl:AddrU/D=1   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 790</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037D98C1800C uPC uPC DIR --- K9:nop            [0C1] |2:ALUF.Z</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=R_INTDIP   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 791</div><div><label><input type="checkbox">break</label></div></div><div><div>:40137E07D4800D DIR DIR DIR POP K9:nop            [7D4]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(2B)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 792</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037E1C308001 DIR DIR DIR --- K9:nop            [430]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 793</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001B7F804C00D uPC uPC uPC --- K9:nop            [004]</div><div>SFD:551           F=~D&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(FB)  R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 794</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C58000 uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 795</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFE071E802D DIR DIR DIR POP K9:nop            [71E]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(E1)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 796</div><div><label><input type="checkbox">break</label></div></div><div><div>:5113121F838280 DIR DIR DIR --- K9:nop            [783]</div><div>SFD:403       [2]=F= 0+ [2]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:PTR_WR             H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 797</div><div><label><input type="checkbox">break</label></div></div><div><div>:4013FFF810800D uPC uPC uPC --- K9:nop            [010]</div><div>SFD:773       [2]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(EF)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 798</div><div><label><input type="checkbox">break</label></div></div><div><div>:4051FFE0A8812D uPC uPC uPC POP K9:nop            [0A8]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(57)  R:RI   K11:SysCtl:RTC.R=0     H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 799</div><div><label><input type="checkbox">break</label></div></div><div><div>:6058921E868100 DIR DIR DIR --- K9:nop            [686]</div><div>SFD:440       Q=  F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI|1 K11:SysCtl:RTC.R=1     H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 79A</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B921FD98000 DIR DIR DIR --- K9:nop            [7D9]</div><div>SFD:443       [3]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 79B</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037E1FD68391 DIR DIR DIR --- K9:nop            [7D6]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 79C</div><div><label><input type="checkbox">break</label></div></div><div><div>:401B921FBD8400 DIR DIR DIR --- K9:nop            [7BD]</div><div>SFD:443       [3]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 79D</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021FE59000 DIR DIR DIR --- K9:nop            [7E5]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_Count E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 79E</div><div><label><input type="checkbox">break</label></div></div><div><div>:00000000000000 DIR AHR DIR POP K9:(0)BusAct      [000] |1:ALUF.S |2:ALUF.Z |4:INT_ENA |8:CCR.L  </div><div>SFD:000       Q=  F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 79F</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017D98C2C001 uPC uPC DIR --- K9:nop            [0C2] |1:ALUF.S</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 7A0</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF4A0000 uPC uPC uPC --- K9:(2)RIR.0       [74A]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7A1</div><div><label><input type="checkbox">break</label></div></div><div><div>:4481721E118020 DIR DIR DIR --- K9:nop            [611]</div><div>SFD:431           F= 0| [9]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 7A2</div><div><label><input type="checkbox">break</label></div></div><div><div>:419B0598C58000 uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:103       [3]=F= [3]+ [3]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7A3</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219018400 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7A4</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001961F2CC020 DIR DIR DIR --- K9:nop            [72C]</div><div>SFD:541           F= D&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 7A5</div><div><label><input type="checkbox">break</label></div></div><div><div>:4196061F828000 DIR DIR DIR --- K9:nop            [782]</div><div>SFD:106 &lt;&lt;Q &lt;&lt;[2]=F= [3]+ [2]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7A6</div><div><label><input type="checkbox">break</label></div></div><div><div>:4000FE1807800D DIR DIR DIR --- K9:nop            [007]</div><div>SFD:770       Q=  F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(F8)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7A7</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219018400 DIR DIR DIR --- K9:nop            [101]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7A8</div><div><label><input type="checkbox">break</label></div></div><div><div>:419B33FDCC5000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [5CC]</div><div>SFD:413       [3]=F=~0+ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_Count E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 7A9</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198CDEF50 uPC uPC DIR --- K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 7AA</div><div><label><input type="checkbox">break</label></div></div><div><div>:40019219058010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 7AB</div><div><label><input type="checkbox">break</label></div></div><div><div>:C001021F9B8000 DIR DIR DIR --- K9:nop            [79B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7AC</div><div><label><input type="checkbox">break</label></div></div><div><div>:40019219058010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 7AD</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021CE58400 DIR DIR DIR --- K9:nop            [4E5]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7AE</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010219D6E000 DIR DIR DIR --- K9:nop            [1D6]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 7AF</div><div><label><input type="checkbox">break</label></div></div><div><div>:4101721D39C000 DIR DIR DIR --- K9:nop            [539]</div><div>SFD:431           F= 0| [2]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 7B0</div><div><label><input type="checkbox">break</label></div></div><div><div>:40009198C1E000 uPC uPC DIR --- K9:nop            [0C1] |2:ALUF.Z</div><div>SFD:440       Q=  F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 7B1</div><div><label><input type="checkbox">break</label></div></div><div><div>:48010A19058010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:201           F= 0+ Q      CIn=1    SIn:AFL.C                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 7B2</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001B798F0C00D uPC uPC DIR --- K9:nop            [0F0]</div><div>SFD:551           F=~D&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(0F)  R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 7B3</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFE1F1E802D DIR DIR DIR --- K9:nop            [71E]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(E1)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 7B4</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C58000 uPC uPC DIR --- K9:nop            [0C5] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7B5</div><div><label><input type="checkbox">break</label></div></div><div><div>:400192148E8020 DIR DIR DIR PSH K9:nop            [48E]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 7B6</div><div><label><input type="checkbox">break</label></div></div><div><div>:40015E1FAB802D DIR DIR DIR --- K9:nop            [7AB]</div><div>SFD:721           F= D+~0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(54)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 7B7</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003FFF8B0800D uPC uPC uPC --- K9:nop            [0B0]</div><div>SFD:773       [0]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(4F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7B8</div><div><label><input type="checkbox">break</label></div></div><div><div>:402B7217EB8400 DIR DIR DIR PSH K9:nop            [7EB]</div><div>SFD:433       [5]=F= 0| [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7B9</div><div><label><input type="checkbox">break</label></div></div><div><div>:42B9F21F42C180 DIR DIR DIR --- K9:nop            [742]</div><div>SFD:471           F=~0^ [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=1   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 7BA</div><div><label><input type="checkbox">break</label></div></div><div><div>:40019219058010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 7BB</div><div><label><input type="checkbox">break</label></div></div><div><div>:4281721FE48C10 DIR DIR DIR --- K9:nop            [7E4]</div><div>SFD:431           F= 0| [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_LDH   E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 7BC</div><div><label><input type="checkbox">break</label></div></div><div><div>:40019219058010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 7BD</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7BE</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 7BF</div><div><label><input type="checkbox">break</label></div></div><div><div>:40437E1FD8800A DIR DIR DIR --- K9:nop            [7D8]</div><div>SFD:733       [8]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7C0</div><div><label><input type="checkbox">break</label></div></div><div><div>:404BFFF880800D uPC uPC uPC --- K9:nop            [080]</div><div>SFD:773       [9]=F=~D^ 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RCnst(7F)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7C1</div><div><label><input type="checkbox">break</label></div></div><div><div>:42ABE6162C8000 DIR DIR DIR PSH K9:nop            [62C]</div><div>SFD:173       [5]=F=~[5]^ [5]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7C2</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001721F1AC000 DIR DIR DIR --- K9:nop            [71A]</div><div>SFD:431           F= 0| [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 7C3</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B921FC08000 DIR DIR DIR --- K9:nop            [7C0]</div><div>SFD:443       [1]=F= 0&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7C4</div><div><label><input type="checkbox">break</label></div></div><div><div>:E001921FC68220 DIR DIR DIR --- K9:nop            [7C6]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:REG_WR(R)          H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 7C5</div><div><label><input type="checkbox">break</label></div></div><div><div>:43BB3218999400 DIR DIR DIR --- K9:nop            [099]</div><div>SFD:413       [7]=F=~0+ [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7C6</div><div><label><input type="checkbox">break</label></div></div><div><div>:4181721FC88010 DIR DIR DIR --- K9:nop            [7C8]</div><div>SFD:431           F= 0| [3]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 7C7</div><div><label><input type="checkbox">break</label></div></div><div><div>:408BE6A000D400 STK STK STK POP K9:nop            [000]</div><div>SFD:173       [1]=F=~[1]^ [1]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 7C8</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0017E19D18213 DIR DIR DIR --- K9:nop            [1D1]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=MA_L       R:Lv|1 K11:REG_WR(R)          H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 7C9</div><div><label><input type="checkbox">break</label></div></div><div><div>:40019219058010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 7CA</div><div><label><input type="checkbox">break</label></div></div><div><div>:E3BB321FCC8000 DIR DIR DIR --- K9:nop            [7CC]</div><div>SFD:413       [7]=F=~0+ [7]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:Lv|1 K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7CB</div><div><label><input type="checkbox">break</label></div></div><div><div>:40019219058010 DIR DIR DIR --- K9:nop            [105]</div><div>SFD:441           F= 0&amp; [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 7CC</div><div><label><input type="checkbox">break</label></div></div><div><div>:C39A7E1FFC8021 DIR DIR DIR --- K9:nop            [7FC]</div><div>SFD:732 F=[7] [3]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 7CD</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021D1B8000 DIR DIR DIR --- K9:nop            [51B]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7CE</div><div><label><input type="checkbox">break</label></div></div><div><div>:C1AA7E1D0BEC11 DIR DIR DIR --- K9:nop            [50B]</div><div>SFD:732 F=[3] [5]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:WorkAddr_LDH   E6:Result=F     E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 7CF</div><div><label><input type="checkbox">break</label></div></div><div><div>:4223061F7A8000 DIR DIR DIR --- K9:nop            [77A]</div><div>SFD:103       [4]=F= [4]+ [4]  CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7D0</div><div><label><input type="checkbox">break</label></div></div><div><div>:C0137FFF857401 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 7D1</div><div><label><input type="checkbox">break</label></div></div><div><div>:408A7FFC660021 uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:732 F=[1] [1]=   D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 7D2</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017FFF02400A uPC uPC uPC --- K9:(2)RIR.0       [702]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 7D3</div><div><label><input type="checkbox">break</label></div></div><div><div>:41131598CEC00A uPC uPC DIR --- K9:nop            [0CE] |1:ALUF.S</div><div>SFD:503       [2]=F= D+ [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 7D4</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F828000 DIR DIR DIR --- K9:nop            [782]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7D5</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017207D68390 DIR DIR DIR POP K9:nop            [7D6]</div><div>SFD:431           F= 0| [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 7D6</div><div><label><input type="checkbox">break</label></div></div><div><div>:40310215D98980 DIR DIR DIR PSH K9:nop            [5D9]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=0   H11:WT_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7D7</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010205D58000 DIR DIR DIR POP K9:nop            [5D5]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7D8</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FC660000 uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7D9</div><div><label><input type="checkbox">break</label></div></div><div><div>:4003F2144EC000 DIR DIR DIR PSH K9:nop            [44E]</div><div>SFD:473       [0]=F=~0^ [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 7DA</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001021F108000 DIR DIR DIR --- K9:nop            [710]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7DB</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7DC</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 7DD</div><div><label><input type="checkbox">break</label></div></div><div><div>:411317FC66400A uPC uPC uPC --- K9:(6)MemFault    [466]</div><div>SFD:503       [2]=F= D+ [2]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 7DE</div><div><label><input type="checkbox">break</label></div></div><div><div>:508B121FA48000 DIR DIR DIR --- K9:nop            [7A4]</div><div>SFD:403       [1]=F= 0+ [1]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7DF</div><div><label><input type="checkbox">break</label></div></div><div><div>:508B321FA48000 DIR DIR DIR --- K9:nop            [7A4]</div><div>SFD:413       [1]=F=~0+ [1]    CIn=FL.C SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7E0</div><div><label><input type="checkbox">break</label></div></div><div><div>:400B7FFE26000A uPC uPC uPC --- K9:(6)MemFault    [626]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7E1</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF850000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7E2</div><div><label><input type="checkbox">break</label></div></div><div><div>:4081721F0C8390 DIR DIR DIR --- K9:nop            [70C]</div><div>SFD:431           F= 0| [1]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 7E3</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FE182E802D DIR DIR DIR --- K9:nop            [02E]</div><div>SFD:771           F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(D1)  R:RI   K11:                   H11:               E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 7E4</div><div><label><input type="checkbox">break</label></div></div><div><div>:40037FF8008700 uPC uPC uPC --- K9:nop            [000]</div><div>SFD:733       [0]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:RD_START       E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7E5</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7E6</div><div><label><input type="checkbox">break</label></div></div><div><div>:400867FF856F50 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:130       Q=  F= [0]| [1]  CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:WA_LD              H11:WorkAddr_LDH   E6:ASwap        E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 7E7</div><div><label><input type="checkbox">break</label></div></div><div><div>:408B33FF6E5000 uPC uPC uPC --- K9:(6)MemFault    [76E]</div><div>SFD:413       [1]=F=~0+ [1]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:WorkAddr_Count E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 7E8</div><div><label><input type="checkbox">break</label></div></div><div><div>:40017E182C839A DIR DIR DIR --- K9:nop            [02C]</div><div>SFD:731           F= D| 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 7E9</div><div><label><input type="checkbox">break</label></div></div><div><div>:419B33FDCC4000 uPC uPC uPC --- K9:(4)Ad=REG/pbit [5CC]</div><div>SFD:413       [3]=F=~0+ [3]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 7EA</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C1F400 uPC uPC DIR --- K9:nop            [0C1] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 7EB</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE430000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [643]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7EC</div><div><label><input type="checkbox">break</label></div></div><div><div>:4000FFF87F800D uPC uPC uPC --- K9:nop            [07F]</div><div>SFD:770       Q=  F=~D^ 0      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(80)  R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7ED</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF856000 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 7EE</div><div><label><input type="checkbox">break</label></div></div><div><div>:40009BFF3E000A uPC uPC uPC --- K9:(6)MemFault    [73E]</div><div>SFD:640       Q=  F= D&amp; Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7EF</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FBF840C00D uPC uPC uPC --- K9:nop            [040]</div><div>SFD:671           F=~D^ Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(BF)  R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 7F0</div><div><label><input type="checkbox">break</label></div></div><div><div>:40010198C98000 uPC uPC DIR --- K9:nop            [0C9] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7F1</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7F2</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FF857400 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:             E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 7F3</div><div><label><input type="checkbox">break</label></div></div><div><div>:404B97FE36042A uPC uPC uPC --- K9:(6)MemFault    [636]</div><div>SFD:543       [9]=F= D&amp; [0]    CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:RI   K11:                   H11:RD_START       E6:RIdx=F       E7:           </div></div></div><div class="regs"><div><div>μOp 7F4</div><div><label><input type="checkbox">break</label></div></div><div><div>:E01B7FFE331C0A uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:733       [3]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=SysDatIn   R:Lv|1 K11:                   H11:NibSwap        E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7F5</div><div><label><input type="checkbox">break</label></div></div><div><div>:C00B7E1F238001 DIR DIR DIR --- K9:nop            [723]</div><div>SFD:733       [1]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7F6</div><div><label><input type="checkbox">break</label></div></div><div><div>:400103FE330000 uPC uPC uPC --- K9:(3)Ad=IO/REG   [633]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7F7</div><div><label><input type="checkbox">break</label></div></div><div><div>:420173FF857460 uPC uPC uPC --- K9:(5)DMA_REQ     [785]</div><div>SFD:431           F= 0| [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:MemAddr_Count  E6:SEQ_RE       E7:DataRD     </div></div></div><div class="regs"><div><div>μOp 7F8</div><div><label><input type="checkbox">break</label></div></div><div><div>:00010219078000 DIR AHR DIR --- K9:nop            [107]</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7F9</div><div><label><input type="checkbox">break</label></div></div><div><div>:4001FBF823C00D uPC uPC uPC --- K9:nop            [023]</div><div>SFD:671           F=~D^ Q      CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=RCnst(DC)  R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 7FA</div><div><label><input type="checkbox">break</label></div></div><div><div>:43813198CDC000 uPC uPC DIR --- K9:nop            [0CD] |2:ALUF.Z</div><div>SFD:411           F=~0+ [7]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div><div class="regs"><div><div>μOp 7FB</div><div><label><input type="checkbox">break</label></div></div><div><div>:400172184B8390 DIR DIR DIR --- K9:nop            [04B]</div><div>SFD:431           F= 0| [0]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:SysDatOut_WR       H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 7FC</div><div><label><input type="checkbox">break</label></div></div><div><div>:E0137E1FCE8011 DIR DIR DIR --- K9:nop            [7CE]</div><div>SFD:733       [2]=F= D| 0      CIn=0    SIn:0                                       </div><div>D4/5:DP=RDR        R:Lv|1 K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 7FD</div><div><label><input type="checkbox">break</label></div></div><div><div>:4031001FC58180 DIR DIR DIR --- K9:nop            [7C5] |2:ALUF.Z</div><div>SFD:001           F= [0]+ Q    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:BusCtl:AddrU/D=0   H11:               E6:             E7:           </div></div></div><div class="regs"><div><div>μOp 7FE</div><div><label><input type="checkbox">break</label></div></div><div><div>:4201721FBB8010 DIR DIR DIR --- K9:nop            [7BB]</div><div>SFD:431           F= 0| [4]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:Result=F     E7:           </div></div></div><div class="regs"><div><div>μOp 7FF</div><div><label><input type="checkbox">break</label></div></div><div><div>:42817219ADC000 DIR DIR DIR --- K9:nop            [1AD]</div><div>SFD:431           F= 0| [5]    CIn=0    SIn:alu.s                                   </div><div>D4/5:DP=SWAPR      R:RI   K11:                   H11:               E6:             E7:ALUFlag_LD </div></div></div></div>
		</div>
	</div>
	<div style="display:flex">
		<button id="b_reset">Reset</button>
		<button id="b_step">Step</button>
		<button id="b_run">Run/Stop</button>
		<button id="b_r1" class="active">1</button>
		<button id="b_r2">10</button>
		<button id="b_r3">100</button>
		<button id="b_r4">1k</button>
		<button id="b_r5">10k</button>
		<button id="b_r6">50k</button>
		<button id="b_r7">100k</button>
		<button id="b_r8" style="display:none">150k</button>
		<button id="b_mstep">μStep</button>
		<div style="flex-grow: 1"></div>
		<button id="b_micro">μCode</button>
		<button id="b_local">Local</button>
		<button id="b_settings">Settings</button>
	</div>
	<div class="prow">
		<div class="frontpanel">
			<div>
				<div>Front Panel Display:</div>
				<div style="display:flex; align-items:flex-end;">
					<button id="fp_r">R/F</button>
					<button id="fp_l">OPSYS</button>
					<button id="fp_s">SELECT</button>
				</div>
				<div style="display:flex; align-items:flex-end;">
					<button class="small" id="ss1">S1</button>
					<button class="small" id="ss2">S2</button>
					<button class="small" id="ss3">S3</button>
					<button class="small" id="ss4">S4</button>
					<button class="small" id="ssR">R</button>
					<button class="small" id="ssH">H</button>
					<button class="small" id="ssI">I</button>
				</div>
				<div>Diag Select</div>
				<div style="display:flex; align-items:flex-end;">
					<button id="diag8" class="active">D8</button>
					<button id="diag4" class="active">D4</button>
					<button id="diag2">D2</button>
					<button id="diag1" class="active">D1</button>
					<button id="diagrun">&nbsp;</button>
				</div>
				<div><input type="checkbox" name="diagins" id="diagins"><label for="diagins">Diag ROMs Installed</label></div>
				<div>Debug Commands / DisAsm Address:</div>
				<div class="fpl"><div>[View]</div><input id="dbgcmd"></div>
			</div>
			<div class="regs">
				<div class="fpl"><div>Address:</div><span id="fp_addr">0000 [0000 0000 0000 0000]</span></div>
				<div class="fpl"><div>Level:</div><span id="fp_level">0 [0000]</span></div>
				<div class="fpl"><div>Map:</div><canvas id="fp_flagsc" class="ils dark" width="250" height="30"></canvas></div>
				<div class="fpl"><div>Status:</div><span id="fp_runstate"><i>RUN</i><i class="a">HALT</i><i>STEP</i></span></div>
				<div class="fpl"><div>Extended:</div><span id="fp_extstate"><i>SIM</i><i>MF</i></span></div>
				<div class="fpl"><div>Diag:</div><canvas id="fp_diag" class="ils" width="40" height="30"></canvas></div>
				<div class="fpl"><div>Perf:</div><span id="fp_perf">000000:R:0000</span></div>
			</div>
		</div>
		<div class="frontpanel">
			<div class="regs">
				<div class="fpl fixed"><div>Reg0/1</div><span id="mcr_file0">0000 0000 0000 0000 0000 0000 0000 0000  0000 0000 0000 0000 0000 0000 0000 0000</span></div>
				<div class="fpl fixed"><div>Reg2/3</div><span id="mcr_file2">0000 0000 0000 0000 0000 0000 0000 0000  0000 0000 0000 0000 0000 0000 0000 0000</span></div>
				<div class="fpl fixed"><div>Reg4/5</div><span id="mcr_file4">0000 0000 0000 0000 0000 0000 0000 0000  0000 0000 0000 0000 0000 0000 0000 0000</span></div>
				<div class="fpl fixed"><div>Reg6/7</div><span id="mcr_file6">0000 0000 0000 0000 0000 0000 0000 0000  0000 0000 0000 0000 0000 0000 0000 0000</span></div>
				<div class="fpl fixed"><div>Reg8/9</div><span id="mcr_file8">0000 0000 0000 0000 0000 0000 0000 0000  0000 0000 0000 0000 0000 0000 0000 0000</span></div>
				<div class="fpl fixed"><div>RegA/B</div><span id="mcr_fileA">0000 0000 0000 0000 0000 0000 0000 0000  0000 0000 0000 0000 0000 0000 0000 0000</span></div>
				<div class="fpl fixed"><div>RegC/D</div><span id="mcr_fileC">0000 0000 0000 0000 0000 0000 0000 0000  0000 0000 0000 0000 0000 0000 0000 0000</span></div>
				<div class="fpl fixed"><div>RegE/F</div><span id="mcr_fileE">0000 0000 0000 0000 0000 0000 0000 0000  0000 0000 0000 0000 0000 0000 0000 0000</span></div>
			</div>
		</div>
	</div>
	<div class="prow">
		<div class="frontpanel">
			<div class="regs">
				<div class="fpl"><div>Level</div><span id="mcr_level">0</span></div>
				<div class="fpl"><div>Result</div><span id="mcr_res">00</span></div>
				<div class="fpl"><div>Swap</div><span id="mcr_swap">00</span></div>
			</div>
			<div class="regs">
				<div class="fpl"><div>RIndex</div><span id="mcr_rfir">00</span></div>
				<div class="fpl"><div>RData</div><span id="mcr_rfdr">00</span></div>
				<div class="fpl"><div>PTA</div><span id="mcr_pta">0</span></div>
			</div>
			<div class="regs">
				<div class="fpl"><div>Nxt/μPC/μRH</div><span id="mcs_p">0b7 000 000</span></div>
				<div class="fpl"><div>μSTK</div><span id="mcs_s">000 000 000 000 </span></div>
				<div class="fpl"><div>BusCtl</div><span id="mcr_bus">- AE AC D -- -- ------</span></div>
				<div class="fpl"><div>SysCtl</div><span id="mcr_sys">--- --- -- M H TR - --</span></div>
			</div>
			<div class="regs">
				<div class="fpl"><div>ALU Q/Flag</div><span id="mcs_alu">00 00 ------</span></div>
				<div class="fpl"><div>ALU Reg0-7</div><span id="mcs_alu2">00 00 00 00 00 00 00 00 </span></div>
				<div class="fpl"><div>ALU Reg8-F</div><span id="mcs_alu3">00 00 00 00 00 00 00 00 </span></div>
				<div class="fpl"><div>WA/MA/PA</div><span id="mcr_addr">0000 0000 .00000 00000</span></div>
			</div>
		</div>
		<div class="frontpanel">
			<div class="regs">
				<div class="fpl"><div>Page 00-3F</div><span id="mcp_0">.000 .000 .000 .000 .000 .000 .000 .000 </span></div>
				<div class="fpl"><div>40-7F</div><span id="mcp_1">.000 .000 .000 .000 .000 .000 .000 .000 </span></div>
				<div class="fpl"><div>80-BF</div><span id="mcp_2">.000 .000 .000 .000 .000 .000 .000 .000 </span></div>
				<div class="fpl"><div>C0-FF</div><span id="mcp_3">.000 .000 .000 .000 .000 .000 .000 .000 </span></div>
			</div>
		</div>
	</div>
	<div class="prow">
		<div class="frontpanel">
			<div class="regs">
				<div class="fpl fixed"><div>μOp:SEQ</div><span id="mcs_op">000:42ABC618B781C0 DIR DIR DIR --- K9:nop            [0B7]</span></div>
				<div class="fpl fixed"><div>μOp:ALU</div><span id="mcs_op_alu">SFD:163       [5]=F= [5]^ [5]  CIn=0    SIn:0     (00:00)                                   </span></div>
				<div class="fpl fixed"><div>μOp:Bus</div><span id="mcs_op_bus">D4/5:DP(00)=SWAPR      R:RI   K11:BusCtl:DMACountDIS=1 H11:               E6:PTA=F        E7:           </span></div>
			</div>
		</div>
		<div class="frontpanel">
			<div class="regs">
				<div>DSK II / Hawk Emu (Drag Drop to Load)</div>
				<div class="fpl fixed"><div>Fixed</div><span id="dsk1_sta">-</span><input type="checkbox" name="dsk1wp" id="dsk1wp"><label for="dsk1wp">WP</label><button id="saveFixed">Save</button></div>
				<div class="fpl fixed"><div>Removable</div><span id="dsk0_sta">-</span><input type="checkbox" name="dsk0wp" id="dsk0wp"><label for="dsk0wp">WP</label><button id="saveRemovable">Save</button></div>
			</div>
		</div>
	</div>
	<div style="display: flex;">
		<div style="overflow-y: scroll;height: 700px;margin: 10px;border: 2px solid;width: 75%;">
			<div class="regs fixed" id="listing"><div><div class="line"><span>00100: 60 AA AA&nbsp;&nbsp;&nbsp;&nbsp;`**&nbsp; LD X, #AAAA</span><div></div></div></div><div><div class="line"><span>00103: 60 AA AA&nbsp;&nbsp;&nbsp;&nbsp;`**&nbsp; LD X, #AAAA</span><div></div></div></div><div><div class="line"><span>00106: 55 40&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;U@&nbsp;&nbsp; MOV X,A</span><div></div></div></div><div><div class="line"><span>00108: 36 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6█&nbsp;&nbsp; RORC A,1</span><div></div></div></div><div><div class="line"><span>0010A: 36 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6█&nbsp;&nbsp; RORC A,1</span><div></div></div></div><div><div class="line"><span>0010C: 36 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6█&nbsp;&nbsp; RORC A,1</span><div></div></div></div><div><div class="line"><span>0010E: 36 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6█&nbsp;&nbsp; RORC A,1</span><div></div></div></div><div><div class="line"><span>00110: 36 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6█&nbsp;&nbsp; RORC A,1</span><div></div></div></div><div><div class="line"><span>00112: 36 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6█&nbsp;&nbsp; RORC A,1</span><div></div></div></div><div><div class="line"><span>00114: 36 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6█&nbsp;&nbsp; RORC A,1</span><div></div></div></div><div><div class="line"><span>00116: 36 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6█&nbsp;&nbsp; RORC A,1</span><div></div></div></div><div><div class="line"><span>00118: 36 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6█&nbsp;&nbsp; RORC A,1</span><div></div></div></div><div><div class="line"><span>0011A: 36 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6█&nbsp;&nbsp; RORC A,1</span><div></div></div></div><div><div class="line"><span>0011C: 36 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6█&nbsp;&nbsp; RORC A,1</span><div></div></div></div><div><div class="line"><span>0011E: 36 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6█&nbsp;&nbsp; RORC A,1</span><div></div></div></div><div><div class="line"><span>00120: 36 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6█&nbsp;&nbsp; RORC A,1</span><div></div></div></div><div><div class="line"><span>00122: 36 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6█&nbsp;&nbsp; RORC A,1</span><div></div></div></div><div><div class="line"><span>00124: 36 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6█&nbsp;&nbsp; RORC A,1</span><div></div></div></div><div><div class="line"><span>00126: 36 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6█&nbsp;&nbsp; RORC A,1</span><div></div></div></div><div><div class="line"><span>00128: 71 01 03&nbsp;&nbsp;&nbsp;&nbsp;q██&nbsp; JMP :0103</span><div></div></div></div><div><div class="line"><span>0012B: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0012C: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0012D: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0012E: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0012F: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00130: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00131: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00132: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00133: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00134: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00135: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00136: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00137: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00138: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00139: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0013A: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0013B: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0013C: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0013D: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0013E: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0013F: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00140: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00141: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00142: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00143: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00144: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00145: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00146: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00147: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00148: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00149: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0014A: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0014B: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0014C: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0014D: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0014E: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0014F: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00150: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00151: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00152: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00153: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00154: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00155: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00156: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00157: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00158: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00159: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0015A: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0015B: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0015C: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0015D: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0015E: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0015F: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00160: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00161: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00162: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00163: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00164: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00165: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00166: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00167: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00168: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00169: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0016A: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0016B: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0016C: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0016D: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0016E: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0016F: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00170: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00171: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00172: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00173: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00174: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00175: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00176: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00177: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00178: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>00179: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div><div><div class="line"><span>0017A: 00&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;█&nbsp;&nbsp;&nbsp; HALT </span><div></div></div></div></div>
		</div>
		<div class="termcon">
			<div>
				<button id="vctrl">CTRL</button><span id="vbel">BEL</span><label><input type="checkbox" id="softcaps" checked="checked">Caps Lock</label>
				<button id="vcf1">F1</button><button id="vcf2">F2</button><button id="vcf3">F3</button><button id="vcf4">F4</button>
				<button id="vcf5">F5</button><button id="vcf6">F6</button><button id="vcf7">F7</button><button id="vcf8">F8</button>
			</div>
			<canvas id="term0" class="term" tabindex="0" width="640" height="240"></canvas>
			<div>
				<button id="cm_imp">Annotate</button>
				<button id="cm_vki">To Console</button>
				<button id="cm_clear">Clear</button>
			</div>
			<textarea name="anno" id="anno" cols="85" rows="30"></textarea>
		</div>
	</div>
	
	


</body></html>
