{
  "module_name": "iwl-context-info.h",
  "hash_id": "218a82479ef3f7b56946dbc6d691824698a959f9e4942b280f98db574c15d67e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/intel/iwlwifi/iwl-context-info.h",
  "human_readable_source": " \n \n#ifndef __iwl_context_info_file_h__\n#define __iwl_context_info_file_h__\n\n \n#define IWL_MAX_DRAM_ENTRY\t64\n#define CSR_CTXT_INFO_BA\t0x40\n\n \nenum iwl_context_info_flags {\n\tIWL_CTXT_INFO_AUTO_FUNC_INIT\t= 0x0001,\n\tIWL_CTXT_INFO_EARLY_DEBUG\t= 0x0002,\n\tIWL_CTXT_INFO_ENABLE_CDMP\t= 0x0004,\n\tIWL_CTXT_INFO_RB_CB_SIZE\t= 0x00f0,\n\tIWL_CTXT_INFO_TFD_FORMAT_LONG\t= 0x0100,\n\tIWL_CTXT_INFO_RB_SIZE\t\t= 0x1e00,\n\tIWL_CTXT_INFO_RB_SIZE_1K\t= 0x1,\n\tIWL_CTXT_INFO_RB_SIZE_2K\t= 0x2,\n\tIWL_CTXT_INFO_RB_SIZE_4K\t= 0x4,\n\tIWL_CTXT_INFO_RB_SIZE_8K\t= 0x8,\n\tIWL_CTXT_INFO_RB_SIZE_12K\t= 0x9,\n\tIWL_CTXT_INFO_RB_SIZE_16K\t= 0xa,\n\tIWL_CTXT_INFO_RB_SIZE_20K\t= 0xb,\n\tIWL_CTXT_INFO_RB_SIZE_24K\t= 0xc,\n\tIWL_CTXT_INFO_RB_SIZE_28K\t= 0xd,\n\tIWL_CTXT_INFO_RB_SIZE_32K\t= 0xe,\n};\n\n \nstruct iwl_context_info_version {\n\t__le16 mac_id;\n\t__le16 version;\n\t__le16 size;\n\t__le16 reserved;\n} __packed;\n\n \nstruct iwl_context_info_control {\n\t__le32 control_flags;\n\t__le32 reserved;\n} __packed;\n\n \nstruct iwl_context_info_dram {\n\t__le64 umac_img[IWL_MAX_DRAM_ENTRY];\n\t__le64 lmac_img[IWL_MAX_DRAM_ENTRY];\n\t__le64 virtual_img[IWL_MAX_DRAM_ENTRY];\n} __packed;\n\n \nstruct iwl_context_info_rbd_cfg {\n\t__le64 free_rbd_addr;\n\t__le64 used_rbd_addr;\n\t__le64 status_wr_ptr;\n} __packed;\n\n \nstruct iwl_context_info_hcmd_cfg {\n\t__le64 cmd_queue_addr;\n\tu8 cmd_queue_size;\n\tu8 reserved[7];\n} __packed;\n\n \nstruct iwl_context_info_dump_cfg {\n\t__le64 core_dump_addr;\n\t__le32 core_dump_size;\n\t__le32 reserved;\n} __packed;\n\n \nstruct iwl_context_info_pnvm_cfg {\n\t__le64 platform_nvm_addr;\n\t__le32 platform_nvm_size;\n\t__le32 reserved;\n} __packed;\n\n \nstruct iwl_context_info_early_dbg_cfg {\n\t__le64 early_debug_addr;\n\t__le32 early_debug_size;\n\t__le32 reserved;\n} __packed;\n\n \nstruct iwl_context_info {\n\tstruct iwl_context_info_version version;\n\tstruct iwl_context_info_control control;\n\t__le64 reserved0;\n\tstruct iwl_context_info_rbd_cfg rbd_cfg;\n\tstruct iwl_context_info_hcmd_cfg hcmd_cfg;\n\t__le32 reserved1[4];\n\tstruct iwl_context_info_dump_cfg dump_cfg;\n\tstruct iwl_context_info_early_dbg_cfg edbg_cfg;\n\tstruct iwl_context_info_pnvm_cfg pnvm_cfg;\n\t__le32 reserved2[16];\n\tstruct iwl_context_info_dram dram;\n\t__le32 reserved3[16];\n} __packed;\n\nint iwl_pcie_ctxt_info_init(struct iwl_trans *trans, const struct fw_img *fw);\nvoid iwl_pcie_ctxt_info_free(struct iwl_trans *trans);\nvoid iwl_pcie_ctxt_info_free_paging(struct iwl_trans *trans);\nint iwl_pcie_init_fw_sec(struct iwl_trans *trans,\n\t\t\t const struct fw_img *fw,\n\t\t\t struct iwl_context_info_dram *ctxt_dram);\nvoid *iwl_pcie_ctxt_info_dma_alloc_coherent(struct iwl_trans *trans,\n\t\t\t\t\t    size_t size,\n\t\t\t\t\t    dma_addr_t *phys);\nint iwl_pcie_ctxt_info_alloc_dma(struct iwl_trans *trans,\n\t\t\t\t const void *data, u32 len,\n\t\t\t\t struct iwl_dram_data *dram);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}