<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>CPU Idle Configuration</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CPU Idle Configuration</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:pmlib__cpuidle_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__cpuidle_8h.html">pmlib_cpuidle.h</a></td></tr>
<tr class="memdesc:pmlib__cpuidle_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file declares the interface for CPU Idle functionality. This is is a low latency power saving mode which allows fast wakeup depending on the power mode set. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:pmlib__cpuidle__pmmc_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__cpuidle__pmmc_8h.html">pmlib_cpuidle_pmmc.h</a></td></tr>
<tr class="memdesc:pmlib__cpuidle__pmmc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file declares the interface for PMMC CPU Idle functionality. This is a low latency power saving mode which allows fast wakeup depending on the power mode set. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gad9c9d52e4563bcdad0acb9a95eae2eaf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9c9d52e4563bcdad0acb9a95eae2eaf"></a>
typedef enum <a class="el" href="group___c_p_u___i_d_l_e.html#ga52641679f9cac64a1e5e975afce5fee6">pmlibCpuIdleMode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u___i_d_l_e.html#gad9c9d52e4563bcdad0acb9a95eae2eaf">pmlibCpuIdleMode_t</a></td></tr>
<tr class="memdesc:gad9c9d52e4563bcdad0acb9a95eae2eaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMLIB Cpu mode to be set. <br /></td></tr>
<tr class="separator:gad9c9d52e4563bcdad0acb9a95eae2eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga52641679f9cac64a1e5e975afce5fee6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u___i_d_l_e.html#ga52641679f9cac64a1e5e975afce5fee6">pmlibCpuIdleMode</a> { <a class="el" href="group___c_p_u___i_d_l_e.html#gga52641679f9cac64a1e5e975afce5fee6ad6cb5fb03d92cab438dd5928f1c4c16e">PMLIB_IDLE_CPU_MODE_IDLE</a> = 0U, 
<a class="el" href="group___c_p_u___i_d_l_e.html#gga52641679f9cac64a1e5e975afce5fee6a0a1e389ee3058aa191647fbf04b01825">PMLIB_IDLE_CPU_MODE_AUTOCG</a> = 1U, 
<a class="el" href="group___c_p_u___i_d_l_e.html#gga52641679f9cac64a1e5e975afce5fee6a6d7d8c399254f684320b068613982474">PMLIB_IDLE_CPU_MODE_OFF</a> = 2U, 
<a class="el" href="group___c_p_u___i_d_l_e.html#gga52641679f9cac64a1e5e975afce5fee6a7e2563a5b5d3ba1d33727283438fd5bb">PMLIB_IDLE_CPU_MODE_MAX</a> = PMLIB_IDLE_CPU_MODE_OFF
 }</td></tr>
<tr class="memdesc:ga52641679f9cac64a1e5e975afce5fee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMLIB Cpu mode to be set.  <a href="group___c_p_u___i_d_l_e.html#ga52641679f9cac64a1e5e975afce5fee6">More...</a><br /></td></tr>
<tr class="separator:ga52641679f9cac64a1e5e975afce5fee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga7cc023140a45c2550bb7a2a7a0197fe7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9b">pmErrCode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u___i_d_l_e.html#ga7cc023140a45c2550bb7a2a7a0197fe7">PMLIBCpuIdle</a> (<a class="el" href="group___m_i_s_c.html#ga7fa940b8f65ac4836f47b67bc4339159">pmhalPrcmPdState_t</a> pwrst)</td></tr>
<tr class="memdesc:ga7cc023140a45c2550bb7a2a7a0197fe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter the CPU specified into the given low power state.  <a href="#ga7cc023140a45c2550bb7a2a7a0197fe7">More...</a><br /></td></tr>
<tr class="separator:ga7cc023140a45c2550bb7a2a7a0197fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d962b2fb289fd6a6e20c5b788b2ed2d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u___i_d_l_e.html#ga1d962b2fb289fd6a6e20c5b788b2ed2d">PMLIBCpu1ForcedOff</a> (void)</td></tr>
<tr class="memdesc:ga1d962b2fb289fd6a6e20c5b788b2ed2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter CPU1 into FORCE_OFF mode.  <a href="#ga1d962b2fb289fd6a6e20c5b788b2ed2d">More...</a><br /></td></tr>
<tr class="separator:ga1d962b2fb289fd6a6e20c5b788b2ed2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc13f9e53adffe2751836c14817921b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u___i_d_l_e.html#gaddc13f9e53adffe2751836c14817921b">PMLIBSetCorepacPowerDown</a> (uint32_t enable)</td></tr>
<tr class="memdesc:gaddc13f9e53adffe2751836c14817921b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the DSP Core Pac Off mode when the DSP CPU executes Idle. Applicable only to DSP.  <a href="#gaddc13f9e53adffe2751836c14817921b">More...</a><br /></td></tr>
<tr class="separator:gaddc13f9e53adffe2751836c14817921b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0d6a2d75fd2d7dcfa8f4f7d9ce035c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9b">pmErrCode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u___i_d_l_e.html#gaad0d6a2d75fd2d7dcfa8f4f7d9ce035c">PMLIBCpuModePrepare</a> (<a class="el" href="group___m_i_s_c.html#gae6eabe0c22d429e372e33a32623700d8">pmhalPrcmModuleId_t</a> moduleId, <a class="el" href="group___c_p_u___i_d_l_e.html#gad9c9d52e4563bcdad0acb9a95eae2eaf">pmlibCpuIdleMode_t</a> mode)</td></tr>
<tr class="memdesc:gaad0d6a2d75fd2d7dcfa8f4f7d9ce035c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepare the PRCM registers for the input CPU Idle mode.  <a href="#gaad0d6a2d75fd2d7dcfa8f4f7d9ce035c">More...</a><br /></td></tr>
<tr class="separator:gaad0d6a2d75fd2d7dcfa8f4f7d9ce035c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7ea393a27280581307153ae7be5a03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9b">pmErrCode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u___i_d_l_e.html#gade7ea393a27280581307153ae7be5a03">PMLIBPmmcCpuIdle</a> (void)</td></tr>
<tr class="memdesc:gade7ea393a27280581307153ae7be5a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter the CPU specified into the given low power state.  <a href="#gade7ea393a27280581307153ae7be5a03">More...</a><br /></td></tr>
<tr class="separator:gade7ea393a27280581307153ae7be5a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad29988ebc749c4cfa42d1f8242edf901"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9b">pmErrCode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u___i_d_l_e.html#gad29988ebc749c4cfa42d1f8242edf901">PMLIBPmmcCpuModeModify</a> (pmhalPmmcModuleId_t moduleId, uint32_t mode)</td></tr>
<tr class="memdesc:gad29988ebc749c4cfa42d1f8242edf901"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU mode modifications via PMMC for idle mode entry and wakeup.  <a href="#gad29988ebc749c4cfa42d1f8242edf901">More...</a><br /></td></tr>
<tr class="separator:gad29988ebc749c4cfa42d1f8242edf901"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Dynamic power management of the CPUs involves setting the CPU power state to a lower power state when the CPU has nothing to do and then wake up from the low power state when the CPU has to resume its operations.</p>
<p>The CPU context is maintained every time the CPU goes to low power mode. Interrupts which are configured during the normal CPU operation can be configured as wakeup events which bring the CPU out of its low power state.</p>
<p>Some recommended power states for the different CPUs is as below: <br />
 - MPU : Subsystem Retention <br />
 - IPU : Subsystem Auto Clock Gate <br />
 - DSP : Subsystem Auto Clock Gate <br />
 - EVE : Subsystem Auto Clock Gate</p>
<p>Dynamic power management of the CPUs involves setting the CPU power state to a lower power state when the CPU has nothing to do and then wake up from the low power state when the CPU has to resume its operations.</p>
<p>The CPU context is maintained every time the CPU goes to low power mode. Interrupts which are configured during the normal CPU operation can be configured as wakeup events which bring the CPU out of its low power state.</p>
<p>Some recommended power states for the different CPUs is as below: <br />
 - MPU : Subsystem Retention <br />
 - DSP : Subsystem Retention </p>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga52641679f9cac64a1e5e975afce5fee6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_p_u___i_d_l_e.html#ga52641679f9cac64a1e5e975afce5fee6">pmlibCpuIdleMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMLIB Cpu mode to be set. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga52641679f9cac64a1e5e975afce5fee6ad6cb5fb03d92cab438dd5928f1c4c16e"></a>PMLIB_IDLE_CPU_MODE_IDLE&#160;</td><td class="fielddoc">
<p>PMLIB index for CPU mode IDLE </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga52641679f9cac64a1e5e975afce5fee6a0a1e389ee3058aa191647fbf04b01825"></a>PMLIB_IDLE_CPU_MODE_AUTOCG&#160;</td><td class="fielddoc">
<p>PMLIB index for CPU mode Auto clock gate mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga52641679f9cac64a1e5e975afce5fee6a6d7d8c399254f684320b068613982474"></a>PMLIB_IDLE_CPU_MODE_OFF&#160;</td><td class="fielddoc">
<p>PMLIB index for CPU mode off </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga52641679f9cac64a1e5e975afce5fee6a7e2563a5b5d3ba1d33727283438fd5bb"></a>PMLIB_IDLE_CPU_MODE_MAX&#160;</td><td class="fielddoc">
<p>PMLIB index for CPU mode maximum </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga1d962b2fb289fd6a6e20c5b788b2ed2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PMLIBCpu1ForcedOff </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enter CPU1 into FORCE_OFF mode. </p>
<p>This function can be used by the application to enter CPU1 into FORCE_OFF mode when no binary is loaded for CPU1.</p>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

</div>
</div>
<a class="anchor" id="ga7cc023140a45c2550bb7a2a7a0197fe7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9b">pmErrCode_t</a> PMLIBCpuIdle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___m_i_s_c.html#ga7fa940b8f65ac4836f47b67bc4339159">pmhalPrcmPdState_t</a>&#160;</td>
          <td class="paramname"><em>pwrst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enter the CPU specified into the given low power state. </p>
<p>NOTE: To keep the ADAS power management simple, we only support one low-power mode per CPU. The power state is used in the API to enable supporting multiple low power states in future w/o breaking compatibility.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pwrst</td><td>Low power state to enter into. Refer enum <a class="el" href="group___m_i_s_c.html#ga7fa940b8f65ac4836f47b67bc4339159" title="Enum defining power domain status values. These values can be used to control the clock domain while ...">pmhalPrcmPdState_t</a> for details.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Returns the status of the API. This can be the following values:<ul>
<li><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9ba2fec0467f2b290a3bfd0bbd1be3b0783">PM_SUCCESS</a> If the desired power state was met.</li>
<li><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9bae9c4b8c915fd3ade44fdce499be82ba1">PM_FAIL</a> If the desired power state was not met. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gaad0d6a2d75fd2d7dcfa8f4f7d9ce035c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9b">pmErrCode_t</a> PMLIBCpuModePrepare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___m_i_s_c.html#gae6eabe0c22d429e372e33a32623700d8">pmhalPrcmModuleId_t</a>&#160;</td>
          <td class="paramname"><em>moduleId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___c_p_u___i_d_l_e.html#gad9c9d52e4563bcdad0acb9a95eae2eaf">pmlibCpuIdleMode_t</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Prepare the PRCM registers for the input CPU Idle mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">moduleId</td><td>Module which is to be prepared for CPU Idle Refer <a class="el" href="group___m_i_s_c.html#gae6eabe0c22d429e372e33a32623700d8" title="Modules (Clk Tree leaf nodes) ">pmhalPrcmModuleId_t</a> for the cpu module id</td></tr>
    <tr><td class="paramname">mode</td><td>CPU mode to which the CPU is to be set. Refer <a class="el" href="group___c_p_u___i_d_l_e.html#gad9c9d52e4563bcdad0acb9a95eae2eaf" title="PMLIB Cpu mode to be set. ">pmlibCpuIdleMode_t</a> for supported modes.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Returns the status of the API. This can be the following values:<ul>
<li><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9ba2fec0467f2b290a3bfd0bbd1be3b0783">PM_SUCCESS</a> If the desired power state was configured.</li>
<li><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9bae9c4b8c915fd3ade44fdce499be82ba1">PM_FAIL</a> If the desired power state was not configured.</li>
<li><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9ba949533714505ba7d144c0db785e61284">PM_BADARGS</a> If the params passed are not valid </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gade7ea393a27280581307153ae7be5a03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9b">pmErrCode_t</a> PMLIBPmmcCpuIdle </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enter the CPU specified into the given low power state. </p>
<p>NOTE: To keep the ADAS power management simple, we only support one low-power mode per CPU. The power state is used in the API to enable supporting multiple low power states in future w/o breaking compatibility.</p>
<dl class="section return"><dt>Returns</dt><dd>status Returns the status of the API. This can be the following values:<ul>
<li><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9ba2fec0467f2b290a3bfd0bbd1be3b0783">PM_SUCCESS</a> If the desired power state was met.</li>
<li><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9bae9c4b8c915fd3ade44fdce499be82ba1">PM_FAIL</a> If the desired power state was not met. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gad29988ebc749c4cfa42d1f8242edf901"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9b">pmErrCode_t</a> PMLIBPmmcCpuModeModify </td>
          <td>(</td>
          <td class="paramtype">pmhalPmmcModuleId_t&#160;</td>
          <td class="paramname"><em>moduleId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU mode modifications via PMMC for idle mode entry and wakeup. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">moduleId</td><td>Module which is to be modified for CPU Idle/Wakeup Refer #pmhalPmmcModuleId_t for the cpu module id</td></tr>
    <tr><td class="paramname">mode</td><td>CPU state to which the CPU is to be set. Refer to <a class="el" href="pmhal__ti__sci_8h.html" title="TI SCI protocol definitions for communication with PM firmware over MSGMGR. ">pmhal_ti_sci.h</a> for supported modes.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Returns the status of the API. This can be the following values:<ul>
<li><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9ba2fec0467f2b290a3bfd0bbd1be3b0783">PM_SUCCESS</a> If the desired power state was configured.</li>
<li><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9bae9c4b8c915fd3ade44fdce499be82ba1">PM_FAIL</a> If the desired power state was not configured. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gaddc13f9e53adffe2751836c14817921b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PMLIBSetCorepacPowerDown </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the DSP Core Pac Off mode when the DSP CPU executes Idle. Applicable only to DSP. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>- 1 to configure the DSP PWRCMD register to put the DSP Core Pac to off state when the DSP executes Idle Instruction.<ul>
<li>0 to configure the DSP PWRCMD register to not put the DSP CorePac to off state when the DSP executes Idle Instruction.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
