---
title: "Verilog Lab 1"
published: true
morea_id: experience-verilog-lab1
morea_type: experience
morea_summary: "This lab asks to design a half adder in Verilog and test outputs in a testbench."
morea_start_date: "2023-08-31"
morea_sort_order: 1
morea_labels:
---

# Verilog Lab 1

## Submission Instructions
Create a half adder in Verilog testing at least 5 outcomes in a testbench.
