/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [25:0] _00_;
  reg [2:0] _01_;
  reg [19:0] _02_;
  reg [6:0] _03_;
  reg [2:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [25:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [22:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_28z;
  wire [15:0] celloutsig_0_29z;
  wire [19:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [3:0] celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [3:0] celloutsig_0_43z;
  wire [33:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [16:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [22:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_71z;
  wire [15:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_92z;
  wire [6:0] celloutsig_0_93z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = celloutsig_0_7z[6] | ~(in_data[87]);
  assign celloutsig_0_92z = celloutsig_0_33z[5] | ~(celloutsig_0_37z);
  assign celloutsig_1_4z = in_data[113] | ~(celloutsig_1_3z[0]);
  assign celloutsig_1_18z = celloutsig_1_14z | ~(in_data[156]);
  assign celloutsig_0_30z = celloutsig_0_15z[5] | ~(celloutsig_0_20z);
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 26'h0000000;
    else _00_ <= { celloutsig_0_7z[5:0], celloutsig_0_2z[19:1], 1'h1 };
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 3'h0;
    else _01_ <= celloutsig_0_48z[14:12];
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _02_ <= 20'h00000;
    else _02_ <= in_data[181:162];
  always_ff @(posedge clkin_data[64], negedge clkin_data[160])
    if (!clkin_data[160]) _03_ <= 7'h00;
    else _03_ <= { _02_[9], celloutsig_1_6z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 3'h0;
    else _04_ <= { celloutsig_0_11z[2], celloutsig_0_19z, celloutsig_0_10z };
  assign celloutsig_0_4z = { in_data[75:71], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } <= { celloutsig_0_2z[14:7], celloutsig_0_1z };
  assign celloutsig_0_53z = { celloutsig_0_44z[21:10], celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_52z, celloutsig_0_35z } <= { celloutsig_0_11z[3], celloutsig_0_12z[2], celloutsig_0_43z, celloutsig_0_40z };
  assign celloutsig_1_11z = { celloutsig_1_10z[1:0], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_2z } <= { celloutsig_1_6z[2], _02_, celloutsig_1_6z };
  assign celloutsig_0_21z = celloutsig_0_2z[9:3] <= { celloutsig_0_11z[1], celloutsig_0_3z };
  assign celloutsig_0_32z = { in_data[61:46], celloutsig_0_3z } <= { in_data[34:14], celloutsig_0_30z };
  assign celloutsig_0_40z = { celloutsig_0_2z[8:6], celloutsig_0_33z, celloutsig_0_11z } * { celloutsig_0_7z[7:5], celloutsig_0_33z, celloutsig_0_8z, celloutsig_0_26z };
  assign celloutsig_0_44z = { celloutsig_0_12z[2:1], celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_32z, celloutsig_0_10z, celloutsig_0_42z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_35z } * { celloutsig_0_18z[13:1], celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_0_9z = celloutsig_0_2z[7:4] * { celloutsig_0_3z[5:3], celloutsig_0_4z };
  assign celloutsig_0_93z = celloutsig_0_54z[13:7] * celloutsig_0_71z[6:0];
  assign celloutsig_1_6z = celloutsig_1_3z[6:1] * celloutsig_1_3z[7:2];
  assign celloutsig_1_9z = _02_[11:6] * { celloutsig_1_6z[4:2], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_6z[4:3], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_4z } * celloutsig_1_6z;
  assign celloutsig_0_14z = { celloutsig_0_2z[9:6], celloutsig_0_10z, celloutsig_0_10z } * { celloutsig_0_12z[1], celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_15z = { in_data[34:28], celloutsig_0_4z } * { in_data[65:64], celloutsig_0_3z };
  assign celloutsig_0_39z = - { celloutsig_0_28z[2:1], celloutsig_0_31z, celloutsig_0_10z };
  assign celloutsig_0_7z = - celloutsig_0_2z[17:2];
  assign celloutsig_1_3z = - in_data[116:109];
  assign celloutsig_1_12z = - { in_data[164], celloutsig_1_11z, _03_, celloutsig_1_0z };
  assign celloutsig_0_16z = - { in_data[52:36], celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_18z = - celloutsig_0_16z[23:1];
  assign celloutsig_0_23z = - { celloutsig_0_2z[10], celloutsig_0_11z[3], celloutsig_0_12z[2:0] };
  assign celloutsig_0_29z = - { _04_, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_11z[3], celloutsig_0_12z[2:0] };
  assign celloutsig_0_0z = ^ in_data[41:33];
  assign celloutsig_0_37z = ^ { celloutsig_0_7z[14:13], celloutsig_0_19z };
  assign celloutsig_0_46z = ^ { celloutsig_0_2z[16:9], celloutsig_0_30z };
  assign celloutsig_0_5z = ^ in_data[29:24];
  assign celloutsig_0_6z = ^ { celloutsig_0_2z[15:6], celloutsig_0_0z };
  assign celloutsig_1_2z = ^ { in_data[163:160], celloutsig_1_0z };
  assign celloutsig_1_5z = ^ _02_[12:7];
  assign celloutsig_1_14z = ^ { celloutsig_1_12z[8:2], celloutsig_1_11z };
  assign celloutsig_0_20z = ^ { celloutsig_0_18z[21:9], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_22z = ^ { celloutsig_0_18z[17:10], celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_24z = ^ { celloutsig_0_14z[2:1], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_31z = ^ { celloutsig_0_18z[10:6], celloutsig_0_5z };
  assign celloutsig_0_34z = { celloutsig_0_33z[7:3], celloutsig_0_19z, celloutsig_0_24z } ~^ { celloutsig_0_11z[3:1], celloutsig_0_9z };
  assign celloutsig_0_36z = { celloutsig_0_34z[1], celloutsig_0_32z, celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_6z } ~^ { celloutsig_0_34z[5:2], celloutsig_0_5z };
  assign celloutsig_0_3z = { in_data[28:25], celloutsig_0_1z, celloutsig_0_1z } ~^ { in_data[76:72], celloutsig_0_0z };
  assign celloutsig_0_43z = celloutsig_0_29z[7:4] ~^ { _04_[0], celloutsig_0_38z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_48z = { celloutsig_0_16z[20:6], celloutsig_0_46z, celloutsig_0_20z } ~^ { celloutsig_0_9z[2], celloutsig_0_28z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_54z = { celloutsig_0_39z[2:1], celloutsig_0_34z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_26z, _01_, celloutsig_0_6z } ~^ { celloutsig_0_16z[14:9], celloutsig_0_53z, celloutsig_0_29z };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_10z } ~^ celloutsig_0_9z;
  assign celloutsig_0_17z = celloutsig_0_16z[23:21] ~^ { celloutsig_0_14z[4], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_26z = celloutsig_0_17z ~^ celloutsig_0_15z[4:2];
  assign celloutsig_0_28z = { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_6z } ~^ celloutsig_0_15z[7:2];
  assign celloutsig_0_33z = { celloutsig_0_18z[14:10], _04_, celloutsig_0_5z } ~^ { celloutsig_0_11z[2], celloutsig_0_11z[3], celloutsig_0_12z[2:0], celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_19z };
  assign celloutsig_0_35z = ~((celloutsig_0_29z[3] & celloutsig_0_7z[7]) | (celloutsig_0_30z & celloutsig_0_19z));
  assign celloutsig_0_38z = ~((celloutsig_0_22z & celloutsig_0_10z) | (celloutsig_0_10z & celloutsig_0_25z));
  assign celloutsig_0_42z = ~((celloutsig_0_28z[2] & celloutsig_0_20z) | (celloutsig_0_28z[2] & celloutsig_0_36z[1]));
  assign celloutsig_0_52z = ~((celloutsig_0_33z[2] & celloutsig_0_2z[15]) | (celloutsig_0_15z[3] & in_data[67]));
  assign celloutsig_0_64z = ~((celloutsig_0_19z & celloutsig_0_24z) | (celloutsig_0_0z & _00_[19]));
  assign celloutsig_1_0z = ~((in_data[153] & in_data[148]) | (in_data[118] & in_data[141]));
  assign celloutsig_0_10z = ~((celloutsig_0_4z & celloutsig_0_6z) | (celloutsig_0_0z & celloutsig_0_2z[13]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_0z & in_data[13]));
  assign celloutsig_1_8z = ~((_03_[3] & celloutsig_1_4z) | (celloutsig_1_0z & celloutsig_1_5z));
  assign celloutsig_1_19z = ~((celloutsig_1_3z[4] & celloutsig_1_10z[4]) | (celloutsig_1_4z & celloutsig_1_3z[1]));
  assign celloutsig_0_19z = ~((celloutsig_0_0z & celloutsig_0_9z[1]) | (celloutsig_0_12z[2] & celloutsig_0_4z));
  assign celloutsig_0_25z = ~((celloutsig_0_24z & celloutsig_0_12z[1]) | (celloutsig_0_15z[1] & celloutsig_0_14z[0]));
  assign celloutsig_0_2z[19:1] = { in_data[45:28], celloutsig_0_0z } ~^ in_data[74:56];
  assign celloutsig_0_12z[2:0] = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z } ~^ { celloutsig_0_11z[2], celloutsig_0_4z, celloutsig_0_4z };
  assign { celloutsig_0_71z[6], celloutsig_0_71z[0], celloutsig_0_71z[5:1] } = { celloutsig_0_35z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_5z } ~^ { celloutsig_0_11z[3], celloutsig_0_64z, celloutsig_0_12z[2:0], celloutsig_0_64z, celloutsig_0_53z };
  assign celloutsig_0_12z[3] = celloutsig_0_11z[3];
  assign celloutsig_0_2z[0] = 1'h1;
  assign celloutsig_0_71z[7] = celloutsig_0_26z[2];
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
