# Minor-CPU å®Œæ•´ä»£ç åˆ†ææŠ¥å‘Š

## ğŸ“Œ å®è§‚æ¶æ„æ¦‚è¿°

Minor-CPU æ˜¯ä¸€ä¸ªä½¿ç”¨ Assassyn æ¡†æ¶å®ç°çš„ **å•å‘å°„ï¼ˆSingle-Issueï¼‰é¡ºåºæ‰§è¡Œ RISC-V å¤„ç†å™¨**ã€‚å®ƒå®ç°äº† RV32I åŸºç¡€æŒ‡ä»¤é›†çš„å¤§éƒ¨åˆ†æŒ‡ä»¤ã€‚

### æ•´ä½“æµæ°´çº¿ç»“æ„

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Fetcher â”‚â”€â”€â”€â–¶â”‚ Decoder â”‚â”€â”€â”€â–¶â”‚Executionâ”‚â”€â”€â”€â–¶â”‚ Memory  â”‚â”€â”€â”€â–¶â”‚Writeback â”‚
â”‚   (F)   â”‚    â”‚   (D)   â”‚    â”‚   (E)   â”‚    â”‚ Access  â”‚    â”‚   (W)    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚   (M)   â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### å…³é”®æ•°æ®é€šè·¯

1. **å–æŒ‡ (Fetch)**: ä» I-Cache è¯»å–æŒ‡ä»¤
2. **è¯‘ç  (Decode)**: è§£ææŒ‡ä»¤ç±»å‹ã€æ“ä½œæ•°ã€æ§åˆ¶ä¿¡å·
3. **æ‰§è¡Œ (Execute)**: ALU è¿ç®—ã€åˆ†æ”¯åˆ¤æ–­
4. **è®¿å­˜ (Memory)**: è¯»/å†™ D-Cache
5. **å†™å› (Writeback)**: å†™å…¥å¯„å­˜å™¨å †

---

## ğŸ“‚ æ–‡ä»¶ç»“æ„è¯´æ˜

| æ–‡ä»¶ | ä½œç”¨ |
|------|------|
| `main.py` | ä¸»ç¨‹åºï¼Œå®šä¹‰æ‰€æœ‰æ¨¡å—å¹¶è¿æ¥æµæ°´çº¿ |
| `instructions.py` | æŒ‡ä»¤ç±»å‹å®šä¹‰å’Œè§£ç é€»è¾‘ |
| `decoder.py` | è¯‘ç å™¨ä¸»é€»è¾‘ |
| `opcodes.py` | Opcode å¸¸é‡å®šä¹‰ |
| `writeback.py` | å†™å›é˜¶æ®µ |
| `memory_access.py` | è®¿å­˜é˜¶æ®µ |
| `nocsr.py` | æ—  CSR æ”¯æŒçš„ç®€åŒ–ç‰ˆæœ¬ |
| `br_pre_main.py` | å¸¦åˆ†æ”¯é¢„æµ‹çš„ç‰ˆæœ¬ |

---

# ğŸ“– å„æ–‡ä»¶è¯¦ç»†åˆ†æ

---

## 1. `instructions.py` - æŒ‡ä»¤ç±»å‹ä¸è§£ç 

### 1.1 æ ¸å¿ƒæ¦‚å¿µ

è¿™ä¸ªæ–‡ä»¶å®šä¹‰äº† RISC-V çš„ 6 ç§æŒ‡ä»¤æ ¼å¼ï¼Œå¹¶æä¾›æŒ‡ä»¤è§£ç åŠŸèƒ½ã€‚

### 1.2 `InstType` åŸºç±»

```python
class InstType:
    FIELDS = [
        ((0, 6), 'opcode', Bits),   # ä½ 0-6: æ“ä½œç 
        ((7, 11), 'rd', Bits),       # ä½ 7-11: ç›®æ ‡å¯„å­˜å™¨
        ((15, 19), 'rs1', Bits),     # ä½ 15-19: æºå¯„å­˜å™¨1
        ((20, 24), 'rs2', Bits),     # ä½ 20-24: æºå¯„å­˜å™¨2
        ((12, 14), 'funct3', Bits),  # ä½ 12-14: åŠŸèƒ½ç 3
        ((25, 31), 'funct7', Bits),  # ä½ 25-31: åŠŸèƒ½ç 7
    ]
```

**ä½œç”¨**ï¼šå®šä¹‰ RISC-V æŒ‡ä»¤çš„æ ‡å‡†å­—æ®µä½ç½®ã€‚

**`__init__` æ–¹æ³•**ï¼š
- æ ¹æ®æŒ‡ä»¤ç±»å‹å†³å®šå“ªäº›å­—æ®µæ˜¯æœ‰æ•ˆçš„ï¼ˆ`rd`, `rs1`, `rs2`, `funct3`, `funct7`ï¼‰
- åˆ›å»º `Record` ç±»å‹æ¥è¡¨ç¤ºæŒ‡ä»¤ç»“æ„
- å­˜å‚¨åŸå§‹æŒ‡ä»¤å€¼ `self.value`

**`view()` æ–¹æ³•**ï¼š
```python
def view(self):
    return self.dtype.view(self.value)
```
**ä½œç”¨**ï¼šæŠŠ 32 ä½åŸå§‹æŒ‡ä»¤è½¬æ¢ä¸ºå¸¦å‘½åå­—æ®µçš„è§†å›¾ï¼Œè¿™æ ·å°±å¯ä»¥ç”¨ `view.opcode`ã€`view.rd` ç­‰æ–¹å¼è®¿é—®æŒ‡ä»¤å­—æ®µã€‚

### 1.3 å…­ç§æŒ‡ä»¤ç±»å‹

#### R-Type (å¯„å­˜å™¨å‹)
```python
class RInst(InstType):
    # å­—æ®µ: opcode, rd, rs1, rs2, funct3, funct7
    # ç”¨é€”: add, sub, and, or, xor, sll, srl ç­‰
```
**ç‰¹ç‚¹**ï¼šæ‰€æœ‰å­—æ®µéƒ½å­˜åœ¨ï¼Œæ²¡æœ‰ç«‹å³æ•°ã€‚

#### I-Type (ç«‹å³æ•°å‹)
```python
class IInst(InstType):
    # å­—æ®µ: opcode, rd, rs1, funct3, imm[11:0]
    # ç”¨é€”: addi, lw, jalr ç­‰
```
**ç‰¹ç‚¹**ï¼š12 ä½ç«‹å³æ•°ï¼Œéœ€è¦ç¬¦å·æ‰©å±•ã€‚

#### S-Type (å­˜å‚¨å‹)
```python
class SInst(InstType):
    # å­—æ®µ: opcode, rs1, rs2, funct3, imm[11:5], imm[4:0]
    # ç”¨é€”: sw, sb ç­‰
```
**ç‰¹ç‚¹**ï¼šç«‹å³æ•°åˆ†æ•£åœ¨ä¸¤ä¸ªä½ç½®ã€‚

#### U-Type (é«˜ä½ç«‹å³æ•°å‹)
```python
class UInst(InstType):
    # å­—æ®µ: opcode, rd, imm[31:12]
    # ç”¨é€”: lui, auipc
```
**ç‰¹ç‚¹**ï¼š20 ä½é«˜ä½ç«‹å³æ•°ã€‚

#### J-Type (è·³è½¬å‹)
```python
class JInst(InstType):
    # å­—æ®µ: opcode, rd, imm[20], imm[10:1], imm[11], imm[19:12]
    # ç”¨é€”: jal
```
**ç‰¹ç‚¹**ï¼šç«‹å³æ•°ä½ç½®æ‰“ä¹±ï¼Œéœ€è¦é‡æ–°ç»„è£…ã€‚

#### B-Type (åˆ†æ”¯å‹)
```python
class BInst(InstType):
    # å­—æ®µ: opcode, rs1, rs2, funct3, imm[12], imm[10:5], imm[4:1], imm[11]
    # ç”¨é€”: beq, bne, blt, bge ç­‰
```
**ç‰¹ç‚¹**ï¼šç”¨äºæ¡ä»¶åˆ†æ”¯ï¼Œç«‹å³æ•°ä½ç½®åˆ†æ•£ã€‚

### 1.4 `InstSignal` - è§£ç ç»“æœå°è£…

```python
class InstSignal:
    def __init__(self, eq, alu, cond=None):
        self.eq = eq      # 1-bit: æŒ‡ä»¤æ˜¯å¦åŒ¹é…
        self.alu = ...    # 16-bit ç‹¬çƒ­ç : é€‰æ‹©å“ªä¸ª ALU æ“ä½œ
        self.cond = ...   # 16-bit ç‹¬çƒ­ç : åˆ†æ”¯æ¡ä»¶
        self.flip = ...   # 1-bit: æ˜¯å¦ç¿»è½¬æ¡ä»¶
```

**å·¥ä½œåŸç†**ï¼š
- `eq` æ˜¯ç¡¬ä»¶æ¯”è¾ƒç»“æœï¼Œè¡¨ç¤ºå½“å‰æŒ‡ä»¤æ˜¯å¦åŒ¹é…æŸä¸ªç‰¹å®šæŒ‡ä»¤
- `alu` ä½¿ç”¨ç‹¬çƒ­ç¼–ç ï¼ˆone-hotï¼‰ï¼Œä¾‹å¦‚ `1 << ALU_ADD` è¡¨ç¤ºåŠ æ³•
- åç»­ç”¨ `select1hot` æ ¹æ® `alu` é€‰æ‹©å¯¹åº”çš„è®¡ç®—ç»“æœ

### 1.5 `decode()` æ–¹æ³•è§£æ

ä»¥ R-Type ä¸ºä¾‹ï¼š
```python
@rewrite_assign
def decode(self, opcode, funct3, funct7, alu, ex_code=None):
    view = self.view()                              # è·å–å­—æ®µè§†å›¾
    opcode = view.opcode == Bits(7)(opcode)         # æ¯”è¾ƒ opcode
    funct3 = view.funct3 == Bits(3)(funct3)         # æ¯”è¾ƒ funct3
    funct7 = view.funct7 == Bits(7)(funct7)         # æ¯”è¾ƒ funct7
    eq = opcode & funct3 & funct7 & ex              # å…¨éƒ¨åŒ¹é…æ‰ä¸ºçœŸ
    return InstSignal(eq, alu)
```

**å…³é”®ç‚¹**ï¼š
- è¿™äº›æ¯”è¾ƒç”Ÿæˆçš„æ˜¯**ç¡¬ä»¶æ¯”è¾ƒç”µè·¯**ï¼Œä¸æ˜¯ Python è¿è¡Œæ—¶æ¯”è¾ƒ
- `eq` æ˜¯ä¸€ä¸ª 1-bit ç¡¬ä»¶ä¿¡å·
- æ‰€æœ‰æ”¯æŒçš„æŒ‡ä»¤å¹¶è¡Œè§£ç ï¼Œæœ€åç”¨ `select1hot` é€‰å‡ºåŒ¹é…çš„é‚£ä¸ª

### 1.6 `supported_opcodes` - æŒ‡ä»¤å®šä¹‰è¡¨

```python
supported_opcodes = [
  # (åŠ©è®°ç¬¦, (è§£ç å‚æ•°...), æŒ‡ä»¤ç±»å‹)
  ('add', (0b0110011, 0b000, 0b0000000, RV32I_ALU.ALU_ADD), RInst),
  ('beq', (0b1100011, 0b000, RV32I_ALU.ALU_CMP_EQ, False), BInst),
  ...
]
```

**ä½œç”¨**ï¼šå®šä¹‰æ‰€æœ‰æ”¯æŒçš„æŒ‡ä»¤åŠå…¶ç¼–ç å‚æ•°ã€‚

### 1.7 `deocder_signals` - è§£ç è¾“å‡ºä¿¡å·ç»“æ„

```python
deocder_signals = Record(
  rs1=Bits(5),         # æºå¯„å­˜å™¨1
  rs1_valid=Bits(1),   # rs1 æ˜¯å¦æœ‰æ•ˆ
  rs2=Bits(5),         # æºå¯„å­˜å™¨2
  rs2_valid=Bits(1),   # rs2 æ˜¯å¦æœ‰æ•ˆ
  rd=Bits(5),          # ç›®æ ‡å¯„å­˜å™¨
  rd_valid=Bits(1),    # rd æ˜¯å¦æœ‰æ•ˆ
  imm=Bits(32),        # ç«‹å³æ•°ï¼ˆæ‰©å±•åï¼‰
  imm_valid=Bits(1),   # ç«‹å³æ•°æ˜¯å¦æœ‰æ•ˆ
  memory=Bits(2),      # [0]=è¯», [1]=å†™
  alu=Bits(16),        # ALU æ“ä½œç‹¬çƒ­ç 
  cond=Bits(16),       # æ¡ä»¶ç‹¬çƒ­ç 
  flip=Bits(1),        # æ¡ä»¶ç¿»è½¬
  is_branch=Bits(1),   # æ˜¯å¦åˆ†æ”¯æŒ‡ä»¤
  is_offset_br=Bits(1),# æ˜¯å¦ PC ç›¸å¯¹è·³è½¬
  link_pc=Bits(1),     # æ˜¯å¦é“¾æ¥ PC (jal/jalr)
  ...
)
```

---

## 2. `decoder.py` - è¯‘ç å™¨é€»è¾‘

### 2.1 `decode_logic()` å‡½æ•°

è¿™æ˜¯è¯‘ç å™¨çš„æ ¸å¿ƒå‡½æ•°ï¼Œå®ç°äº†å®Œæ•´çš„æŒ‡ä»¤è§£ç æµç¨‹ã€‚

```python
@rewrite_assign
def decode_logic(inst):
    # 1. ä¸ºæ¯ç§æŒ‡ä»¤ç±»å‹åˆ›å»ºè§†å›¾
    views = {i: i(inst) for i in supported_types}
    
    # 2. éå†æ‰€æœ‰æ”¯æŒçš„æŒ‡ä»¤è¿›è¡ŒåŒ¹é…
    for mn, args, cur_type in supported_opcodes:
        ri = views[cur_type]
        signal = ri.decode(*args)  # è°ƒç”¨å¯¹åº”ç±»å‹çš„ decode
        eq = signal.eq
        
        # æ”¶é›†åŒ¹é…ä¿¡å·
        alu = alu | eq.select(signal.alu, Bits(0))
        ...
    
    # 3. æå–æ“ä½œæ•°
    rd = rd_valid.select(views[RInst].view().rd, Bits(5)(0))
    rs1 = rs1_valid.select(views[RInst].view().rs1, Bits(5)(0))
    
    # 4. å¤„ç†ç«‹å³æ•°
    for i in supported_types:
        new_imm = views[i].imm(True)
        if new_imm is not None:
            imm = is_type[i].select(new_imm, imm)
    
    # 5. è¿”å›æ‰“åŒ…çš„è§£ç ä¿¡å·
    return deocder_signals.bundle(
        memory=memory,
        alu=alu,
        ...
    )
```

**æ ¸å¿ƒæ€è·¯**ï¼š
1. æ‰€æœ‰æŒ‡ä»¤ç±»å‹**å¹¶è¡Œè§£ç **
2. æ¯æ¡æŒ‡ä»¤äº§ç”Ÿä¸€ä¸ª `eq` ä¿¡å·è¡¨ç¤ºæ˜¯å¦åŒ¹é…
3. ç”¨ `select` å¤šè·¯é€‰æ‹©å™¨æ ¹æ®åŒ¹é…ç»“æœé€‰å‡ºæ­£ç¡®çš„æ§åˆ¶ä¿¡å·
4. æ‰“åŒ…æˆ `Record` ä¼ é€’ç»™æ‰§è¡Œé˜¶æ®µ

---

## 3. `main.py` - ä¸»ç¨‹åºä¸æµæ°´çº¿

### 3.1 `Execution` - æ‰§è¡Œé˜¶æ®µ

```python
class Execution(Module):
    def __init__(self):
        super().__init__(
            ports={
                'signals': Port(deocder_signals),  # è§£ç ä¿¡å·
                'fetch_addr': Port(Bits(32)),      # æŒ‡ä»¤åœ°å€
            })
```

**æ ¸å¿ƒåŠŸèƒ½**ï¼š

#### 3.1.1 æ•°æ®å†’é™©æ£€æµ‹
```python
# æ£€æŸ¥ rs1 æ˜¯å¦å¯ç”¨ï¼ˆæ—è·¯ or æ— å†²çªï¼‰
a_valid = (exec_bypass_reg[0] == rs1) |    # æ‰§è¡Œé˜¶æ®µæ—è·¯
          (mem_bypass_reg[0] == rs1) |     # è®¿å­˜é˜¶æ®µæ—è·¯
          ~signals.rs1_valid |              # ä¸éœ€è¦ rs1
          (~(on_write >> rs1))[0:0]         # å¯„å­˜å™¨æœªè¢«å ç”¨

valid = a_valid & b_valid & rd_valid
wait_until(valid)  # é˜»å¡ç›´åˆ°æ•°æ®å¯ç”¨
```

**åŸç†**ï¼š
- `reg_onwrite` è®°å½•å“ªäº›å¯„å­˜å™¨æ­£åœ¨è¢«å†™å…¥
- æ—è·¯ï¼ˆbypassï¼‰æœºåˆ¶å…è®¸ç›´æ¥è·å–å‰åºé˜¶æ®µçš„ç»“æœ
- `wait_until` åœ¨ç¡¬ä»¶å±‚é¢å®ç°æµæ°´çº¿æš‚åœ

#### 3.1.2 æ“ä½œæ•°è·å–ï¼ˆå¸¦æ—è·¯ï¼‰
```python
def bypass(bypass_reg, bypass_data, idx, value):
    return (bypass_reg[0] == idx).select(bypass_data[0], value)

a = bypass(mem_bypass_reg, mem_bypass_data, rs1, rf[rs1])
a = bypass(exec_bypass_reg, exec_bypass_data, rs1, a)
a = (rs1 == Bits(5)(0)).select(Bits(32)(0), a)  # x0 æ’ä¸º 0
```

**æ—è·¯ä¼˜å…ˆçº§**ï¼š
1. å…ˆæ£€æŸ¥è®¿å­˜é˜¶æ®µæ—è·¯
2. å†æ£€æŸ¥æ‰§è¡Œé˜¶æ®µæ—è·¯
3. æœ€åä»å¯„å­˜å™¨å †è¯»å–

#### 3.1.3 ALU è¿ç®—
```python
results = [Bits(32)(0)] * RV32I_ALU.CNT

results[RV32I_ALU.ALU_ADD] = (alu_a + alu_b)
results[RV32I_ALU.ALU_SUB] = (a - b)
results[RV32I_ALU.ALU_CMP_LT] = (a < b).select(Bits(32)(1), Bits(32)(0))
...

result = alu.select1hot(*results)  # æ ¹æ® alu ç‹¬çƒ­ç é€‰æ‹©ç»“æœ
```

**è®¾è®¡æ€è·¯**ï¼š
- å¹¶è¡Œè®¡ç®—æ‰€æœ‰å¯èƒ½çš„ç»“æœ
- ç”¨ `select1hot` æ ¹æ®æŒ‡ä»¤ç±»å‹é€‰æ‹©æ­£ç¡®çš„ç»“æœ
- è¿™åœ¨ç¡¬ä»¶ä¸Šå®ç°ä¸ºå¤§å‹å¤šè·¯é€‰æ‹©å™¨

#### 3.1.4 åˆ†æ”¯å¤„ç†
```python
condition = signals.cond.select1hot(*results)
condition = signals.flip.select(~condition, condition)

with Condition(signals.is_branch):
    exec_br_dest[0] = condition[0:0].select(result, pc0)
```

**åˆ†æ”¯åˆ¤æ–­**ï¼š
- ç”¨ ALU è®¡ç®—æ¯”è¾ƒç»“æœï¼ˆç›¸ç­‰ã€å°äºç­‰ï¼‰
- `flip` ç”¨äºå®ç° `bne`ï¼ˆä¸ç­‰ï¼‰ã€`bge`ï¼ˆå¤§äºç­‰äºï¼‰ç­‰
- åˆ†æ”¯ç›®æ ‡åœ°å€å†™å…¥ `exec_br_dest` ä¾›å–æŒ‡é˜¶æ®µä½¿ç”¨

### 3.2 `Decoder` - è¯‘ç é˜¶æ®µæ¨¡å—

```python
class Decoder(Module):
    @module.combinational
    def build(self, executor: Module, rdata: RegArray):
        fetch_addr = self.pop_all_ports(False)
        inst = rdata[0].bitcast(Bits(32))
        
        signals = decode_logic(inst)
        
        e_call = executor.async_called(signals=signals, fetch_addr=fetch_addr)
        e_call.bind.set_fifo_depth(signals=2, fetch_addr=2)
```

**ä½œç”¨**ï¼š
- ä» I-Cache è¯»å–æŒ‡ä»¤ (`rdata`)
- è°ƒç”¨ `decode_logic` è§£ç 
- å¼‚æ­¥è°ƒç”¨æ‰§è¡Œæ¨¡å—

### 3.3 `Fetcher` ä¸ `FetcherImpl` - å–æŒ‡é˜¶æ®µ

```python
class Fetcher(Module):
    def build(self):
        pc_reg = RegArray(Bits(32), 1)
        addr = pc_reg[0]
        return pc_reg, addr
```

**åŸºç¡€å–æŒ‡**ï¼šç»´æŠ¤ PC å¯„å­˜å™¨ã€‚

```python
class FetcherImpl(Downstream):
    def build(self, on_branch, ex_bypass, ...):
        # åˆ†æ”¯é¢„æµ‹/æ¢å¤é€»è¾‘
        should_fetch = (~on_branch) & (~br_sm[0]) & fetch_valid[0]
        
        # ç¡®å®šå–æŒ‡åœ°å€
        to_fetch = (jump_flag).select(ex_bypass[0], pc_addr)
        
        # é™åˆ¶æµæ°´çº¿æ·±åº¦
        real_fetch = should_fetch & (new_cnt < Int(8)(3))
        
        icache.build(Bits(1)(0), real_fetch, to_fetch[...], Bits(32)(0))
```

**å¤æ‚å–æŒ‡**ï¼š
- å¤„ç†åˆ†æ”¯é¢„æµ‹å¤±è´¥çš„æ¢å¤
- é™åˆ¶åœ¨é€”æŒ‡ä»¤æ•°é‡ï¼ˆ`ongoing < 3`ï¼‰
- æ§åˆ¶ I-Cache è®¿é—®

### 3.4 `Onwrite` - å¯„å­˜å™¨å ç”¨è¿½è¸ª

```python
class Onwrite(Downstream):
    def build(self, reg_onwrite, exec_rd, writeback_rd):
        ex_bit = (ex_rd != 0).select(Bits(32)(1) << ex_rd, Bits(32)(0))
        wb_bit = (wb_rd != 0).select(Bits(32)(1) << wb_rd, Bits(32)(0))
        
        reg_onwrite[0] = reg_onwrite[0] ^ ex_bit ^ wb_bit
```

**ä½œç”¨**ï¼š
- ç”¨ä½å›¾è¿½è¸ªå“ªäº›å¯„å­˜å™¨æ­£åœ¨è¢«å†™å…¥
- æ‰§è¡Œé˜¶æ®µè®¾ç½®ä½ï¼Œå†™å›é˜¶æ®µæ¸…é™¤ä½
- ç”¨äºæ•°æ®å†’é™©æ£€æµ‹

### 3.5 `build_cpu()` - CPU æ„å»ºå‡½æ•°

```python
def build_cpu(depth_log):
    sys = SysBuilder('minor_cpu')
    
    with sys:
        # 1. å®šä¹‰æ•°æ®ç»“æ„
        reg_file = RegArray(bits32, 32)          # 32 ä¸ªé€šç”¨å¯„å­˜å™¨
        exec_bypass_reg = RegArray(bits5, 1)     # æ—è·¯å¯„å­˜å™¨å·
        exec_bypass_data = RegArray(bits32, 1)   # æ—è·¯æ•°æ®
        
        # 2. åˆ›å»º Cache
        icache = SRAM(width=32, depth=1<<depth_log, ...)
        dcache = SRAM(width=32, depth=1<<depth_log, ...)
        
        # 3. å®ä¾‹åŒ–å„é˜¶æ®µæ¨¡å—
        fetcher = Fetcher()
        decoder = Decoder()
        executor = Execution()
        memory_access = MemoryAccess()
        writeback = WriteBack()
        
        # 4. è¿æ¥æ¨¡å—
        executor.build(
            exec_bypass_reg=exec_bypass_reg,
            mem_bypass_reg=mem_bypass_reg,
            rf=reg_file,
            memory=memory_access,
            ...
        )
```

---

## 4. `memory_access.py` - è®¿å­˜é˜¶æ®µ

```python
class MemoryAccess(Module):
    def __init__(self):
        super().__init__(
            ports={
                'rd': Port(Bits(5)),
                'mem_ext': Port(Bits(2)),
                'result': Port(Bits(32)),
                'is_mem_read': Port(Bits(1))
            },
            no_arbiter=True)
```

### 4.1 `build()` æ–¹æ³•

```python
def build(self, writeback, mem_bypass_reg, mem_bypass_data, ...):
    # å¼¹å‡ºç«¯å£æ•°æ®
    mem_ext = self.mem_ext.pop()
    result = self.result.pop()
    rd = self.rd.pop()
    is_mem_read = self.is_mem_read.pop()
    
    # è¯»å– D-Cache æ•°æ®
    data = rdata[0].bitcast(Bits(32))
    
    # è®¾ç½®æ—è·¯
    with Condition(is_mem_read):
        mem_bypass_reg[0] = rd
        mem_bypass_data[0] = data
    
    # å¤„ç†ç¬¦å·/é›¶æ‰©å±•
    ext = sign.select(Bits(24)(0xffffff), Bits(24)(0))
    data_cut = mem_ext[1:1].select(Bits(24)(0).concat(arg[0:7]), ext.concat(arg[0:7]))
    
    # è°ƒç”¨å†™å›é˜¶æ®µ
    wb_bound = writeback.bind(mdata=arg, rd=rd)
    wb_bound.async_called()
```

**åŠŸèƒ½**ï¼š
1. å¤„ç† load æŒ‡ä»¤çš„æ•°æ®è¯»å–
2. å®ç°ç¬¦å·æ‰©å±•ï¼ˆ`lw`ï¼‰å’Œé›¶æ‰©å±•ï¼ˆ`lbu`ï¼‰
3. è®¾ç½®è®¿å­˜é˜¶æ®µæ—è·¯
4. è°ƒç”¨å†™å›é˜¶æ®µ

---

## 5. `writeback.py` - å†™å›é˜¶æ®µ

```python
class WriteBack(Module):
    def __init__(self):
        super().__init__(
            ports={
                'rd': Port(Bits(5)),
                'mdata': Port(Bits(32)),
            }, no_arbiter=True)

    @module.combinational
    def build(self, reg_file: Array):
        rd, mdata = self.pop_all_ports(False)
        with Condition((rd != Bits(5)(0))):
            reg_file[rd] = mdata
        return rd
```

**åŠŸèƒ½**ï¼š
- å°†ç»“æœå†™å…¥å¯„å­˜å™¨å †
- è·³è¿‡ x0ï¼ˆæ’ä¸º 0ï¼‰
- è¿”å› `rd` ç”¨äºæ›´æ–° `reg_onwrite`

---

## 6. `opcodes.py` - æ“ä½œç å®šä¹‰

```python
class Opcode:
    LUI     = Bits(7)(0b0110111)
    ADDI    = Bits(7)(0b0010011)
    ADD     = Bits(7)(0b0110011)
    LW      = Bits(7)(0b0000011)
    BNE     = Bits(7)(0b1100011)
    ...

class OpcodeChecker:
    def check(self, *types):
        # æ£€æŸ¥ opcode æ˜¯å¦åŒ¹é…æŒ‡å®šç±»å‹
        ...
```

**ä½œç”¨**ï¼šæä¾› opcode å¸¸é‡å’Œæ£€æŸ¥å·¥å…·ã€‚

---

## 7. `RV32I_ALU` - ALU æ“ä½œå®šä¹‰

```python
class RV32I_ALU:
    CNT = 16          # æ€»å…± 16 ç§æ“ä½œ

    ALU_ADD = 0       # åŠ æ³•
    ALU_SUB = 1       # å‡æ³•
    ALU_XOR = 2       # å¼‚æˆ–
    ALU_OR = 3        # æˆ–
    ALU_AND = 4       # ä¸
    ALU_SLL = 5       # é€»è¾‘å·¦ç§»
    ALU_SRL = 6       # é€»è¾‘å³ç§»
    ALU_SRA = 7       # ç®—æœ¯å³ç§»
    ALU_CMP_EQ = 8    # ç›¸ç­‰æ¯”è¾ƒ
    ALU_CMP_LT = 9    # æœ‰ç¬¦å·å°äº
    ALU_CMP_LTU = 10  # æ— ç¬¦å·å°äº
    ALU_TRUE = 11     # æ’çœŸï¼ˆç”¨äº jalï¼‰
    ALU_NONE = 15     # æ— æ“ä½œ
```

---

## ğŸ”„ æ•°æ®æµæ€»ç»“

```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚              æ—è·¯ç½‘ç»œ                     â”‚
                    â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
                    â”‚  â”‚exec_bypassâ”‚ â”‚mem_bypassâ”‚ â”‚wb_bypassâ”‚    â”‚
                    â”‚  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜    â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                            â”‚          â”‚          â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”   inst   â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”  signals â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”  result  â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”  mdata  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚I-Cache â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚ Decoder  â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚Executionâ”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚MemAccess â”‚â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚Writeback â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜          â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜
                                               â”‚                    â”‚                    â”‚
                                               â”‚                    â”‚                    â”‚
                                               â–¼                    â–¼                    â–¼
                                         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                                         â”‚ reg_onwrite (å ç”¨è¿½è¸ª)                             â”‚
                                         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š æ€§èƒ½ç‰¹æ€§

| ç‰¹æ€§ | å®ç°æ–¹å¼ |
|------|---------|
| æµæ°´çº¿æ·±åº¦ | 5 çº§ (F/D/E/M/W) |
| æ•°æ®å†’é™© | æ—è·¯ + æš‚åœ |
| æ§åˆ¶å†’é™© | åˆ†æ”¯é¢„æµ‹ (br_pre_main.py) |
| åˆ†æ”¯å»¶è¿Ÿ | ~2 å‘¨æœŸ |
| å†…å­˜æ¨¡å‹ | åˆ†ç¦» I/D Cache |

---

## ğŸ› ï¸ è¿è¡Œæ–¹å¼

```bash
cd examples/minor-cpu/src
source ../../../setup.sh
python main.py
```

æµ‹è¯•ç”¨ä¾‹åœ¨ `unit-tests/` å’Œ `workloads/` ç›®å½•ä¸‹ã€‚
