Dma0_Ch31_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 31);
  return;

}


Dma0_Ch30_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 30);
  return;

}


Dma0_Ch29_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 29);
  return;

}


Dma0_Ch28_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 28);
  return;

}


Dma0_Ch27_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 27);
  return;

}


Dma0_Ch26_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 26);
  return;

}


Dma0_Ch25_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 25);
  return;

}


Dma0_Ch24_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 24);
  return;

}


Dma0_Ch23_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 23);
  return;

}


Dma0_Ch22_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 22);
  return;

}


Dma0_Ch21_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 21);
  return;

}


Dma0_Ch20_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 20);
  return;

}


Dma0_Ch19_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 19);
  return;

}


Dma0_Ch18_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 18);
  return;

}


Dma0_Ch17_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 17);
  return;

}


Dma0_Ch16_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 16);
  return;

}


Dma0_Ch15_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 15);
  return;

}


Dma0_Ch14_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 14);
  return;

}


Dma0_Ch13_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 13);
  return;

}


Dma0_Ch12_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 12);
  return;

}


Dma0_Ch11_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 11);
  return;

}


Dma0_Ch10_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 10);
  return;

}


Dma0_Ch9_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 9);
  return;

}


Dma0_Ch8_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 8);
  return;

}


Dma0_Ch7_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 7);
  return;

}


Dma0_Ch6_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 6);
  return;

}


Dma0_Ch5_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 5);
  return;

}


Dma0_Ch4_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 4);
  return;

}


Dma0_Ch3_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 3);
  return;

}


Dma0_Ch2_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 2);
  return;

}


Dma0_Ch1_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 1);
  return;

}


Dma0_Ch0_IRQHandler ()
{
  <bb 2> :
  # DEBUG BEGIN_STMT
  IrqHandler (3, 0, 0);
  return;

}


IrqHandler (const uint32 LocHwVers, const uint32 LocHwInst, const uint32 LocHwCh)
{
  uint32 ChErrEnable;
  uint32 ChIntEnable;
  uint32 ChErrStatus;
  uint32 ChIntStatus;
  struct Dma_Ip_Hwv3ChTcdRegType * _1;
  long unsigned int _2;
  struct Dma_Ip_Hwv3ChTcdRegType * _3;
  long unsigned int _4;
  struct Dma_Ip_Hwv3ChTcdRegType * _5;
  short unsigned int _6;
  long unsigned int _7;
  struct Dma_Ip_Hwv3ChTcdRegType * _8;
  long unsigned int _9;
  struct Dma_Ip_Hwv3ChTcdRegType * _10;
  struct Dma_Ip_Hwv3ChTcdRegType * _11;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = g_ptHwChTcdPtrArray[LocHwInst_16(D)][LocHwCh_17(D)];
  _2 = _1->tChReg.reg_CH_INT;
  ChIntStatus_18 = _2 & 1;
  # DEBUG ChIntStatus => ChIntStatus_18
  # DEBUG BEGIN_STMT
  _3 = g_ptHwChTcdPtrArray[LocHwInst_16(D)][LocHwCh_17(D)];
  _4 = _3->tChReg.reg_CH_ES;
  ChErrStatus_19 = _4 & 2147483648;
  # DEBUG ChErrStatus => ChErrStatus_19
  # DEBUG BEGIN_STMT
  _5 = g_ptHwChTcdPtrArray[LocHwInst_16(D)][LocHwCh_17(D)];
  _6 = _5->tTcdReg.reg_CSR;
  _7 = (long unsigned int) _6;
  ChIntEnable_20 = _7 & 6;
  # DEBUG ChIntEnable => ChIntEnable_20
  # DEBUG BEGIN_STMT
  _8 = g_ptHwChTcdPtrArray[LocHwInst_16(D)][LocHwCh_17(D)];
  _9 = _8->tChReg.reg_CH_CSR;
  ChErrEnable_21 = _9 & 4;
  # DEBUG ChErrEnable => ChErrEnable_21
  # DEBUG BEGIN_STMT
  if (ChErrStatus_19 != 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  if (ChErrEnable_21 != 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  Dma_Ip_ErrorIrqHandler (LocHwVers_22(D), LocHwInst_16(D), LocHwCh_17(D));

  <bb 5> :
  # DEBUG BEGIN_STMT
  _10 = g_ptHwChTcdPtrArray[LocHwInst_16(D)][LocHwCh_17(D)];
  _10->tChReg.reg_CH_ES = 2147483648;

  <bb 6> :
  # DEBUG BEGIN_STMT
  if (ChIntStatus_18 != 0)
    goto <bb 7>; [INV]
  else
    goto <bb 9>; [INV]

  <bb 7> :
  # DEBUG BEGIN_STMT
  _11 = g_ptHwChTcdPtrArray[LocHwInst_16(D)][LocHwCh_17(D)];
  _11->tChReg.reg_CH_INT = 1;
  # DEBUG BEGIN_STMT
  if (ChIntEnable_20 != 0)
    goto <bb 8>; [INV]
  else
    goto <bb 9>; [INV]

  <bb 8> :
  # DEBUG BEGIN_STMT
  Dma_Ip_IntIrqHandler (LocHwVers_22(D), LocHwInst_16(D), LocHwCh_17(D));

  <bb 9> :
  return;

}


