Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8ba7120c607240939a41709dfae2990c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SommaTreRegistri_behav xil_defaultlib.SommaTreRegistri -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 17 elements ; expected 16 [C:/Users/grego/vivadoProjects/progetto2VociParrottaLinarello/progetto2VociParrottaLinarello.srcs/sources_1/new/SommaTreRegistri.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sommatreregistri in library work failed.
