Microchip MPLAB XC8 Compiler V1.44 ()

Linker command line:

-W-3 --edf=C:\Program Files (x86)\Microchip\xc8\v1.44\dat\en_msgs.txt -cs \
  -h+dist/default/production\USart_Lesson.X.production.sym \
  --cmf=dist/default/production\USart_Lesson.X.production.cmf -z -Q16F887 \
  -oC:\Users\DANTE_~1\AppData\Local\Temp\s71g.2 \
  -Mdist/default/production/USart_Lesson.X.production.map -E1 -ver=XC8 \
  -ASTACK=0110h-016fh -pstack=STACK -ACODE=00h-07FFhx4 -ASTRCODE=00h-01FFFh \
  -ASTRING=00h-0FFhx32 -ACONST=00h-0FFhx32 -AENTRY=00h-0FFhx32 \
  -ACOMMON=070h-07Fh -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh \
  -ABANK2=0110h-016Fh -ABANK3=0190h-01EFh \
  -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -preset_vec=00h,intentry,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -ACONFIG=02007h-02008h -pconfig=CONFIG -DCONFIG=2 \
  -AIDLOC=02000h-02003h -pidloc=IDLOC -DIDLOC=2 -AEEDATA=00h-0FFh/02100h \
  -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 \
  -DENTRY=2 -k C:\Users\DANTE_~1\AppData\Local\Temp\s71g.obj \
  dist/default/production\USart_Lesson.X.production.obj 

Object code version is 3.11

Machine type is 16F887



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\DANTE_~1\AppData\Local\Temp\s71g.obj
                end_init                              0        0        3        0       0
                config                             2007     2007        1     400E       0
dist/default/production\USart_Lesson.X.production.obj
                cinit                               7FC      7FC        4      FF8       0
                text4                               645      645        7      C8A       0
                text3                               682      682       8F      D04       0
                text2                               711      711       EB      E22       0
                text1                               63F      63F        6      C7E       0
                maintext                            64C      64C       36      C98       0
                cstackBANK0                          20       20       17       20       1
                cstackCOMMON                         70       70        E       70       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              0        0        3         0
                cinit                               7FC      7FC        4         0
                text4                               645      645        7         0
                text3                               682      682       8F         0
                text2                               711      711       EB         0
                text1                               63F      63F        6         0
                maintext                            64C      64C       36         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        E         1

        CLASS   BANK0          
                cstackBANK0                          20       20       17         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        1         0

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                cstackBANK0                    000020  000017  000037        20       1  BANK0       1
                cstackCOMMON                   000070  00000E  00007E        70       1  COMMON      1
                text1                          00063F  000006  000645       C7E       0  CODE        2
                text4                          000645  000007  00064C       C8A       0  CODE        2
                maintext                       00064C  000036  000682       C98       0  CODE        2
                text3                          000682  00008F  000711       D04       0  CODE        2
                text2                          000711  0000EB  0007FC       E22       0  CODE        2
                cinit                          0007FC  000004  000800       FF8       0  CODE        2
                config                         002007  000001  002008      400E       0  CONFIG      2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0037-006F             39           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-063E            63C           2
                         0800-1FFF            800
        CONFIG           2008-2008              1           2
        CONST            0003-063E            100           2
                         0800-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-063E            100           2
                         0800-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              0037-006F             39           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-063E            63C           2
                         0800-1FFF           1800
        STRING           0003-063E            100           2
                         0800-1FFF            100

                                  Symbol Table

?___aldiv                cstackCOMMON 0070
USART_Init@baud          cstackBANK0  0026
USART_Init@x             cstackCOMMON 0079
_BRGH                    (abs)        04C2
_CREN                    (abs)        00C4
_PORTA                   (abs)        0005
_PORTAbits               (abs)        0005
_Port_Init               text4        0645
_RCIF                    (abs)        0065
_RCREG                   (abs)        001A
_SPBRG                   (abs)        0099
_SPEN                    (abs)        00C7
_SYNC                    (abs)        04C4
_TRISA                   (abs)        0085
_TRISC6                  (abs)        043E
_TRISC7                  (abs)        043F
_TRMT                    (abs)        04C1
_TXEN                    (abs)        04C5
_TXREG                   (abs)        0019
_USART_Init              text2        0711
_USART_Read              text1        063F
__CFG_CP$OFF             (abs)        0000
__CFG_FOSC$HS            (abs)        0000
__CFG_PWRTE$ON           (abs)        0000
__CFG_WDTE$OFF           (abs)        0000
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__Hbank2                 bank2        0000
__Hbank3                 bank3        0000
__Hcinit                 cinit        0800
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2008
__HcstackBANK0           cstackBANK0  0000
__HcstackCOMMON          cstackCOMMON 0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     0003
__Hfunctab               functab      0000
__Hidloc                 idloc        0000
__Hinit                  init         0000
__Hintentry              intentry     0000
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0000
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hsfr2                  sfr2         0000
__Hsfr3                  sfr3         0000
__Hspace_0               (abs)        2008
__Hspace_1               (abs)        007E
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__Lbank2                 bank2        0000
__Lbank3                 bank3        0000
__Lcinit                 cinit        07FC
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       2007
__LcstackBANK0           cstackBANK0  0000
__LcstackCOMMON          cstackCOMMON 0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     0000
__Lfunctab               functab      0000
__Lidloc                 idloc        0000
__Linit                  init         0000
__Lintentry              intentry     0000
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lsfr2                  sfr2         0000
__Lsfr3                  sfr3         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        2008
__S1                     (abs)        007E
__S2                     (abs)        0000
__S3                     (abs)        0000
___aldiv                 text3        0682
___aldiv@counter         cstackBANK0  0020
___aldiv@dividend        cstackCOMMON 0074
___aldiv@divisor         cstackCOMMON 0070
___aldiv@quotient        cstackBANK0  0022
___aldiv@sign            cstackBANK0  0021
___int_sp                stack        0000
___latbits               (abs)        0002
___sp                    stack        0000
__end_of_Port_Init       text4        064C
__end_of_USART_Init      text2        07FC
__end_of_USART_Read      text1        0645
__end_of___aldiv         text3        0711
__end_of__initialization cinit        07FC
__end_of_main            maintext     0682
__initialization         cinit        07FC
__pcstackBANK0           cstackBANK0  0020
__pcstackCOMMON          cstackCOMMON 0070
__pmaintext              maintext     064C
__ptext1                 text1        063F
__ptext2                 text2        0711
__ptext3                 text3        0682
__ptext4                 text4        0645
__size_of_Port_Init      (abs)        0000
__size_of_USART_Init     (abs)        0000
__size_of_USART_Read     (abs)        0000
__size_of___aldiv        (abs)        0000
__size_of_main           (abs)        0000
_main                    maintext     064C
btemp                    (abs)        007E
end_of_initialization    cinit        07FC
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
main@status              cstackBANK0  0036
reset_vec                reset_vec    0000
stackhi                  (abs)        0000
stacklo                  (abs)        0000
start                    init         0000
start_initialization     cinit        07FC
wtemp0                   (abs)        007E


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 12 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
  status          1   22[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       1       0       0       0
      Temps:          3       0       0       0       0
      Totals:         3       1       0       0       0
Total ram usage:        4 bytes
 Hardware stack levels required when called:    2
 This function calls:
		_Port_Init
		_USART_Init
		_USART_Read
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _USART_Read *****************
 Defined at:
		line 75 in file "USART.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      unsigned char 
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_main
		_UART_Read_Text
 This function uses a non-reentrant model


 *************** function _USART_Init *****************
 Defined at:
		line 8 in file "USART.c"
 Parameters:    Size  Location     Type
  baud            4    6[BANK0 ] long 
 Auto vars:     Size  Location     Type
  x               2    9[COMMON] unsigned int 
 Return value:  Size  Location     Type
                  1    wreg      unsigned char 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       4       0       0       0
      Locals:         2       0       0       0       0
      Temps:          0      12       0       0       0
      Totals:         2      16       0       0       0
Total ram usage:       18 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		___aldiv
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function ___aldiv *****************
 Defined at:
		line 6 in file "C:\Program Files (x86)\Microchip\xc8\v1.44\sources\common\aldiv.c"
 Parameters:    Size  Location     Type
  divisor         4    0[COMMON] long 
  dividend        4    4[COMMON] long 
 Auto vars:     Size  Location     Type
  quotient        4    2[BANK0 ] long 
  sign            1    1[BANK0 ] unsigned char 
  counter         1    0[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  4    0[COMMON] long 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         8       0       0       0       0
      Locals:         0       6       0       0       0
      Temps:          1       0       0       0       0
      Totals:         9       6       0       0       0
Total ram usage:       15 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_USART_Init
 This function uses a non-reentrant model


 *************** function _Port_Init *****************
 Defined at:
		line 5 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		status,2
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
USART.c
		_USART_Read    		CODE           	063F	0000	7
		_USART_Init    		CODE           	0711	0000	236

USART.c estimated size: 243

shared
		__initialization		CODE           	07FC	0000	1

shared estimated size: 1

C:\Program Files (x86)\Microchip\xc8\v1.44\sources\common\aldiv.c
		___aldiv       		CODE           	0682	0000	144

C:\Program Files (x86)\Microchip\xc8\v1.44\sources\common\aldiv.c estimated size: 144

main.c
		_main          		CODE           	064C	0000	55
		_Port_Init     		CODE           	0645	0000	8

main.c estimated size: 63

