verilog xil_defaultlib --include "../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/ec67/hdl" --include "../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/5bb9/hdl/verilog" --include "../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/70fd/hdl" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_processing_system7_0_0/lab2_simple_arm_processing_system7_0_0_sim_netlist.v" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_axi_gpio_0_0/lab2_simple_arm_axi_gpio_0_0_sim_netlist.v" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_rst_ps7_0_100M_0/lab2_simple_arm_rst_ps7_0_100M_0_sim_netlist.v" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_axi_gpio_0_1/lab2_simple_arm_axi_gpio_0_1_sim_netlist.v" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_xbar_0/lab2_simple_arm_xbar_0_sim_netlist.v" \
"../../../bd/lab2_simple_arm/sim/lab2_simple_arm.v" \
"../../../bd/lab2_simple_arm/ipshared/935d/src/GrayCounter_Nbits.v" \
"../../../bd/lab2_simple_arm/ipshared/935d/src/GrayCounter_Nbit_Pulse.v" \
"../../../bd/lab2_simple_arm/ipshared/935d/src/gray_user_logic.v" \
"../../../bd/lab2_simple_arm/ipshared/935d/hdl/gray_ip_v1_0_S_AXI.v" \
"../../../bd/lab2_simple_arm/ipshared/935d/hdl/gray_ip_v1_0.v" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_gray_ip_0_0/sim/lab2_simple_arm_gray_ip_0_0.v" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_auto_pc_0/lab2_simple_arm_auto_pc_0_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

nosort
