{'feedback_value': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['reset', 'r_reg', 'r_reg']],
                    'DLines': ['15:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f3fe5c63790>]},
 'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['r_reg']],
       'DLines': ['17:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f3fe5c7d610>]},
 'r_next': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['reset', 'r_reg', 'feedback_value']],
            'DLines': ['16:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f3fe5c71150>]},
 'r_reg': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': True,
           'DDeps': [['r_next']],
           'DLines': ['21:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3fe5c66ad0>]}}
