{"vcs1":{"timestamp_begin":1681772699.275616659, "rt":0.38, "ut":0.18, "st":0.09}}
{"vcselab":{"timestamp_begin":1681772699.715780468, "rt":0.40, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1681772700.173590971, "rt":0.21, "ut":0.09, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681772698.927400572}
{"VCS_COMP_START_TIME": 1681772698.927400572}
{"VCS_COMP_END_TIME": 1681772700.459683561}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chip.sv datapath.sv IO.sv FSM.sv library.sv top.sv"}
{"vcs1": {"peak_mem": 337048}}
{"stitch_vcselab": {"peak_mem": 238984}}
