Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov 20 11:58:21 2021
| Host         : Helios running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DSPProc_design_wrapper_timing_summary_routed.rpt -pb DSPProc_design_wrapper_timing_summary_routed.pb -rpx DSPProc_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : DSPProc_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.137     -589.216                    377                10161        0.024        0.000                      0                10161        4.020        0.000                       0                  4000  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -4.137     -589.216                    377                 7970        0.024        0.000                      0                 7970        4.020        0.000                       0                  4000  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.210        0.000                      0                 2191        0.509        0.000                      0                 2191  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          377  Failing Endpoints,  Worst Slack       -4.137ns,  Total Violation     -589.216ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.137ns  (required time - arrival time)
  Source:                 DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        8.676ns  (logic 3.882ns (44.742%)  route 4.794ns (55.258%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 7.980 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.686     7.980    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[21])
                                                      2.454    10.434 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[21]
                         net (fo=6, routed)           1.752    12.186    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/doutb[59]
    SLICE_X58Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.310 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_9/O
                         net (fo=1, routed)           0.000    12.310    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_9_n_0
    SLICE_X58Y83         MUXF7 (Prop_muxf7_I0_O)      0.209    12.519 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal_reg[3]_i_4/O
                         net (fo=1, routed)           1.104    13.623    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal_reg[3]_i_4_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.297    13.920 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_2/O
                         net (fo=3, routed)           0.593    14.513    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[3]_0
    SLICE_X56Y83         LUT4 (Prop_lut4_I1_O)        0.124    14.637 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal[7]_i_11/O
                         net (fo=1, routed)           0.000    14.637    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal[7]_i_11_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.187 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.767    15.954    DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSMaxRGBPixY_reg[0][0]
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.078 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSMaxRGBPixVal[7]_i_1/O
                         net (fo=16, routed)          0.579    16.657    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[0]_0[0]
    SLICE_X58Y90         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.535    12.714    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/clk
    SLICE_X58Y90         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[2]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X58Y90         FDCE (Setup_fdce_C_CE)      -0.169    12.520    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[2]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                         -16.657    
  -------------------------------------------------------------------
                         slack                                 -4.137    

Slack (VIOLATED) :        -4.137ns  (required time - arrival time)
  Source:                 DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        8.676ns  (logic 3.882ns (44.742%)  route 4.794ns (55.258%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 7.980 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.686     7.980    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[21])
                                                      2.454    10.434 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[21]
                         net (fo=6, routed)           1.752    12.186    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/doutb[59]
    SLICE_X58Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.310 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_9/O
                         net (fo=1, routed)           0.000    12.310    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_9_n_0
    SLICE_X58Y83         MUXF7 (Prop_muxf7_I0_O)      0.209    12.519 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal_reg[3]_i_4/O
                         net (fo=1, routed)           1.104    13.623    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal_reg[3]_i_4_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.297    13.920 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_2/O
                         net (fo=3, routed)           0.593    14.513    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[3]_0
    SLICE_X56Y83         LUT4 (Prop_lut4_I1_O)        0.124    14.637 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal[7]_i_11/O
                         net (fo=1, routed)           0.000    14.637    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal[7]_i_11_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.187 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.767    15.954    DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSMaxRGBPixY_reg[0][0]
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.078 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSMaxRGBPixVal[7]_i_1/O
                         net (fo=16, routed)          0.579    16.657    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[0]_0[0]
    SLICE_X58Y90         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.535    12.714    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/clk
    SLICE_X58Y90         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[4]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X58Y90         FDCE (Setup_fdce_C_CE)      -0.169    12.520    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[4]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                         -16.657    
  -------------------------------------------------------------------
                         slack                                 -4.137    

Slack (VIOLATED) :        -4.136ns  (required time - arrival time)
  Source:                 DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        8.637ns  (logic 3.882ns (44.944%)  route 4.755ns (55.056%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 7.980 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.686     7.980    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[21])
                                                      2.454    10.434 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[21]
                         net (fo=6, routed)           1.752    12.186    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/doutb[59]
    SLICE_X58Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.310 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_9/O
                         net (fo=1, routed)           0.000    12.310    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_9_n_0
    SLICE_X58Y83         MUXF7 (Prop_muxf7_I0_O)      0.209    12.519 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal_reg[3]_i_4/O
                         net (fo=1, routed)           1.104    13.623    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal_reg[3]_i_4_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.297    13.920 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_2/O
                         net (fo=3, routed)           0.593    14.513    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[3]_0
    SLICE_X56Y83         LUT4 (Prop_lut4_I1_O)        0.124    14.637 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal[7]_i_11/O
                         net (fo=1, routed)           0.000    14.637    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal[7]_i_11_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.187 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.767    15.954    DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSMaxRGBPixY_reg[0][0]
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.078 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSMaxRGBPixVal[7]_i_1/O
                         net (fo=16, routed)          0.539    16.618    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[0]_0[0]
    SLICE_X60Y83         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.533    12.712    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/clk
    SLICE_X60Y83         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[1]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X60Y83         FDCE (Setup_fdce_C_CE)      -0.205    12.482    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[1]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                         -16.618    
  -------------------------------------------------------------------
                         slack                                 -4.136    

Slack (VIOLATED) :        -4.136ns  (required time - arrival time)
  Source:                 DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        8.637ns  (logic 3.882ns (44.944%)  route 4.755ns (55.056%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 7.980 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.686     7.980    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[21])
                                                      2.454    10.434 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[21]
                         net (fo=6, routed)           1.752    12.186    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/doutb[59]
    SLICE_X58Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.310 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_9/O
                         net (fo=1, routed)           0.000    12.310    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_9_n_0
    SLICE_X58Y83         MUXF7 (Prop_muxf7_I0_O)      0.209    12.519 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal_reg[3]_i_4/O
                         net (fo=1, routed)           1.104    13.623    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal_reg[3]_i_4_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.297    13.920 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_2/O
                         net (fo=3, routed)           0.593    14.513    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[3]_0
    SLICE_X56Y83         LUT4 (Prop_lut4_I1_O)        0.124    14.637 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal[7]_i_11/O
                         net (fo=1, routed)           0.000    14.637    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal[7]_i_11_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.187 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.767    15.954    DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSMaxRGBPixY_reg[0][0]
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.078 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSMaxRGBPixVal[7]_i_1/O
                         net (fo=16, routed)          0.539    16.618    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[0]_0[0]
    SLICE_X60Y83         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.533    12.712    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/clk
    SLICE_X60Y83         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[2]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X60Y83         FDCE (Setup_fdce_C_CE)      -0.205    12.482    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[2]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                         -16.618    
  -------------------------------------------------------------------
                         slack                                 -4.136    

Slack (VIOLATED) :        -4.136ns  (required time - arrival time)
  Source:                 DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        8.637ns  (logic 3.882ns (44.944%)  route 4.755ns (55.056%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 7.980 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.686     7.980    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[21])
                                                      2.454    10.434 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[21]
                         net (fo=6, routed)           1.752    12.186    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/doutb[59]
    SLICE_X58Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.310 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_9/O
                         net (fo=1, routed)           0.000    12.310    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_9_n_0
    SLICE_X58Y83         MUXF7 (Prop_muxf7_I0_O)      0.209    12.519 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal_reg[3]_i_4/O
                         net (fo=1, routed)           1.104    13.623    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal_reg[3]_i_4_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.297    13.920 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_2/O
                         net (fo=3, routed)           0.593    14.513    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[3]_0
    SLICE_X56Y83         LUT4 (Prop_lut4_I1_O)        0.124    14.637 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal[7]_i_11/O
                         net (fo=1, routed)           0.000    14.637    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal[7]_i_11_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.187 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.767    15.954    DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSMaxRGBPixY_reg[0][0]
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.078 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSMaxRGBPixVal[7]_i_1/O
                         net (fo=16, routed)          0.539    16.618    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[0]_0[0]
    SLICE_X60Y83         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.533    12.712    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/clk
    SLICE_X60Y83         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[3]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X60Y83         FDCE (Setup_fdce_C_CE)      -0.205    12.482    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[3]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                         -16.618    
  -------------------------------------------------------------------
                         slack                                 -4.136    

Slack (VIOLATED) :        -4.136ns  (required time - arrival time)
  Source:                 DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        8.637ns  (logic 3.882ns (44.944%)  route 4.755ns (55.056%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 7.980 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.686     7.980    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[21])
                                                      2.454    10.434 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[21]
                         net (fo=6, routed)           1.752    12.186    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/doutb[59]
    SLICE_X58Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.310 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_9/O
                         net (fo=1, routed)           0.000    12.310    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_9_n_0
    SLICE_X58Y83         MUXF7 (Prop_muxf7_I0_O)      0.209    12.519 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal_reg[3]_i_4/O
                         net (fo=1, routed)           1.104    13.623    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal_reg[3]_i_4_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.297    13.920 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_2/O
                         net (fo=3, routed)           0.593    14.513    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[3]_0
    SLICE_X56Y83         LUT4 (Prop_lut4_I1_O)        0.124    14.637 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal[7]_i_11/O
                         net (fo=1, routed)           0.000    14.637    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal[7]_i_11_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.187 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.767    15.954    DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSMaxRGBPixY_reg[0][0]
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.078 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSMaxRGBPixVal[7]_i_1/O
                         net (fo=16, routed)          0.539    16.618    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[0]_0[0]
    SLICE_X60Y83         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.533    12.712    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/clk
    SLICE_X60Y83         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[4]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X60Y83         FDCE (Setup_fdce_C_CE)      -0.205    12.482    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[4]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                         -16.618    
  -------------------------------------------------------------------
                         slack                                 -4.136    

Slack (VIOLATED) :        -4.136ns  (required time - arrival time)
  Source:                 DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        8.637ns  (logic 3.882ns (44.944%)  route 4.755ns (55.056%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 7.980 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.686     7.980    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[21])
                                                      2.454    10.434 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[21]
                         net (fo=6, routed)           1.752    12.186    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/doutb[59]
    SLICE_X58Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.310 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_9/O
                         net (fo=1, routed)           0.000    12.310    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_9_n_0
    SLICE_X58Y83         MUXF7 (Prop_muxf7_I0_O)      0.209    12.519 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal_reg[3]_i_4/O
                         net (fo=1, routed)           1.104    13.623    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal_reg[3]_i_4_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.297    13.920 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_2/O
                         net (fo=3, routed)           0.593    14.513    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[3]_0
    SLICE_X56Y83         LUT4 (Prop_lut4_I1_O)        0.124    14.637 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal[7]_i_11/O
                         net (fo=1, routed)           0.000    14.637    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal[7]_i_11_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.187 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.767    15.954    DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSMaxRGBPixY_reg[0][0]
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.078 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSMaxRGBPixVal[7]_i_1/O
                         net (fo=16, routed)          0.539    16.618    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[0]_0[0]
    SLICE_X61Y83         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.533    12.712    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/clk
    SLICE_X61Y83         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[0]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X61Y83         FDCE (Setup_fdce_C_CE)      -0.205    12.482    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[0]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                         -16.618    
  -------------------------------------------------------------------
                         slack                                 -4.136    

Slack (VIOLATED) :        -4.136ns  (required time - arrival time)
  Source:                 DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        8.637ns  (logic 3.882ns (44.944%)  route 4.755ns (55.056%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 7.980 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.686     7.980    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[21])
                                                      2.454    10.434 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[21]
                         net (fo=6, routed)           1.752    12.186    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/doutb[59]
    SLICE_X58Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.310 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_9/O
                         net (fo=1, routed)           0.000    12.310    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_9_n_0
    SLICE_X58Y83         MUXF7 (Prop_muxf7_I0_O)      0.209    12.519 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal_reg[3]_i_4/O
                         net (fo=1, routed)           1.104    13.623    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal_reg[3]_i_4_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.297    13.920 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_2/O
                         net (fo=3, routed)           0.593    14.513    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[3]_0
    SLICE_X56Y83         LUT4 (Prop_lut4_I1_O)        0.124    14.637 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal[7]_i_11/O
                         net (fo=1, routed)           0.000    14.637    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal[7]_i_11_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.187 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.767    15.954    DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSMaxRGBPixY_reg[0][0]
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.078 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSMaxRGBPixVal[7]_i_1/O
                         net (fo=16, routed)          0.539    16.618    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[0]_0[0]
    SLICE_X61Y83         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.533    12.712    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/clk
    SLICE_X61Y83         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[3]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X61Y83         FDCE (Setup_fdce_C_CE)      -0.205    12.482    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[3]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                         -16.618    
  -------------------------------------------------------------------
                         slack                                 -4.136    

Slack (VIOLATED) :        -4.113ns  (required time - arrival time)
  Source:                 DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        8.612ns  (logic 3.882ns (45.077%)  route 4.730ns (54.923%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 7.980 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.686     7.980    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[21])
                                                      2.454    10.434 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[21]
                         net (fo=6, routed)           1.752    12.186    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/doutb[59]
    SLICE_X58Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.310 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_9/O
                         net (fo=1, routed)           0.000    12.310    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_9_n_0
    SLICE_X58Y83         MUXF7 (Prop_muxf7_I0_O)      0.209    12.519 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal_reg[3]_i_4/O
                         net (fo=1, routed)           1.104    13.623    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal_reg[3]_i_4_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.297    13.920 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSMaxRGBPixVal[3]_i_2/O
                         net (fo=3, routed)           0.593    14.513    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[3]_0
    SLICE_X56Y83         LUT4 (Prop_lut4_I1_O)        0.124    14.637 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal[7]_i_11/O
                         net (fo=1, routed)           0.000    14.637    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal[7]_i_11_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.187 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.767    15.954    DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSMaxRGBPixY_reg[0][0]
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.078 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSMaxRGBPixVal[7]_i_1/O
                         net (fo=16, routed)          0.514    16.592    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixY_reg[0]_0[0]
    SLICE_X57Y84         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.531    12.710    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/clk
    SLICE_X57Y84         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[5]/C
                         clock pessimism              0.129    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X57Y84         FDCE (Setup_fdce_C_CE)      -0.205    12.480    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/CSMaxRGBPixVal_reg[5]
  -------------------------------------------------------------------
                         required time                         12.480    
                         arrival time                         -16.592    
  -------------------------------------------------------------------
                         slack                                 -4.113    

Slack (VIOLATED) :        -4.051ns  (required time - arrival time)
  Source:                 DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/DSP_top_i/histogram_i/CSHistogram_reg[2][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        8.421ns  (logic 3.769ns (44.759%)  route 4.652ns (55.241%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.750     8.044    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[15])
                                                      2.454    10.498 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[15]
                         net (fo=6, routed)           1.488    11.986    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/doutb[196]
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.110 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSHistogram[6][8]_i_121/O
                         net (fo=1, routed)           0.000    12.110    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSHistogram[6][8]_i_121_n_0
    SLICE_X50Y81         MUXF7 (Prop_muxf7_I1_O)      0.247    12.357 f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSHistogram_reg[6][8]_i_92/O
                         net (fo=1, routed)           0.960    13.317    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSHistogram_reg[6][8]_i_92_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I0_O)        0.298    13.615 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSHistogram[6][8]_i_43/O
                         net (fo=23, routed)          0.795    14.410    DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSHistogram_reg[5][8]_i_4_1
    SLICE_X48Y79         LUT4 (Prop_lut4_I1_O)        0.124    14.534 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSHistogram[2][8]_i_11/O
                         net (fo=1, routed)           0.000    14.534    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSHistogram_reg[2][0][2]
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.932 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/CSHistogram_reg[2][8]_i_3/CO[3]
                         net (fo=1, routed)           0.913    15.845    DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSHistogram_reg[2][0][0]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.124    15.969 r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CSHistogram[2][8]_i_1/O
                         net (fo=9, routed)           0.496    16.465    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/histogram_i/CSHistogram_reg[2][0]_0[0]
    SLICE_X47Y78         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/histogram_i/CSHistogram_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.466    12.645    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/histogram_i/clk
    SLICE_X47Y78         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/histogram_i/CSHistogram_reg[2][0]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X47Y78         FDCE (Setup_fdce_C_CE)      -0.205    12.415    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/histogram_i/CSHistogram_reg[2][0]
  -------------------------------------------------------------------
                         required time                         12.415    
                         arrival time                         -16.465    
  -------------------------------------------------------------------
                         slack                                 -4.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.995%)  route 0.172ns (55.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.659     0.995    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.172     1.308    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X30Y99         SRL16E                                       r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.845     1.211    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.284    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.659     0.995    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.173     1.309    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X30Y99         SRL16E                                       r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.845     1.211    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.285    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.659     0.995    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.173     1.309    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X30Y99         SRL16E                                       r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.845     1.211    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.278    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/gensobel3x3Byte_i/CS_reg[2][45]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/gensobel3x3Byte_i/CS_reg[2][37]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.230ns (54.430%)  route 0.193ns (45.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.543     0.879    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/gensobel3x3Byte_i/clk
    SLICE_X49Y76         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/gensobel3x3Byte_i/CS_reg[2][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDCE (Prop_fdce_C_Q)         0.128     1.007 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/gensobel3x3Byte_i/CS_reg[2][45]/Q
                         net (fo=1, routed)           0.193     1.199    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/sobelFSM_i/CS_reg[2][263][44]
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.102     1.301 r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/sobelFSM_i/CS[2][37]_i_1/O
                         net (fo=1, routed)           0.000     1.301    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/gensobel3x3Byte_i/CS_reg[2][271]_1[37]
    SLICE_X50Y76         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/gensobel3x3Byte_i/CS_reg[2][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.805     1.171    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/gensobel3x3Byte_i/clk
    SLICE_X50Y76         FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/gensobel3x3Byte_i/CS_reg[2][37]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y76         FDCE (Hold_fdce_C_D)         0.131     1.267    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/gensobel3x3Byte_i/CS_reg[2][37]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.995%)  route 0.172ns (55.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.659     0.995    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.172     1.308    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X30Y99         SRL16E                                       r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.845     1.211    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.270    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.571     0.907    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y88         FDRE                                         r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.112     1.160    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y89         SRLC32E                                      r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.841     1.207    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.572     0.908    DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y86         FDRE                                         r  DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.056     1.104    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X30Y86         SRLC32E                                      r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.839     1.205    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y86         SRLC32E                                      r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.284     0.921    
    SLICE_X30Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.038    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.574     0.910    DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y89         FDRE                                         r  DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/Q
                         net (fo=1, routed)           0.056     1.106    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X30Y89         SRLC32E                                      r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.842     1.208    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.040    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.573     0.909    DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y87         FDRE                                         r  DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.056     1.105    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X30Y87         SRLC32E                                      r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.840     1.206    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.284     0.922    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.039    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.575     0.911    DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y90         FDRE                                         r  DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.056     1.107    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X30Y90         SRLC32E                                      r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.843     1.209    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.041    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y17    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y17    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    DSPProc_design_i/DSPProc_0/U0/memory_top_i/sourceMem_32x256BRAM_i/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y93    DSPProc_design_i/DSPProc_0/U0/DSP_top_i/DSP_decodeCmdAndWDogCtrl_i/CS_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y110   DSPProc_design_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y94    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y94    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y87    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y87    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y82    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86    DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.509ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[28][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.156ns  (logic 0.419ns (5.138%)  route 7.737ns (94.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.643     2.937    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419     3.356 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        7.737    11.093    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X50Y104        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[28][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.640    12.819    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X50Y104        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[28][20]/C
                         clock pessimism              0.129    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X50Y104        FDCE (Recov_fdce_C_CLR)     -0.491    12.303    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[28][20]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                         -11.093    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[28][29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.156ns  (logic 0.419ns (5.138%)  route 7.737ns (94.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.643     2.937    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419     3.356 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        7.737    11.093    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X50Y104        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[28][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.640    12.819    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X50Y104        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[28][29]/C
                         clock pessimism              0.129    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X50Y104        FDCE (Recov_fdce_C_CLR)     -0.491    12.303    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[28][29]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                         -11.093    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[22][25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 0.419ns (5.146%)  route 7.724ns (94.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.643     2.937    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419     3.356 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        7.724    11.080    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X50Y101        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[22][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.641    12.820    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X50Y101        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[22][25]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X50Y101        FDCE (Recov_fdce_C_CLR)     -0.491    12.304    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[22][25]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[20][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.141ns  (logic 0.419ns (5.147%)  route 7.722ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.643     2.937    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419     3.356 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        7.722    11.078    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X46Y103        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[20][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.652    12.831    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X46Y103        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[20][20]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X46Y103        FDCE (Recov_fdce_C_CLR)     -0.491    12.315    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[20][20]
  -------------------------------------------------------------------
                         required time                         12.315    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[30][22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 0.419ns (5.169%)  route 7.688ns (94.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.643     2.937    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419     3.356 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        7.688    11.044    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X60Y110        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[30][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.712    12.891    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X60Y110        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[30][22]/C
                         clock pessimism              0.129    13.020    
                         clock uncertainty           -0.154    12.866    
    SLICE_X60Y110        FDCE (Recov_fdce_C_CLR)     -0.577    12.289    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[30][22]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                         -11.044    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[28][22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 0.419ns (5.171%)  route 7.683ns (94.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.643     2.937    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419     3.356 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        7.683    11.039    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X61Y110        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[28][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.712    12.891    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X61Y110        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[28][22]/C
                         clock pessimism              0.129    13.020    
                         clock uncertainty           -0.154    12.866    
    SLICE_X61Y110        FDCE (Recov_fdce_C_CLR)     -0.577    12.289    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[28][22]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[31][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 0.419ns (5.120%)  route 7.764ns (94.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.643     2.937    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419     3.356 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        7.764    11.120    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X54Y110        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[31][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.708    12.887    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X54Y110        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[31][13]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X54Y110        FDCE (Recov_fdce_C_CLR)     -0.491    12.371    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[31][13]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[31][28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 0.419ns (5.120%)  route 7.764ns (94.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.643     2.937    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419     3.356 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        7.764    11.120    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X54Y110        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[31][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.708    12.887    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X54Y110        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[31][28]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X54Y110        FDCE (Recov_fdce_C_CLR)     -0.491    12.371    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[31][28]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[2][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.017ns  (logic 0.419ns (5.226%)  route 7.598ns (94.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.643     2.937    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419     3.356 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        7.598    10.954    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X51Y103        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[2][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.640    12.819    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X51Y103        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[2][20]/C
                         clock pessimism              0.129    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X51Y103        FDCE (Recov_fdce_C_CLR)     -0.577    12.217    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[2][20]
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[2][25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.017ns  (logic 0.419ns (5.226%)  route 7.598ns (94.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.643     2.937    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419     3.356 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        7.598    10.954    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X51Y103        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[2][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        1.640    12.819    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X51Y103        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[2][25]/C
                         clock pessimism              0.129    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X51Y103        FDCE (Recov_fdce_C_CLR)     -0.577    12.217    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[2][25]
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                  1.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[17][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.187%)  route 0.617ns (82.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.550     0.886    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        0.617     1.630    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X36Y104        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[17][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.910     1.276    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X36Y104        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[17][15]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X36Y104        FDCE (Remov_fdce_C_CLR)     -0.120     1.121    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[17][15]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[17][23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.187%)  route 0.617ns (82.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.550     0.886    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        0.617     1.630    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X36Y104        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[17][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.910     1.276    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X36Y104        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[17][23]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X36Y104        FDCE (Remov_fdce_C_CLR)     -0.120     1.121    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[17][23]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[17][31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.187%)  route 0.617ns (82.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.550     0.886    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        0.617     1.630    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X36Y104        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[17][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.910     1.276    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X36Y104        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[17][31]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X36Y104        FDCE (Remov_fdce_C_CLR)     -0.120     1.121    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[17][31]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[9][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.128ns (16.881%)  route 0.630ns (83.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.550     0.886    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        0.630     1.644    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X34Y102        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[9][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.912     1.278    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X34Y102        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[9][15]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y102        FDCE (Remov_fdce_C_CLR)     -0.120     1.123    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[9][15]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[9][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.128ns (16.881%)  route 0.630ns (83.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.550     0.886    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        0.630     1.644    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X34Y102        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[9][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.912     1.278    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X34Y102        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[9][3]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y102        FDCE (Remov_fdce_C_CLR)     -0.120     1.123    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[9][3]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[9][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.128ns (16.881%)  route 0.630ns (83.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.550     0.886    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        0.630     1.644    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X34Y102        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[9][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.912     1.278    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X34Y102        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[9][4]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y102        FDCE (Remov_fdce_C_CLR)     -0.120     1.123    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[9][4]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[9][7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.128ns (16.881%)  route 0.630ns (83.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.550     0.886    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        0.630     1.644    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X34Y102        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[9][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.912     1.278    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X34Y102        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[9][7]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y102        FDCE (Remov_fdce_C_CLR)     -0.120     1.123    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[9][7]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[20][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.187%)  route 0.617ns (82.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.550     0.886    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        0.617     1.630    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X37Y104        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[20][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.910     1.276    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X37Y104        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[20][15]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X37Y104        FDCE (Remov_fdce_C_CLR)     -0.145     1.096    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[20][15]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[20][7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.187%)  route 0.617ns (82.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.550     0.886    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        0.617     1.630    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X37Y104        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[20][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.910     1.276    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X37Y104        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[20][7]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X37Y104        FDCE (Remov_fdce_C_CLR)     -0.145     1.096    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[20][7]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[28][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.128ns (16.939%)  route 0.628ns (83.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.550     0.886    DSPProc_design_i/rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 f  DSPProc_design_i/rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2193, routed)        0.628     1.641    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/rst
    SLICE_X41Y102        FDCE                                         f  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[28][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSPProc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSPProc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSPProc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4000, routed)        0.911     1.277    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/clk
    SLICE_X41Y102        FDCE                                         r  DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[28][1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y102        FDCE (Remov_fdce_C_CLR)     -0.145     1.097    DSPProc_design_i/DSPProc_0/U0/memory_top_i/resultMem0_32x32Reg_i/CS_ResultMem32x32_reg[28][1]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.544    





