#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat May 22 03:51:26 2021
# Process ID: 13020
# Current directory: C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/parvez_ro_during'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/parvez_ro_prepost'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/ip_repo'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jarvis/Documents/Xilinx/FromArash'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/FPGAtool/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Frequency_counter_AXI4:1.1'. The one found in IP location 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/Frequency_counter_AXI4_1.0' will take precedence over the same IP in location c:/Users/Jarvis/Documents/Xilinx/FromArash/ring_oscillator_zynq/ip_repo/Frequency_counter_AXI4_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:AXI_RO:1.0'. The one found in IP location 'c:/Users/Jarvis/Documents/Xilinx/FromArash/ring_oscillator_zynq/ip_repo/AXI_counter_1.0' will take precedence over the same IP in location c:/Users/Jarvis/Documents/Xilinx/ip_repo/ip_repo/AXI_RO_1.0
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1013.098 ; gain = 0.000
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1013.098 ; gain = 0.000
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_BTI_RO1_0_1/design_1_AXI_3stage_BTI_RO1_0_1.dcp' for cell 'design_1_i/BTI_RO1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_BTI_RO2_0_3/design_1_AXI_3stage_BTI_RO2_0_3.dcp' for cell 'design_1_i/BTI_RO2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_HCI_0_1/design_1_AXI_3stage_HCI_0_1.dcp' for cell 'design_1_i/HCI_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_HCI_0_2/design_1_AXI_3stage_HCI_0_2.dcp' for cell 'design_1_i/HCI_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_HCI_0_3/design_1_AXI_3stage_HCI_0_3.dcp' for cell 'design_1_i/HCI_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_HCI_2_0/design_1_AXI_3stage_HCI_2_0.dcp' for cell 'design_1_i/HCI_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_HCI_3_0/design_1_AXI_3stage_HCI_3_0.dcp' for cell 'design_1_i/HCI_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_HCI_4_0/design_1_AXI_3stage_HCI_4_0.dcp' for cell 'design_1_i/HCI_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_HCI_5_0/design_1_AXI_3stage_HCI_5_0.dcp' for cell 'design_1_i/HCI_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_LowFreq100Hz_ClkGen_0_0/design_1_LowFreq100Hz_ClkGen_0_0.dcp' for cell 'design_1_i/LowFreq_100Hz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_AXI_RO_0_1/design_1_AXI_RO_0_1.dcp' for cell 'design_1_i/RO0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_AXI_BTI_2_0_0/design_1_AXI_BTI_2_0_0.dcp' for cell 'design_1_i/RO1_BTI0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_AXI_BTI_0_0/design_1_AXI_BTI_0_0.dcp' for cell 'design_1_i/RO2_BTI1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_AXI_RO_0_2/design_1_AXI_RO_0_2.dcp' for cell 'design_1_i/RO3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_AXI_RO_0_3/design_1_AXI_RO_0_3.dcp' for cell 'design_1_i/RO4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_100MHz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_10MHz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.dcp' for cell 'design_1_i/clk_wiz_200MHz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_AXI4_heater_0_0/design_1_AXI4_heater_0_0.dcp' for cell 'design_1_i/heater'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.dcp' for cell 'design_1_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.758 . Memory (MB): peak = 1013.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3964 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_100MHz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_10MHz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_100MHz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_10MHz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/inst'
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_100MHz/inst'
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_100MHz/inst'
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_100MHz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1470.188 ; gain = 457.090
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_100MHz/inst'
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_10MHz/inst'
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_10MHz/inst'
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_10MHz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_10MHz/inst'
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_board.xdc] for cell 'design_1_i/clk_wiz_200MHz/inst'
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_board.xdc] for cell 'design_1_i/clk_wiz_200MHz/inst'
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc] for cell 'design_1_i/clk_wiz_200MHz/inst'
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc] for cell 'design_1_i/clk_wiz_200MHz/inst'
Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/heater.XDC]
Finished Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/heater.XDC]
Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[19].Inverter2'... design_1_i/BTI_RO1/inst/CRO[19].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:46]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[19].Inverter1'... design_1_i/BTI_RO1/inst/CRO[19].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:48]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[19].Inverter0'... design_1_i/BTI_RO1/inst/CRO[19].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:50]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[18].Inverter2'... design_1_i/BTI_RO1/inst/CRO[18].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:54]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[18].Inverter1'... design_1_i/BTI_RO1/inst/CRO[18].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:56]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[18].Inverter0'... design_1_i/BTI_RO1/inst/CRO[18].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:58]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[17].Inverter2'... design_1_i/BTI_RO1/inst/CRO[17].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:62]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[17].Inverter1'... design_1_i/BTI_RO1/inst/CRO[17].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:64]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[17].Inverter0'... design_1_i/BTI_RO1/inst/CRO[17].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:66]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[16].Inverter2'... design_1_i/BTI_RO1/inst/CRO[16].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:70]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[16].Inverter1'... design_1_i/BTI_RO1/inst/CRO[16].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:72]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[16].Inverter0'... design_1_i/BTI_RO1/inst/CRO[16].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:74]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[15].Inverter2'... design_1_i/BTI_RO1/inst/CRO[15].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:78]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[15].Inverter1'... design_1_i/BTI_RO1/inst/CRO[15].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:80]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[15].Inverter0'... design_1_i/BTI_RO1/inst/CRO[15].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:82]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[14].Inverter2'... design_1_i/BTI_RO1/inst/CRO[14].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:86]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[14].Inverter1'... design_1_i/BTI_RO1/inst/CRO[14].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:88]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[14].Inverter0'... design_1_i/BTI_RO1/inst/CRO[14].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:90]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[13].Inverter2'... design_1_i/BTI_RO1/inst/CRO[13].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:94]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[13].Inverter1'... design_1_i/BTI_RO1/inst/CRO[13].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:96]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[13].Inverter0'... design_1_i/BTI_RO1/inst/CRO[13].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:98]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[12].Inverter2'... design_1_i/BTI_RO1/inst/CRO[12].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:102]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[12].Inverter1'... design_1_i/BTI_RO1/inst/CRO[12].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:104]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[12].Inverter0'... design_1_i/BTI_RO1/inst/CRO[12].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:106]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[11].Inverter2'... design_1_i/BTI_RO1/inst/CRO[11].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:110]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[11].Inverter1'... design_1_i/BTI_RO1/inst/CRO[11].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:112]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[11].Inverter0'... design_1_i/BTI_RO1/inst/CRO[11].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:114]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[10].Inverter2'... design_1_i/BTI_RO1/inst/CRO[10].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:118]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[10].Inverter1'... design_1_i/BTI_RO1/inst/CRO[10].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:120]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[10].Inverter0'... design_1_i/BTI_RO1/inst/CRO[10].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:122]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[9].Inverter2'... design_1_i/BTI_RO1/inst/CRO[9].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:126]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[9].Inverter1'... design_1_i/BTI_RO1/inst/CRO[9].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:128]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[9].Inverter0'... design_1_i/BTI_RO1/inst/CRO[9].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:130]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[8].Inverter2'... design_1_i/BTI_RO1/inst/CRO[8].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:134]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[8].Inverter1'... design_1_i/BTI_RO1/inst/CRO[8].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:136]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[8].Inverter0'... design_1_i/BTI_RO1/inst/CRO[8].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:138]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[7].Inverter2'... design_1_i/BTI_RO1/inst/CRO[7].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:142]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[7].Inverter1'... design_1_i/BTI_RO1/inst/CRO[7].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:144]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[7].Inverter0'... design_1_i/BTI_RO1/inst/CRO[7].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:146]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[6].Inverter2'... design_1_i/BTI_RO1/inst/CRO[6].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:150]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[6].Inverter1'... design_1_i/BTI_RO1/inst/CRO[6].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:152]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[6].Inverter0'... design_1_i/BTI_RO1/inst/CRO[6].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:154]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[5].Inverter2'... design_1_i/BTI_RO1/inst/CRO[5].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:158]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[5].Inverter1'... design_1_i/BTI_RO1/inst/CRO[5].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:160]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[5].Inverter0'... design_1_i/BTI_RO1/inst/CRO[5].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:162]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[4].Inverter2'... design_1_i/BTI_RO1/inst/CRO[4].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:166]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[4].Inverter1'... design_1_i/BTI_RO1/inst/CRO[4].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:168]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[4].Inverter0'... design_1_i/BTI_RO1/inst/CRO[4].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:170]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[3].Inverter2'... design_1_i/BTI_RO1/inst/CRO[3].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:174]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[3].Inverter1'... design_1_i/BTI_RO1/inst/CRO[3].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:176]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[3].Inverter0'... design_1_i/BTI_RO1/inst/CRO[3].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:178]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[2].Inverter2'... design_1_i/BTI_RO1/inst/CRO[2].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:182]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[2].Inverter1'... design_1_i/BTI_RO1/inst/CRO[2].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:184]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[2].Inverter0'... design_1_i/BTI_RO1/inst/CRO[2].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:186]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[1].Inverter2'... design_1_i/BTI_RO1/inst/CRO[1].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:190]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[1].Inverter1'... design_1_i/BTI_RO1/inst/CRO[1].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:192]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[1].Inverter0'... design_1_i/BTI_RO1/inst/CRO[1].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:194]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[0].Inverter2'... design_1_i/BTI_RO1/inst/CRO[0].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:198]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[0].Inverter1'... design_1_i/BTI_RO1/inst/CRO[0].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:200]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[0].Inverter0'... design_1_i/BTI_RO1/inst/CRO[0].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC:202]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO1.XDC]
Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[19].Inverter2'... design_1_i/BTI_RO2/inst/CRO[19].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:68]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[19].Inverter1'... design_1_i/BTI_RO2/inst/CRO[19].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:70]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[19].Inverter0'... design_1_i/BTI_RO2/inst/CRO[19].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:72]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[18].Inverter2'... design_1_i/BTI_RO2/inst/CRO[18].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:76]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[18].Inverter1'... design_1_i/BTI_RO2/inst/CRO[18].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:78]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[18].Inverter0'... design_1_i/BTI_RO2/inst/CRO[18].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:80]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[17].Inverter2'... design_1_i/BTI_RO2/inst/CRO[17].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:84]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[17].Inverter1'... design_1_i/BTI_RO2/inst/CRO[17].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:86]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[17].Inverter0'... design_1_i/BTI_RO2/inst/CRO[17].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:88]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[16].Inverter2'... design_1_i/BTI_RO2/inst/CRO[16].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:92]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[16].Inverter1'... design_1_i/BTI_RO2/inst/CRO[16].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:94]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[16].Inverter0'... design_1_i/BTI_RO2/inst/CRO[16].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:96]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[15].Inverter2'... design_1_i/BTI_RO2/inst/CRO[15].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:100]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[15].Inverter1'... design_1_i/BTI_RO2/inst/CRO[15].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:102]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[15].Inverter0'... design_1_i/BTI_RO2/inst/CRO[15].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:104]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[14].Inverter2'... design_1_i/BTI_RO2/inst/CRO[14].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:108]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[14].Inverter1'... design_1_i/BTI_RO2/inst/CRO[14].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:110]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[14].Inverter0'... design_1_i/BTI_RO2/inst/CRO[14].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:112]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[13].Inverter2'... design_1_i/BTI_RO2/inst/CRO[13].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:116]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[13].Inverter1'... design_1_i/BTI_RO2/inst/CRO[13].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:118]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[13].Inverter0'... design_1_i/BTI_RO2/inst/CRO[13].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:120]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[12].Inverter2'... design_1_i/BTI_RO2/inst/CRO[12].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:124]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[12].Inverter1'... design_1_i/BTI_RO2/inst/CRO[12].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:126]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[12].Inverter0'... design_1_i/BTI_RO2/inst/CRO[12].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:128]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[11].Inverter2'... design_1_i/BTI_RO2/inst/CRO[11].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:132]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[11].Inverter1'... design_1_i/BTI_RO2/inst/CRO[11].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:134]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[11].Inverter0'... design_1_i/BTI_RO2/inst/CRO[11].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:136]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[10].Inverter2'... design_1_i/BTI_RO2/inst/CRO[10].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:140]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[10].Inverter1'... design_1_i/BTI_RO2/inst/CRO[10].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:142]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[10].Inverter0'... design_1_i/BTI_RO2/inst/CRO[10].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:144]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[9].Inverter2'... design_1_i/BTI_RO2/inst/CRO[9].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:148]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[9].Inverter1'... design_1_i/BTI_RO2/inst/CRO[9].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:150]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[9].Inverter0'... design_1_i/BTI_RO2/inst/CRO[9].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:152]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[8].Inverter2'... design_1_i/BTI_RO2/inst/CRO[8].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:156]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[8].Inverter1'... design_1_i/BTI_RO2/inst/CRO[8].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:158]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[8].Inverter0'... design_1_i/BTI_RO2/inst/CRO[8].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:160]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[7].Inverter2'... design_1_i/BTI_RO2/inst/CRO[7].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:164]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[7].Inverter1'... design_1_i/BTI_RO2/inst/CRO[7].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:166]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[7].Inverter0'... design_1_i/BTI_RO2/inst/CRO[7].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:168]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[6].Inverter2'... design_1_i/BTI_RO2/inst/CRO[6].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:172]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
INFO: [Common 17-14] Message 'Vivado 12-2285' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC:172]
Finished Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/FromArash/BTI_RO2.XDC]
Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/new/constraints_5x3_ROs.xdc]
Finished Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/imports/new/constraints_5x3_ROs.xdc]
Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/new/HCI.xdc]
Finished Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/constrs_7/new/HCI.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1472.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 165 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 165 instances

42 Infos, 9 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:45 ; elapsed = 00:02:18 . Memory (MB): peak = 1472.766 ; gain = 459.668
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1472.766 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 132fd8077

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1509.656 ; gain = 36.891

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 20 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f14b1537

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1710.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 173 cells and removed 334 cells
INFO: [Opt 31-1021] In phase Retarget, 7922 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: abccf3fe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1710.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 25 cells
INFO: [Opt 31-1021] In phase Constant propagation, 8267 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 172c82d24

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1710.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 269 cells
INFO: [Opt 31-1021] In phase Sweep, 16442 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 172c82d24

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1710.258 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 205 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 172c82d24

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1710.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 172c82d24

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1710.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 7922 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             173  |             334  |                                           7922  |
|  Constant propagation         |               4  |              25  |                                           8267  |
|  Sweep                        |               0  |             269  |                                          16442  |
|  BUFG optimization            |               0  |               0  |                                            205  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           7922  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1710.258 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18f7b20bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.258 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18f7b20bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1710.258 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18f7b20bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1710.258 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1710.258 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 18f7b20bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1710.258 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 9 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1710.258 ; gain = 237.492
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.602 . Memory (MB): peak = 1710.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1710.258 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: read_checkpoint -auto_incremental -incremental C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp
INFO: [Vivado 12-9147] Incremental flow is being run with directive 'RuntimeOptimized'. This will override place_design, post-place phys_opt_design and route_design directives being called in high reuse mode.

Starting Incremental read checkpoint Task

Phase 1 Process Reference Checkpoint Netlist
INFO: [Netlist 29-17] Analyzing 1724 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1717.906 ; gain = 0.000
WARNING: [Project 1-1170] Cell Matching (23.99 %) & Net Matching (25.25 %) is less than the threshold values (94.00 %, 90.00 % respectively) needed to run Incremental flow.
INFO: [Project 1-1172] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Impl.RejectBehavior Terminate}

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1717.906 ; gain = 0.000
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[34].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[35].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[3].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[4].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[5].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[6].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[7].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[8].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[9].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[34].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[35].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[3].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[4].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[5].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[6].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[7].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[8].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[9].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[34].SHE/LUT6_inst.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2499 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1733.875 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1231eeb66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1733.875 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1733.875 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__3' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[506] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[495] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__18' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__7' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[378] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[383] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[382] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__8' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[337] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__9' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[305] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__15' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__13' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[175] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__4' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__10' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[630] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__0' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__11' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__12' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[219] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[210] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__14' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__16' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__17' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[62] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__2' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[543] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[541] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[531] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__10' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[273] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[285] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__8' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[338] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__3' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__14' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__12' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[211] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__17' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__9' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__4' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[466] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[399] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[431] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__0' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[602] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__2' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__18' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[627] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__16' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[86] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[81] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__11' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[246] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__13' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__15' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[115] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__7' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[179] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[182] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[179] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[182] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[222] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[223] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[222] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[223] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[309] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[307] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[310] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[271] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[273] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[309] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[307] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[310] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[271] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[273] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[405] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[406] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[443] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[11].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[443] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[11].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[405] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[406] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[9] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[9] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[539] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[540] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[543] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[539] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[540] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[543] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[510] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[510] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[47] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[3].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[126] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[97] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[120] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[593] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[602] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[86] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[593] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[602] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[47] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[86] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[3].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[126] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[97] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[120] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[213] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[214] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[247] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[250] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[243] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[247] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[250] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[243] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[213] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[214] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[2] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[9] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[25] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[307] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[287] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[287] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270] {FDRE}
INFO: [Common 17-14] Message 'Place 30-568' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
PBlocks: HCI & pblock_2
overlap for the following site types:
    SLICE
    RAMB18
    RAMB36
Site Ranges for PBlock: HCI
RAMB36_X2Y20:RAMB36_X5Y25
RAMB18_X2Y40:RAMB18_X5Y51
DSP48_X2Y40:DSP48_X4Y51
SLICE_X80Y100:SLICE_X113Y129
SLICE_X26Y100:SLICE_X67Y129
Site Ranges for PBlock: pblock_2
RAMB36_X3Y23:RAMB36_X3Y28
RAMB18_X3Y46:RAMB18_X3Y57
SLICE_X38Y113:SLICE_X67Y148


Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 92cf6b9b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1733.875 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16a5f04e8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1815.750 ; gain = 81.875

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16a5f04e8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1815.750 ; gain = 81.875
Phase 1 Placer Initialization | Checksum: 16a5f04e8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1815.750 ; gain = 81.875

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: db9444ad

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1815.750 ; gain = 81.875

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 7950 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 3952 nets or cells. Created 0 new cell, deleted 3952 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1902.270 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           3952  |                  3952  |           0  |           1  |  00:00:07  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           3952  |                  3952  |           0  |           3  |  00:00:07  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 186726111

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 1902.270 ; gain = 168.395
Phase 2.2 Global Placement Core | Checksum: 15fd5204e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1902.270 ; gain = 168.395
Phase 2 Global Placement | Checksum: 15fd5204e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 1902.270 ; gain = 168.395

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2012eeec8

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 1902.270 ; gain = 168.395

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24f7c0e0b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1902.270 ; gain = 168.395

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1fb74539d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1902.270 ; gain = 168.395

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2648e2d06

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1902.270 ; gain = 168.395

Phase 3.5 Small Shape Detail Placement

Phase 3.5.1 Place Remaining
Phase 3.5.1 Place Remaining | Checksum: 283b6a5da

Time (s): cpu = 00:01:13 ; elapsed = 00:00:54 . Memory (MB): peak = 1902.270 ; gain = 168.395
Phase 3.5 Small Shape Detail Placement | Checksum: 283b6a5da

Time (s): cpu = 00:01:13 ; elapsed = 00:00:54 . Memory (MB): peak = 1902.270 ; gain = 168.395

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2b2e5451d

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1902.270 ; gain = 168.395

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207eb8c74

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1902.270 ; gain = 168.395
Phase 3 Detail Placement | Checksum: 207eb8c74

Time (s): cpu = 00:01:16 ; elapsed = 00:00:57 . Memory (MB): peak = 1902.270 ; gain = 168.395

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20254aea1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.713 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bac69b18

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1968.094 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 180c7877e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1968.094 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 20254aea1

Time (s): cpu = 00:01:30 ; elapsed = 00:01:07 . Memory (MB): peak = 1968.094 ; gain = 234.219
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.713. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 166e7caa0

Time (s): cpu = 00:01:31 ; elapsed = 00:01:07 . Memory (MB): peak = 1968.094 ; gain = 234.219
Phase 4.1 Post Commit Optimization | Checksum: 166e7caa0

Time (s): cpu = 00:01:31 ; elapsed = 00:01:08 . Memory (MB): peak = 1968.094 ; gain = 234.219

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 166e7caa0

Time (s): cpu = 00:01:31 ; elapsed = 00:01:08 . Memory (MB): peak = 1968.094 ; gain = 234.219

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 166e7caa0

Time (s): cpu = 00:01:32 ; elapsed = 00:01:08 . Memory (MB): peak = 1968.094 ; gain = 234.219

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1968.094 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1a4d055a0

Time (s): cpu = 00:01:32 ; elapsed = 00:01:09 . Memory (MB): peak = 1968.094 ; gain = 234.219
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a4d055a0

Time (s): cpu = 00:01:32 ; elapsed = 00:01:09 . Memory (MB): peak = 1968.094 ; gain = 234.219
Ending Placer Task | Checksum: 15253dd25

Time (s): cpu = 00:01:32 ; elapsed = 00:01:09 . Memory (MB): peak = 1968.094 ; gain = 234.219
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 211 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:13 . Memory (MB): peak = 1968.094 ; gain = 250.188
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1968.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1968.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1968.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1968.094 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 211 Warnings, 100 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1974.559 ; gain = 6.465
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 1992.953 ; gain = 18.395
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1992.953 ; gain = 18.395
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[34].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[35].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[3].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[4].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[5].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[6].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[7].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[8].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[9].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[34].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[35].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[3].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[4].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[5].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[6].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[7].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[8].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[9].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[34].SHE/LUT6_inst.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2499 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b3ea48e2 ConstDB: 0 ShapeSum: 9e699443 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 115d29721

Time (s): cpu = 00:01:46 ; elapsed = 00:00:55 . Memory (MB): peak = 2065.609 ; gain = 65.156
Post Restoration Checksum: NetGraph: 2200a5c3 NumContArr: f3d1f15e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 115d29721

Time (s): cpu = 00:01:46 ; elapsed = 00:00:56 . Memory (MB): peak = 2065.609 ; gain = 65.156

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 115d29721

Time (s): cpu = 00:01:47 ; elapsed = 00:00:56 . Memory (MB): peak = 2068.852 ; gain = 68.398

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 115d29721

Time (s): cpu = 00:01:47 ; elapsed = 00:00:56 . Memory (MB): peak = 2068.852 ; gain = 68.398

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f424c4d5

Time (s): cpu = 00:02:06 ; elapsed = 00:01:11 . Memory (MB): peak = 2091.094 ; gain = 90.641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.786  | TNS=0.000  | WHS=-4.104 | THS=-6625.833|

Phase 2 Router Initialization | Checksum: 9f453533

Time (s): cpu = 00:02:13 ; elapsed = 00:01:15 . Memory (MB): peak = 2093.094 ; gain = 92.641

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.65238 %
  Global Horizontal Routing Utilization  = 1.01572 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 33540
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 33302
  Number of Partially Routed Nets     = 238
  Number of Node Overlaps             = 1503


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13ed7dce6

Time (s): cpu = 00:02:21 ; elapsed = 00:01:20 . Memory (MB): peak = 2099.164 ; gain = 98.711
INFO: [Route 35-580] Design has 228 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk70_200MHz_design_1_clk_wiz_0_2 |                        design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494]/R|
|               clk_fpga_0 |clk70_200MHz_design_1_clk_wiz_0_2 |                        design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[495]/R|
|               clk_fpga_0 |clk70_200MHz_design_1_clk_wiz_0_2 |                        design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]/R|
|               clk_fpga_0 |clk70_200MHz_design_1_clk_wiz_0_2 |                        design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493]/R|
|               clk_fpga_0 |clk70_200MHz_design_1_clk_wiz_0_2 |                        design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622]/R|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2084
 Number of Nodes with overlaps = 432
 Number of Nodes with overlaps = 322
 Number of Nodes with overlaps = 240
 Number of Nodes with overlaps = 184
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.406  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15d71fb00

Time (s): cpu = 00:06:40 ; elapsed = 00:04:02 . Memory (MB): peak = 2120.246 ; gain = 119.793
Phase 4 Rip-up And Reroute | Checksum: 15d71fb00

Time (s): cpu = 00:06:40 ; elapsed = 00:04:03 . Memory (MB): peak = 2120.246 ; gain = 119.793

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a1cb35a3

Time (s): cpu = 00:06:43 ; elapsed = 00:04:04 . Memory (MB): peak = 2120.246 ; gain = 119.793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.414  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1a1cb35a3

Time (s): cpu = 00:06:43 ; elapsed = 00:04:04 . Memory (MB): peak = 2120.246 ; gain = 119.793

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a1cb35a3

Time (s): cpu = 00:06:43 ; elapsed = 00:04:05 . Memory (MB): peak = 2120.246 ; gain = 119.793
Phase 5 Delay and Skew Optimization | Checksum: 1a1cb35a3

Time (s): cpu = 00:06:43 ; elapsed = 00:04:05 . Memory (MB): peak = 2120.246 ; gain = 119.793

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e11fd007

Time (s): cpu = 00:06:46 ; elapsed = 00:04:07 . Memory (MB): peak = 2120.246 ; gain = 119.793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.414  | TNS=0.000  | WHS=-7.380 | THS=-1117.436|

Phase 6.1 Hold Fix Iter | Checksum: 2705c2cb9

Time (s): cpu = 00:07:00 ; elapsed = 00:04:20 . Memory (MB): peak = 2120.246 ; gain = 119.793
Phase 6 Post Hold Fix | Checksum: 21d2503a9

Time (s): cpu = 00:07:00 ; elapsed = 00:04:21 . Memory (MB): peak = 2120.246 ; gain = 119.793

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.50083 %
  Global Horizontal Routing Utilization  = 8.07328 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 27e7678c3

Time (s): cpu = 00:07:01 ; elapsed = 00:04:21 . Memory (MB): peak = 2120.246 ; gain = 119.793

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27e7678c3

Time (s): cpu = 00:07:01 ; elapsed = 00:04:21 . Memory (MB): peak = 2120.246 ; gain = 119.793

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2ab9a7c01

Time (s): cpu = 00:07:05 ; elapsed = 00:04:26 . Memory (MB): peak = 2120.246 ; gain = 119.793

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 2d56a2f2f

Time (s): cpu = 00:07:07 ; elapsed = 00:04:28 . Memory (MB): peak = 2120.246 ; gain = 119.793
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.024 | TNS=-894.086| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2d56a2f2f

Time (s): cpu = 00:07:07 ; elapsed = 00:04:28 . Memory (MB): peak = 2120.246 ; gain = 119.793
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:07 ; elapsed = 00:04:28 . Memory (MB): peak = 2120.246 ; gain = 119.793

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 312 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:14 ; elapsed = 00:04:32 . Memory (MB): peak = 2120.246 ; gain = 127.293
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2120.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2120.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2120.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2181.359 ; gain = 61.113
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
142 Infos, 312 Warnings, 100 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2198.402 ; gain = 17.043
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat May 22 04:02:12 2021...
#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat May 22 04:22:57 2021
# Process ID: 20964
# Current directory: C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1012.500 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.674 . Memory (MB): peak = 1012.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3959 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_100MHz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_10MHz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1427.785 ; gain = 29.727
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1427.785 ; gain = 29.727
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1427.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 165 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 165 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.1 (64-bit) build 2902540
open_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 1427.785 ; gain = 415.285
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/FPGAtool/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC FLBO-1] Pblock overlap: HCI overlaps with pblock_2 : 17.79% .
WARNING: [DRC FLBO-1] Pblock overlap: pblock_2 overlaps with HCI : 48.65% .
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock HCI's ranges fail to contain LOC constraints on assigned instance design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst (and 764 other instances).
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_2's ranges fail to contain LOC constraints on assigned instance design_1_i/BTI_RO2/inst/CRO[9].NAND/LUT6_inst (and 39 other instances).
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[34].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[35].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[3].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[4].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[5].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[6].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[7].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[8].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[9].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[34].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[35].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[3].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[4].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[5].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[6].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[7].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[8].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[9].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[34].SHE/LUT6_inst.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[0] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__18/O, cell design_1_i/BTI_RO1/inst/w_inst__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[10] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__8/O, cell design_1_i/BTI_RO1/inst/w_inst__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[11] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__7/O, cell design_1_i/BTI_RO1/inst/w_inst__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[12] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__6/O, cell design_1_i/BTI_RO1/inst/w_inst__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[13] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__5/O, cell design_1_i/BTI_RO1/inst/w_inst__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[14] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__4/O, cell design_1_i/BTI_RO1/inst/w_inst__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[15] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__3/O, cell design_1_i/BTI_RO1/inst/w_inst__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[16] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__2/O, cell design_1_i/BTI_RO1/inst/w_inst__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[17] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__1/O, cell design_1_i/BTI_RO1/inst/w_inst__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[18] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__0/O, cell design_1_i/BTI_RO1/inst/w_inst__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[19] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst/O, cell design_1_i/BTI_RO1/inst/w_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[1] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__17/O, cell design_1_i/BTI_RO1/inst/w_inst__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[2] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__16/O, cell design_1_i/BTI_RO1/inst/w_inst__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[3] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__15/O, cell design_1_i/BTI_RO1/inst/w_inst__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[4] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__14/O, cell design_1_i/BTI_RO1/inst/w_inst__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[5] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__13/O, cell design_1_i/BTI_RO1/inst/w_inst__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[6] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__12/O, cell design_1_i/BTI_RO1/inst/w_inst__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[7] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__11/O, cell design_1_i/BTI_RO1/inst/w_inst__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[8] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__10/O, cell design_1_i/BTI_RO1/inst/w_inst__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO1/inst/input_signal[9] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO1/inst/w_inst__9/O, cell design_1_i/BTI_RO1/inst/w_inst__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[0] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__18/O, cell design_1_i/BTI_RO2/inst/w_inst__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[10] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__8/O, cell design_1_i/BTI_RO2/inst/w_inst__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[11] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__7/O, cell design_1_i/BTI_RO2/inst/w_inst__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[12] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__6/O, cell design_1_i/BTI_RO2/inst/w_inst__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[13] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__5/O, cell design_1_i/BTI_RO2/inst/w_inst__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[14] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__4/O, cell design_1_i/BTI_RO2/inst/w_inst__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[15] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__3/O, cell design_1_i/BTI_RO2/inst/w_inst__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[16] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__2/O, cell design_1_i/BTI_RO2/inst/w_inst__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[17] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__1/O, cell design_1_i/BTI_RO2/inst/w_inst__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[18] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__0/O, cell design_1_i/BTI_RO2/inst/w_inst__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[19] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst/O, cell design_1_i/BTI_RO2/inst/w_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[1] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__17/O, cell design_1_i/BTI_RO2/inst/w_inst__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[2] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__16/O, cell design_1_i/BTI_RO2/inst/w_inst__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[3] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__15/O, cell design_1_i/BTI_RO2/inst/w_inst__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[4] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__14/O, cell design_1_i/BTI_RO2/inst/w_inst__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[5] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__13/O, cell design_1_i/BTI_RO2/inst/w_inst__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[6] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__12/O, cell design_1_i/BTI_RO2/inst/w_inst__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[7] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__11/O, cell design_1_i/BTI_RO2/inst/w_inst__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[8] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__10/O, cell design_1_i/BTI_RO2/inst/w_inst__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BTI_RO2/inst/input_signal[9] is a gated clock net sourced by a combinational pin design_1_i/BTI_RO2/inst/w_inst__9/O, cell design_1_i/BTI_RO2/inst/w_inst__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[0].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[0].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[10].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[10].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[11].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[11].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[12].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[12].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[13].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[13].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[14].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[14].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[15].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[15].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[16].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[16].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[17].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[17].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[18].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[18].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[19].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[19].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[1].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[1].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[2].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[2].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[3].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[3].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[4].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[4].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[5].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[5].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[6].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[6].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[7].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[7].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[8].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[8].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_0/inst/RO[9].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_0/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_0/inst/RO[9].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[0].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[0].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[10].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[10].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[11].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[11].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[12].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[12].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[13].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[13].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[14].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[14].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[15].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[15].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[16].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[16].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[17].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[17].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[18].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[18].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[19].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[19].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[1].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[1].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[2].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[2].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[3].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[3].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[4].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[4].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[5].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[5].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[6].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[6].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[7].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[7].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[8].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[8].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_1/inst/RO[9].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_1/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_1/inst/RO[9].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[12].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[12].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[16].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[16].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O, cell design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst__0 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst__1 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst__10 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst__11 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst__12 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst__13 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst__14 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst__15 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst__16 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst__17 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst__18 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst__2 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst__3 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst__4 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst__5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst__6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst__7 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst__8 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO1/inst/w_inst__9 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301], design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst__0 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst__1 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst__10 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst__11 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst__12 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst__13 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst__14 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst__15 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst__16 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst__17 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst__18 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst__2 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst__3 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst__4 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst__5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst__6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst__7 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst__8 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/BTI_RO2/inst/w_inst__9 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301], design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[0].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[0].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[10].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[10].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[11].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[11].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[12].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[12].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[13].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[13].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[14].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[14].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[15].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[15].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[16].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[16].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[17].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[17].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[18].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[18].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[19].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[19].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[1].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[1].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[2].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[2].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[3].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[3].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[111], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[4].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[4].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[5].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[5].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[6].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[6].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[199], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[7].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[7].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[8].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[8].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[266], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[9].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_0/inst/RO[9].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301], design_1_i/HCI_0/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[0].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[0].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[10].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[10].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[11].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[11].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[358], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[12].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[12].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[13].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[13].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[14].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[14].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[461], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[15].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[15].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[16].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[16].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[17].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[17].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[18].One2Two/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/HCI_1/inst/RO[18].One2Two/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589], design_1_i/HCI_1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590]... and (the first 15 of 32 listed)
INFO: [Common 17-14] Message 'DRC PLHOLDVIO-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 254 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/RO1_BTI0/inst/RO[1].nolabel_line97/LUT6_2_inst/O6, design_1_i/RO1_BTI0/inst/RO[2].nolabel_line97/LUT6_2_inst/O6, design_1_i/RO2_BTI1/inst/RO[3].nolabel_line97/LUT6_2_inst/O6, design_1_i/RO2_BTI1/inst/RO[2].nolabel_line97/LUT6_2_inst/O6, design_1_i/RO2_BTI1/inst/RO[0].nolabel_line97/LUT6_2_inst/O6, design_1_i/RO2_BTI1/inst/RO[4].nolabel_line97/LUT6_2_inst/O6, design_1_i/RO1_BTI0/inst/RO[0].nolabel_line97/LUT6_2_inst/O6, design_1_i/RO1_BTI0/inst/RO[4].nolabel_line97/LUT6_2_inst/O6, design_1_i/RO1_BTI0/inst/RO[3].nolabel_line97/LUT6_2_inst/O6, design_1_i/RO2_BTI1/inst/RO[1].nolabel_line97/LUT6_2_inst/O6, design_1_i/HCI_0/inst/frequency_counter_wire[992], design_1_i/HCI_1/inst/frequency_counter_wire[992], design_1_i/HCI_4/inst/frequency_counter_wire[992], design_1_i/HCI_6/inst/frequency_counter_wire[992], design_1_i/HCI_5/inst/frequency_counter_wire[992]... and (the first 15 of 254 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3079 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Jarvis/Documents/Xilinx/Latest2/Latest2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat May 22 04:31:36 2021. For additional details about this file, please refer to the WebTalk help file at C:/FPGAtool/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 307 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:59 ; elapsed = 00:07:38 . Memory (MB): peak = 2005.418 ; gain = 577.633
INFO: [Common 17-206] Exiting Vivado at Sat May 22 04:31:37 2021...
