#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May 13 23:52:44 2024
# Process ID: 122127
# Current directory: /home/leo_mrmd/Documents/SAPx_verilog/SAP-1/SAP1_VIVADO_PROJECT/SAP1_VIVADO_PROJECT.runs/synth_1
# Command line: vivado -log sap1_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sap1_top.tcl
# Log file: /home/leo_mrmd/Documents/SAPx_verilog/SAP-1/SAP1_VIVADO_PROJECT/SAP1_VIVADO_PROJECT.runs/synth_1/sap1_top.vds
# Journal file: /home/leo_mrmd/Documents/SAPx_verilog/SAP-1/SAP1_VIVADO_PROJECT/SAP1_VIVADO_PROJECT.runs/synth_1/vivado.jou
# Running On: leo-mrmd-tp-l380, OS: Linux, CPU Frequency: 2600.055 MHz, CPU Physical cores: 2, Host memory: 8079 MB
#-----------------------------------------------------------
source sap1_top.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1267.914 ; gain = 5.965 ; free physical = 277 ; free virtual = 4646
Command: read_checkpoint -auto_incremental -incremental /home/leo_mrmd/Documents/SAPx_verilog/SAP-1/SAP1_VIVADO_PROJECT/SAP1_VIVADO_PROJECT.srcs/utils_1/imports/synth_1/sap1_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/leo_mrmd/Documents/SAPx_verilog/SAP-1/SAP1_VIVADO_PROJECT/SAP1_VIVADO_PROJECT.srcs/utils_1/imports/synth_1/sap1_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top sap1_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
WARNING: [Vivado_Tcl 4-1809] The reference checkpoint is from an old version of Vivado; A full resynthesis flow will be run
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 122224
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1690.473 ; gain = 409.684 ; free physical = 245 ; free virtual = 3955
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sap1_top' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/clock.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clock' (0#1) [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/clock.v:2]
INFO: [Synth 8-6157] synthesizing module 'pc' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/pc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/pc.v:1]
INFO: [Synth 8-6157] synthesizing module 'mar' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/mar.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mar' (0#1) [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/mar.v:1]
INFO: [Synth 8-6157] synthesizing module 'ram' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/ram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/ram.v:1]
WARNING: [Synth 8-7071] port 'cen_i' of module 'ram' is unconnected for instance 'ram_inst_0' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:97]
WARNING: [Synth 8-7023] instance 'ram_inst_0' of module 'ram' has 4 connections declared, but only 3 given [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:97]
INFO: [Synth 8-6157] synthesizing module 'register' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/register.v:2]
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/register.v:2]
INFO: [Synth 8-6157] synthesizing module 'controller' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/controller.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/controller.v:87]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/controller.v:130]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/controller.v:167]
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'add_sub' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/add_sub.v:1]
INFO: [Synth 8-6155] done synthesizing module 'add_sub' (0#1) [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/add_sub.v:1]
WARNING: [Synth 8-7071] port 'bus_o' of module 'register' is unconnected for instance 'out_reg_inst_0' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:135]
WARNING: [Synth 8-7023] instance 'out_reg_inst_0' of module 'register' has 6 connections declared, but only 5 given [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:135]
INFO: [Synth 8-6157] synthesizing module 'bus_controller' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/bus_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bus_controller' (0#1) [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/bus_controller.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'instr_i' does not match port width (4) of module 'bus_controller' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:145]
INFO: [Synth 8-6155] done synthesizing module 'sap1_top' (0#1) [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:1]
WARNING: [Synth 8-7129] Port clk_i in module add_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstn_i in module add_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port cen_i in module ram is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1766.441 ; gain = 485.652 ; free physical = 235 ; free virtual = 3882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1784.254 ; gain = 503.465 ; free physical = 222 ; free virtual = 3870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1792.258 ; gain = 511.469 ; free physical = 222 ; free virtual = 3871
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [Synth 8-327] inferring latch for variable 'hltn_reg' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/controller.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'ctrl_word_reg' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/controller.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'bus_reg' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/bus_controller.v:28]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1801.164 ; gain = 520.375 ; free physical = 219 ; free virtual = 3870
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   7 Input   12 Bit        Muxes := 1     
	   6 Input   12 Bit        Muxes := 5     
	   6 Input   11 Bit        Muxes := 1     
	  14 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1922.609 ; gain = 641.820 ; free physical = 264 ; free virtual = 3769
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1922.609 ; gain = 641.820 ; free physical = 264 ; free virtual = 3769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1922.609 ; gain = 641.820 ; free physical = 264 ; free virtual = 3769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1922.609 ; gain = 641.820 ; free physical = 218 ; free virtual = 3734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1922.609 ; gain = 641.820 ; free physical = 218 ; free virtual = 3734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1922.609 ; gain = 641.820 ; free physical = 218 ; free virtual = 3734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1922.609 ; gain = 641.820 ; free physical = 218 ; free virtual = 3734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1922.609 ; gain = 641.820 ; free physical = 218 ; free virtual = 3734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1922.609 ; gain = 641.820 ; free physical = 218 ; free virtual = 3734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     7|
|4     |LUT2   |    13|
|5     |LUT3   |    16|
|6     |LUT4   |     8|
|7     |LUT5   |     5|
|8     |LUT6   |    21|
|9     |FDCE   |    38|
|10    |FDPE   |     1|
|11    |LD     |     4|
|12    |LDC    |     5|
|13    |LDP    |     8|
|14    |IBUF   |     2|
|15    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   132|
|2     |  acc_inst_0        |register       |    16|
|3     |  b_reg_inst_0      |register_0     |     8|
|4     |  bus_ctrl_inst_0   |bus_controller |     6|
|5     |  controller_inst_0 |controller     |    63|
|6     |  instr_reg_inst_0  |register_1     |    16|
|7     |  mar_inst_0        |mar            |    10|
|8     |  out_reg_inst_0    |register_2     |     1|
|9     |  pc_inst_0         |pc             |     8|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1922.609 ; gain = 641.820 ; free physical = 218 ; free virtual = 3734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1922.609 ; gain = 641.820 ; free physical = 218 ; free virtual = 3734
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1922.617 ; gain = 641.820 ; free physical = 218 ; free virtual = 3734
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.547 ; gain = 0.000 ; free physical = 454 ; free virtual = 3970
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2036.215 ; gain = 0.000 ; free physical = 385 ; free virtual = 3909
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 4 instances
  LDC => LDCE: 5 instances
  LDP => LDPE: 8 instances

Synth Design complete | Checksum: d2af8911
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 2036.250 ; gain = 765.367 ; free physical = 381 ; free virtual = 3905
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1573.217; main = 1323.307; forked = 378.947
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2913.055; main = 2036.219; forked = 990.441
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.227 ; gain = 0.000 ; free physical = 381 ; free virtual = 3906
INFO: [Common 17-1381] The checkpoint '/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/SAP1_VIVADO_PROJECT/SAP1_VIVADO_PROJECT.runs/synth_1/sap1_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sap1_top_utilization_synth.rpt -pb sap1_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 13 23:53:38 2024...
