# riscv-cpu

5-stage Pipelined RISC-V Processor RTL in Verilog

Simulation scripts and description to be added soon.
