// Seed: 3710947373
module module_0 (
    input uwire id_0,
    input wand id_1,
    input supply1 id_2,
    output wire id_3,
    output wand id_4,
    output tri0 id_5
);
  id_7(
      -1, id_2, 1, id_4
  );
  module_2 modCall_1 (id_3);
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input supply1 id_4
);
  parameter id_6 = -1 < -1 - 1;
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    output tri1 id_0
);
  wand id_2, id_3;
  tri1 id_4;
  wire id_5, id_6;
  tri0 id_7 = id_4, id_8, id_9, id_10;
  wire id_11;
  wire id_12;
  always @(posedge (id_7) or posedge 1'b0 or posedge 1) @(posedge id_3 or posedge 1) id_4 = -1 ^ -1;
endmodule
