design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/icpedia/Desktop/OpenLane/designs/fft_dit,fft_dit,RUN_2025.08.22_00.24.08,flow completed,0h15m4s0ms,0h7m56s0ms,-2.5,0.36,-1,26.69,1024.32,-1,0,0,0,0,0,0,0,-1,0,-1,-1,469398,72023,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,383974040.0,0.0,36.55,38.22,4.59,6.82,0.0,8001,10228,85,1352,0,0,0,9568,339,664,207,1015,1211,1971,727,256,1042,1968,33,424,5243,0,5667,340560.2304,0.00788,0.00934,5.69e-05,0.0101,0.0119,4.21e-08,0.0114,0.014,8.04e-08,2.1900000000000004,26.0,38.46153846153846,25.0,AREA 0,52,40,1,153.6,153.18,0.45,0.25,sky130_fd_sc_hd,4,4
