#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f90d3403410 .scope module, "filter_memory_manager" "filter_memory_manager" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "en"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 2 "z_vector_index"
    .port_info 4 /INPUT 4 "b_vector_index"
    .port_info 5 /INPUT 4 "b_element_index"
    .port_info 6 /OUTPUT 9 "dut_bvm_address"
    .port_info 7 /OUTPUT 16 "B_element"
    .port_info 8 /OUTPUT 1 "B_element_ready"
v0x7f90d3403830_0 .var "B_element", 15 0;
v0x7f90d34138b0_0 .var "B_element_ready", 0 0;
o0x10f054068 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7f90d3413950_0 .net "b_element_index", 3 0, o0x10f054068;  0 drivers
o0x10f054098 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7f90d34139f0_0 .net "b_vector_index", 3 0, o0x10f054098;  0 drivers
o0x10f0540c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f90d3413aa0_0 .net "clear", 0 0, o0x10f0540c8;  0 drivers
o0x10f0540f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f90d3413b80_0 .net "clock", 0 0, o0x10f0540f8;  0 drivers
v0x7f90d3413c20_0 .var "dut_bvm_address", 8 0;
o0x10f054158 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f90d3413cd0_0 .net "en", 0 0, o0x10f054158;  0 drivers
v0x7f90d3413d70_0 .var "new_b_element_ready", 0 0;
o0x10f0541b8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7f90d3413e80_0 .net "z_vector_index", 1 0, o0x10f0541b8;  0 drivers
E_0x7f90d3403800 .event posedge, v0x7f90d3413b80_0;
S_0x7f90d34036a0 .scope module, "first_stage_quadrant_top_tb" "first_stage_quadrant_top_tb" 3 1;
 .timescale 0 0;
o0x10f055238 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x7f90d34188f0_0 .net "b_element_address", 8 0, o0x10f055238;  0 drivers
o0x10f055268 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f90d34189c0_0 .net "b_element_requested", 0 0, o0x10f055268;  0 drivers
v0x7f90d3418a50_0 .var "clear", 0 0;
v0x7f90d3418ae0_0 .var "clock", 0 0;
v0x7f90d3418b70_0 .var "en", 0 0;
o0x10f055298 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0x7f90d3418c40_0 .net "input_address", 11 0, o0x10f055298;  0 drivers
o0x10f0552c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f90d3418cd0_0 .net "input_address_ready", 0 0, o0x10f0552c8;  0 drivers
v0x7f90d3418d80_0 .var "quadrant", 1 0;
S_0x7f90d3414000 .scope module, "DUT" "first_stage_quadrant_top" 3 11, 4 1 0, S_0x7f90d34036a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 2 "quadrant"
    .port_info 4 /INPUT 16 "b_element"
    .port_info 5 /OUTPUT 9 "b_element_address"
    .port_info 6 /OUTPUT 1 "b_element_requested"
    .port_info 7 /OUTPUT 12 "input_address"
    .port_info 8 /OUTPUT 1 "input_address_ready"
o0x10f055208 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f90d3417b80_0 .net "b_element", 15 0, o0x10f055208;  0 drivers
v0x7f90d3417c20_0 .net "b_element_address", 8 0, o0x10f055238;  alias, 0 drivers
v0x7f90d3417cc0_0 .net "b_element_requested", 0 0, o0x10f055268;  alias, 0 drivers
v0x7f90d3417d50_0 .net "clear", 0 0, v0x7f90d3418a50_0;  1 drivers
v0x7f90d3417e60_0 .net "clock", 0 0, v0x7f90d3418ae0_0;  1 drivers
v0x7f90d3417f70_0 .net "column_index", 3 0, v0x7f90d34159c0_0;  1 drivers
v0x7f90d3418020_0 .net "element_index", 3 0, v0x7f90d3414ad0_0;  1 drivers
v0x7f90d34180b0_0 .net "en", 0 0, v0x7f90d3418b70_0;  1 drivers
v0x7f90d34181c0_0 .net "input_address", 11 0, o0x10f055298;  alias, 0 drivers
v0x7f90d34182d0_0 .net "input_address_ready", 0 0, o0x10f0552c8;  alias, 0 drivers
v0x7f90d3418360_0 .net "new_layer", 0 0, L_0x7f90d341a160;  1 drivers
v0x7f90d34183f0_0 .net "new_quadrant_row", 0 0, L_0x7f90d34197d0;  1 drivers
v0x7f90d3418480_0 .net "new_row", 0 0, L_0x7f90d3419330;  1 drivers
v0x7f90d3418510_0 .net "new_vector", 0 0, L_0x7f90d3418f30;  1 drivers
v0x7f90d3418620_0 .net "quadrant", 1 0, v0x7f90d3418d80_0;  1 drivers
v0x7f90d34186b0_0 .net "row_index", 3 0, v0x7f90d3417250_0;  1 drivers
v0x7f90d3418740_0 .net "vector_index", 1 0, v0x7f90d3417a50_0;  1 drivers
L_0x7f90d3419d10 .part v0x7f90d3418d80_0, 0, 1;
L_0x7f90d341a910 .part v0x7f90d3418d80_0, 1, 1;
S_0x7f90d3414290 .scope module, "c0" "element_index_counter" 4 15, 5 1 0, S_0x7f90d3414000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "en"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /OUTPUT 4 "element_index"
    .port_info 4 /OUTPUT 1 "new_row"
    .port_info 5 /OUTPUT 1 "new_vector"
L_0x10f086008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f90d3418f30 .functor XNOR 1, L_0x7f90d3418e30, L_0x10f086008, C4<0>, C4<0>;
L_0x7f90d3419040 .functor OR 1, L_0x7f90d3418f30, v0x7f90d3418a50_0, C4<0>, C4<0>;
L_0x7f90d3419330 .functor OR 1, L_0x7f90d34190d0, L_0x7f90d34191f0, C4<0>, C4<0>;
v0x7f90d3414530_0 .net *"_s1", 0 0, L_0x7f90d3418e30;  1 drivers
v0x7f90d34145f0_0 .net *"_s10", 0 0, L_0x7f90d34190d0;  1 drivers
L_0x10f086098 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x7f90d3414690_0 .net/2u *"_s12", 3 0, L_0x10f086098;  1 drivers
v0x7f90d3414750_0 .net *"_s14", 0 0, L_0x7f90d34191f0;  1 drivers
v0x7f90d34147f0_0 .net/2u *"_s2", 0 0, L_0x10f086008;  1 drivers
L_0x10f086050 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7f90d34148e0_0 .net/2u *"_s8", 3 0, L_0x10f086050;  1 drivers
v0x7f90d3414990_0 .net "clear", 0 0, v0x7f90d3418a50_0;  alias, 1 drivers
v0x7f90d3414a30_0 .net "clock", 0 0, v0x7f90d3418ae0_0;  alias, 1 drivers
v0x7f90d3414ad0_0 .var "element_index", 3 0;
v0x7f90d3414be0_0 .net "en", 0 0, v0x7f90d3418b70_0;  alias, 1 drivers
v0x7f90d3414c80_0 .net "new_row", 0 0, L_0x7f90d3419330;  alias, 1 drivers
v0x7f90d3414d20_0 .net "new_vector", 0 0, L_0x7f90d3418f30;  alias, 1 drivers
v0x7f90d3414dc0_0 .net "restart_counter", 0 0, L_0x7f90d3419040;  1 drivers
E_0x7f90d3414500 .event posedge, v0x7f90d3414a30_0;
L_0x7f90d3418e30 .part v0x7f90d3414ad0_0, 3, 1;
L_0x7f90d34190d0 .cmp/eq 4, v0x7f90d3414ad0_0, L_0x10f086050;
L_0x7f90d34191f0 .cmp/eq 4, v0x7f90d3414ad0_0, L_0x10f086098;
S_0x7f90d3414ef0 .scope module, "c1" "column_index_counter" 4 19, 6 1 0, S_0x7f90d3414000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "en"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "new_row"
    .port_info 4 /INPUT 1 "new_vector"
    .port_info 5 /INPUT 1 "quadrant_lsb"
    .port_info 6 /OUTPUT 4 "column_index"
    .port_info 7 /OUTPUT 1 "new_quadrant_row"
L_0x7f90d34196e0 .functor OR 1, L_0x7f90d3419480, L_0x7f90d3419600, C4<0>, C4<0>;
L_0x7f90d34197d0 .functor AND 1, L_0x7f90d3418f30, L_0x7f90d34196e0, C4<1>, C4<1>;
L_0x7f90d3419a00 .functor OR 1, L_0x7f90d34197d0, v0x7f90d3418a50_0, C4<0>, C4<0>;
L_0x7f90d3419b10 .functor NOT 1, L_0x7f90d3418f30, C4<0>, C4<0>, C4<0>;
L_0x7f90d3419c80 .functor AND 1, L_0x7f90d3419330, L_0x7f90d3419b10, C4<1>, C4<1>;
L_0x10f0860e0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x7f90d34151a0_0 .net/2u *"_s0", 3 0, L_0x10f0860e0;  1 drivers
L_0x10f086170 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x7f90d3415230_0 .net/2u *"_s12", 3 0, L_0x10f086170;  1 drivers
L_0x10f0861b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f90d34152c0_0 .net/2u *"_s14", 3 0, L_0x10f0861b8;  1 drivers
v0x7f90d3415360_0 .net *"_s2", 0 0, L_0x7f90d3419480;  1 drivers
v0x7f90d3415400_0 .net *"_s20", 0 0, L_0x7f90d3419b10;  1 drivers
L_0x10f086128 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x7f90d34154f0_0 .net/2u *"_s4", 3 0, L_0x10f086128;  1 drivers
v0x7f90d34155a0_0 .net *"_s6", 0 0, L_0x7f90d3419600;  1 drivers
v0x7f90d3415640_0 .net *"_s8", 0 0, L_0x7f90d34196e0;  1 drivers
v0x7f90d34156e0_0 .net "base_column_index", 3 0, L_0x7f90d3419880;  1 drivers
v0x7f90d34157f0_0 .net "clear", 0 0, v0x7f90d3418a50_0;  alias, 1 drivers
v0x7f90d34158a0_0 .net "clear_counter", 0 0, L_0x7f90d3419a00;  1 drivers
v0x7f90d3415930_0 .net "clock", 0 0, v0x7f90d3418ae0_0;  alias, 1 drivers
v0x7f90d34159c0_0 .var "column_index", 3 0;
v0x7f90d3415a50_0 .net "en", 0 0, v0x7f90d3418b70_0;  alias, 1 drivers
v0x7f90d3415b00_0 .net "new_quadrant_row", 0 0, L_0x7f90d34197d0;  alias, 1 drivers
v0x7f90d3415b90_0 .net "new_row", 0 0, L_0x7f90d3419330;  alias, 1 drivers
v0x7f90d3415c40_0 .net "new_vector", 0 0, L_0x7f90d3418f30;  alias, 1 drivers
v0x7f90d3415df0_0 .net "quadrant_lsb", 0 0, L_0x7f90d3419d10;  1 drivers
v0x7f90d3415e80_0 .net "restart_counter", 0 0, L_0x7f90d3419c80;  1 drivers
L_0x7f90d3419480 .cmp/eq 4, v0x7f90d34159c0_0, L_0x10f0860e0;
L_0x7f90d3419600 .cmp/eq 4, v0x7f90d34159c0_0, L_0x10f086128;
L_0x7f90d3419880 .functor MUXZ 4, L_0x10f0861b8, L_0x10f086170, L_0x7f90d3419d10, C4<>;
S_0x7f90d3415f40 .scope module, "c2" "row_index_counter" 4 23, 7 1 0, S_0x7f90d3414000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "en"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "new_row"
    .port_info 4 /INPUT 1 "new_vector"
    .port_info 5 /INPUT 1 "new_quadrant_row"
    .port_info 6 /INPUT 1 "quadrant_msb"
    .port_info 7 /OUTPUT 4 "row_index"
    .port_info 8 /OUTPUT 1 "new_layer"
L_0x7f90d341a070 .functor OR 1, L_0x7f90d3419e30, L_0x7f90d3419fd0, C4<0>, C4<0>;
L_0x7f90d341a160 .functor AND 1, L_0x7f90d34197d0, L_0x7f90d341a070, C4<1>, C4<1>;
L_0x7f90d341a250 .functor NOT 1, L_0x7f90d34197d0, C4<0>, C4<0>, C4<0>;
L_0x7f90d341a2c0 .functor AND 1, L_0x7f90d3418f30, L_0x7f90d341a250, C4<1>, C4<1>;
L_0x7f90d341a370 .functor OR 1, v0x7f90d3418a50_0, L_0x7f90d341a160, C4<0>, C4<0>;
L_0x7f90d341a7b0 .functor OR 1, L_0x7f90d3419330, L_0x7f90d34197d0, C4<0>, C4<0>;
L_0x7f90d341a820 .functor AND 1, L_0x7f90d341a7b0, v0x7f90d3418b70_0, C4<1>, C4<1>;
L_0x10f086200 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x7f90d3416240_0 .net/2u *"_s0", 3 0, L_0x10f086200;  1 drivers
v0x7f90d34162d0_0 .net *"_s12", 0 0, L_0x7f90d341a250;  1 drivers
L_0x10f086290 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x7f90d3416360_0 .net/2u *"_s18", 3 0, L_0x10f086290;  1 drivers
v0x7f90d3416420_0 .net *"_s2", 0 0, L_0x7f90d3419e30;  1 drivers
L_0x10f0862d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f90d34164c0_0 .net/2u *"_s20", 3 0, L_0x10f0862d8;  1 drivers
L_0x10f086320 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7f90d34165b0_0 .net/2u *"_s24", 3 0, L_0x10f086320;  1 drivers
v0x7f90d3416660_0 .net *"_s28", 0 0, L_0x7f90d341a7b0;  1 drivers
L_0x10f086248 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x7f90d3416700_0 .net/2u *"_s4", 3 0, L_0x10f086248;  1 drivers
v0x7f90d34167b0_0 .net *"_s6", 0 0, L_0x7f90d3419fd0;  1 drivers
v0x7f90d34168c0_0 .net *"_s8", 0 0, L_0x7f90d341a070;  1 drivers
v0x7f90d3416950_0 .net "base_row_index", 3 0, L_0x7f90d341a510;  1 drivers
v0x7f90d3416a00_0 .net "clear", 0 0, v0x7f90d3418a50_0;  alias, 1 drivers
v0x7f90d3416a90_0 .net "clear_counter", 0 0, L_0x7f90d341a370;  1 drivers
v0x7f90d3416b30_0 .net "clock", 0 0, v0x7f90d3418ae0_0;  alias, 1 drivers
v0x7f90d3416c00_0 .net "en", 0 0, v0x7f90d3418b70_0;  alias, 1 drivers
v0x7f90d3416cd0_0 .net "increment_row", 0 0, L_0x7f90d341a820;  1 drivers
v0x7f90d3416d60_0 .net "new_layer", 0 0, L_0x7f90d341a160;  alias, 1 drivers
v0x7f90d3416ef0_0 .net "new_quadrant_row", 0 0, L_0x7f90d34197d0;  alias, 1 drivers
v0x7f90d3416f80_0 .net "new_row", 0 0, L_0x7f90d3419330;  alias, 1 drivers
v0x7f90d3417010_0 .net "new_vector", 0 0, L_0x7f90d3418f30;  alias, 1 drivers
v0x7f90d34170a0_0 .net "quadrant_msb", 0 0, L_0x7f90d341a910;  1 drivers
v0x7f90d3417130_0 .net "restart_counter", 0 0, L_0x7f90d341a2c0;  1 drivers
v0x7f90d34171c0_0 .net "restarted_row_index", 3 0, L_0x7f90d341a630;  1 drivers
v0x7f90d3417250_0 .var "row_index", 3 0;
L_0x7f90d3419e30 .cmp/eq 4, v0x7f90d3417250_0, L_0x10f086200;
L_0x7f90d3419fd0 .cmp/eq 4, v0x7f90d3417250_0, L_0x10f086248;
L_0x7f90d341a510 .functor MUXZ 4, L_0x10f0862d8, L_0x10f086290, L_0x7f90d341a910, C4<>;
L_0x7f90d341a630 .arith/sub 4, v0x7f90d3417250_0, L_0x10f086320;
S_0x7f90d34173d0 .scope module, "c3" "vector_index_counter" 4 26, 8 1 0, S_0x7f90d3414000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "en"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "clear"
    .port_info 3 /INPUT 1 "new_vector"
    .port_info 4 /OUTPUT 2 "vector_index"
L_0x7f90d341ab10 .functor OR 1, v0x7f90d3418a50_0, L_0x7f90d341a9f0, C4<0>, C4<0>;
L_0x10f086368 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7f90d34175e0_0 .net/2u *"_s0", 1 0, L_0x10f086368;  1 drivers
v0x7f90d3417680_0 .net *"_s2", 0 0, L_0x7f90d341a9f0;  1 drivers
v0x7f90d3417720_0 .net "clear", 0 0, v0x7f90d3418a50_0;  alias, 1 drivers
v0x7f90d34177d0_0 .net "clock", 0 0, v0x7f90d3418ae0_0;  alias, 1 drivers
v0x7f90d3417860_0 .net "en", 0 0, v0x7f90d3418b70_0;  alias, 1 drivers
v0x7f90d3417930_0 .net "new_vector", 0 0, L_0x7f90d3418f30;  alias, 1 drivers
v0x7f90d34179c0_0 .net "restart_counter", 0 0, L_0x7f90d341ab10;  1 drivers
v0x7f90d3417a50_0 .var "vector_index", 1 0;
L_0x7f90d341a9f0 .cmp/eq 2, v0x7f90d3417a50_0, L_0x10f086368;
    .scope S_0x7f90d3403410;
T_0 ;
    %wait E_0x7f90d3403800;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f90d34139f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f90d3413950_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f90d3413c20_0, 0;
    %load/vec4 v0x7f90d3413aa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x7f90d3413cd0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x7f90d3413d70_0, 0;
    %load/vec4 v0x7f90d3413d70_0;
    %assign/vec4 v0x7f90d34138b0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f90d3414290;
T_1 ;
    %wait E_0x7f90d3414500;
    %load/vec4 v0x7f90d3414be0_0;
    %load/vec4 v0x7f90d3414dc0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x7f90d3414ad0_0;
    %assign/vec4 v0x7f90d3414ad0_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f90d3414ad0_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x7f90d3414ad0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f90d3414ad0_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f90d3414ad0_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f90d3414ef0;
T_2 ;
    %wait E_0x7f90d3414500;
    %load/vec4 v0x7f90d34158a0_0;
    %load/vec4 v0x7f90d3415e80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f90d3415a50_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 3, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %load/vec4 v0x7f90d34156e0_0;
    %assign/vec4 v0x7f90d34159c0_0, 0;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0x7f90d34159c0_0;
    %assign/vec4 v0x7f90d34159c0_0, 0;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x7f90d34159c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f90d34159c0_0, 0;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x7f90d34159c0_0;
    %assign/vec4 v0x7f90d34159c0_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x7f90d34159c0_0;
    %subi 2, 0, 4;
    %assign/vec4 v0x7f90d34159c0_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x7f90d34156e0_0;
    %assign/vec4 v0x7f90d34159c0_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f90d3415f40;
T_3 ;
    %wait E_0x7f90d3414500;
    %load/vec4 v0x7f90d3416a90_0;
    %load/vec4 v0x7f90d3417130_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f90d3416cd0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %load/vec4 v0x7f90d3416950_0;
    %assign/vec4 v0x7f90d3417250_0, 0;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0x7f90d3417250_0;
    %assign/vec4 v0x7f90d3417250_0, 0;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0x7f90d3417250_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f90d3417250_0, 0;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x7f90d34171c0_0;
    %assign/vec4 v0x7f90d3417250_0, 0;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x7f90d34171c0_0;
    %assign/vec4 v0x7f90d3417250_0, 0;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x7f90d3416950_0;
    %assign/vec4 v0x7f90d3417250_0, 0;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x7f90d3416950_0;
    %assign/vec4 v0x7f90d3417250_0, 0;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x7f90d3416950_0;
    %assign/vec4 v0x7f90d3417250_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x7f90d3416950_0;
    %assign/vec4 v0x7f90d3417250_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f90d34173d0;
T_4 ;
    %wait E_0x7f90d3414500;
    %load/vec4 v0x7f90d34179c0_0;
    %load/vec4 v0x7f90d3417930_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x7f90d3417a50_0;
    %assign/vec4 v0x7f90d3417a50_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x7f90d3417a50_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7f90d3417a50_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f90d3417a50_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f90d3417a50_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f90d34036a0;
T_5 ;
    %vpi_call 3 14 "$monitor", "clock: %b\011clear: %b\011en: %b\011element counter: %h\011row: %h\011column: %h", v0x7f90d3418ae0_0, v0x7f90d3418a50_0, v0x7f90d3418b70_0, v0x7f90d3418020_0, v0x7f90d34186b0_0, v0x7f90d3417f70_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90d3418ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90d3418a50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f90d3418d80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90d3418b70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90d3418a50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90d3418a50_0, 0, 1;
    %delay 45, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90d3418b70_0, 0, 1;
    %delay 1440, 0;
    %vpi_call 3 26 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7f90d34036a0;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x7f90d3418ae0_0;
    %inv;
    %store/vec4 v0x7f90d3418ae0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "filter_memory_manager.v";
    "first_stage_quadrant_top_tb.v";
    "first_stage_quadrant_top.v";
    "element_index_counter.v";
    "column_index_counter.v";
    "row_index_counter.v";
    "vector_index_counter.v";
