
p2_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007500  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f50  08007610  08007610  00008610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008560  08008560  0000a068  2**0
                  CONTENTS
  4 .ARM          00000000  08008560  08008560  0000a068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008560  08008560  0000a068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008560  08008560  00009560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008564  08008564  00009564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08008568  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002298  20000068  080085d0  0000a068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002300  080085d0  0000a300  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b9f4  00000000  00000000  0000a091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b70  00000000  00000000  00025a85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001820  00000000  00000000  000295f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012f3  00000000  00000000  0002ae18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a4b6  00000000  00000000  0002c10b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ca6c  00000000  00000000  000465c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c173  00000000  00000000  0006302d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ff1a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b1c  00000000  00000000  000ff1e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  00105d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	080075f8 	.word	0x080075f8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	080075f8 	.word	0x080075f8

08000150 <Light_LED>:
void Menu_Display(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Light_LED(){
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
	if(x_val < 4096/5){
 8000154:	4b4f      	ldr	r3, [pc, #316]	@ (8000294 <Light_LED+0x144>)
 8000156:	681b      	ldr	r3, [r3, #0]
 8000158:	f240 3232 	movw	r2, #818	@ 0x332
 800015c:	4293      	cmp	r3, r2
 800015e:	d81a      	bhi.n	8000196 <Light_LED+0x46>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8000160:	2201      	movs	r2, #1
 8000162:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000166:	484c      	ldr	r0, [pc, #304]	@ (8000298 <Light_LED+0x148>)
 8000168:	f001 ffc9 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 800016c:	2200      	movs	r2, #0
 800016e:	2110      	movs	r1, #16
 8000170:	484a      	ldr	r0, [pc, #296]	@ (800029c <Light_LED+0x14c>)
 8000172:	f001 ffc4 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 0);
 8000176:	2200      	movs	r2, #0
 8000178:	2120      	movs	r1, #32
 800017a:	4848      	ldr	r0, [pc, #288]	@ (800029c <Light_LED+0x14c>)
 800017c:	f001 ffbf 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 0);
 8000180:	2200      	movs	r2, #0
 8000182:	2140      	movs	r1, #64	@ 0x40
 8000184:	4845      	ldr	r0, [pc, #276]	@ (800029c <Light_LED+0x14c>)
 8000186:	f001 ffba 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, 0);
 800018a:	2200      	movs	r2, #0
 800018c:	2180      	movs	r1, #128	@ 0x80
 800018e:	4843      	ldr	r0, [pc, #268]	@ (800029c <Light_LED+0x14c>)
 8000190:	f001 ffb5 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 1);
			HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 1);
			HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, 1);
		}
}
 8000194:	e07c      	b.n	8000290 <Light_LED+0x140>
		} else if(x_val < 4096*2/5){
 8000196:	4b3f      	ldr	r3, [pc, #252]	@ (8000294 <Light_LED+0x144>)
 8000198:	681b      	ldr	r3, [r3, #0]
 800019a:	f240 6265 	movw	r2, #1637	@ 0x665
 800019e:	4293      	cmp	r3, r2
 80001a0:	d81a      	bhi.n	80001d8 <Light_LED+0x88>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 80001a2:	2201      	movs	r2, #1
 80001a4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001a8:	483b      	ldr	r0, [pc, #236]	@ (8000298 <Light_LED+0x148>)
 80001aa:	f001 ffa8 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 80001ae:	2201      	movs	r2, #1
 80001b0:	2110      	movs	r1, #16
 80001b2:	483a      	ldr	r0, [pc, #232]	@ (800029c <Light_LED+0x14c>)
 80001b4:	f001 ffa3 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 0);
 80001b8:	2200      	movs	r2, #0
 80001ba:	2120      	movs	r1, #32
 80001bc:	4837      	ldr	r0, [pc, #220]	@ (800029c <Light_LED+0x14c>)
 80001be:	f001 ff9e 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 0);
 80001c2:	2200      	movs	r2, #0
 80001c4:	2140      	movs	r1, #64	@ 0x40
 80001c6:	4835      	ldr	r0, [pc, #212]	@ (800029c <Light_LED+0x14c>)
 80001c8:	f001 ff99 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, 0);
 80001cc:	2200      	movs	r2, #0
 80001ce:	2180      	movs	r1, #128	@ 0x80
 80001d0:	4832      	ldr	r0, [pc, #200]	@ (800029c <Light_LED+0x14c>)
 80001d2:	f001 ff94 	bl	80020fe <HAL_GPIO_WritePin>
}
 80001d6:	e05b      	b.n	8000290 <Light_LED+0x140>
		} else if(x_val < 4096*3/5){
 80001d8:	4b2e      	ldr	r3, [pc, #184]	@ (8000294 <Light_LED+0x144>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	f640 1298 	movw	r2, #2456	@ 0x998
 80001e0:	4293      	cmp	r3, r2
 80001e2:	d81a      	bhi.n	800021a <Light_LED+0xca>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 80001e4:	2201      	movs	r2, #1
 80001e6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001ea:	482b      	ldr	r0, [pc, #172]	@ (8000298 <Light_LED+0x148>)
 80001ec:	f001 ff87 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 80001f0:	2201      	movs	r2, #1
 80001f2:	2110      	movs	r1, #16
 80001f4:	4829      	ldr	r0, [pc, #164]	@ (800029c <Light_LED+0x14c>)
 80001f6:	f001 ff82 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 1);
 80001fa:	2201      	movs	r2, #1
 80001fc:	2120      	movs	r1, #32
 80001fe:	4827      	ldr	r0, [pc, #156]	@ (800029c <Light_LED+0x14c>)
 8000200:	f001 ff7d 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 0);
 8000204:	2200      	movs	r2, #0
 8000206:	2140      	movs	r1, #64	@ 0x40
 8000208:	4824      	ldr	r0, [pc, #144]	@ (800029c <Light_LED+0x14c>)
 800020a:	f001 ff78 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, 0);
 800020e:	2200      	movs	r2, #0
 8000210:	2180      	movs	r1, #128	@ 0x80
 8000212:	4822      	ldr	r0, [pc, #136]	@ (800029c <Light_LED+0x14c>)
 8000214:	f001 ff73 	bl	80020fe <HAL_GPIO_WritePin>
}
 8000218:	e03a      	b.n	8000290 <Light_LED+0x140>
		} else if(x_val < 4096*4/5){
 800021a:	4b1e      	ldr	r3, [pc, #120]	@ (8000294 <Light_LED+0x144>)
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	f640 42cb 	movw	r2, #3275	@ 0xccb
 8000222:	4293      	cmp	r3, r2
 8000224:	d81a      	bhi.n	800025c <Light_LED+0x10c>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8000226:	2201      	movs	r2, #1
 8000228:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800022c:	481a      	ldr	r0, [pc, #104]	@ (8000298 <Light_LED+0x148>)
 800022e:	f001 ff66 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 8000232:	2201      	movs	r2, #1
 8000234:	2110      	movs	r1, #16
 8000236:	4819      	ldr	r0, [pc, #100]	@ (800029c <Light_LED+0x14c>)
 8000238:	f001 ff61 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 1);
 800023c:	2201      	movs	r2, #1
 800023e:	2120      	movs	r1, #32
 8000240:	4816      	ldr	r0, [pc, #88]	@ (800029c <Light_LED+0x14c>)
 8000242:	f001 ff5c 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 1);
 8000246:	2201      	movs	r2, #1
 8000248:	2140      	movs	r1, #64	@ 0x40
 800024a:	4814      	ldr	r0, [pc, #80]	@ (800029c <Light_LED+0x14c>)
 800024c:	f001 ff57 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, 0);
 8000250:	2200      	movs	r2, #0
 8000252:	2180      	movs	r1, #128	@ 0x80
 8000254:	4811      	ldr	r0, [pc, #68]	@ (800029c <Light_LED+0x14c>)
 8000256:	f001 ff52 	bl	80020fe <HAL_GPIO_WritePin>
}
 800025a:	e019      	b.n	8000290 <Light_LED+0x140>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 800025c:	2201      	movs	r2, #1
 800025e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000262:	480d      	ldr	r0, [pc, #52]	@ (8000298 <Light_LED+0x148>)
 8000264:	f001 ff4b 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 8000268:	2201      	movs	r2, #1
 800026a:	2110      	movs	r1, #16
 800026c:	480b      	ldr	r0, [pc, #44]	@ (800029c <Light_LED+0x14c>)
 800026e:	f001 ff46 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 1);
 8000272:	2201      	movs	r2, #1
 8000274:	2120      	movs	r1, #32
 8000276:	4809      	ldr	r0, [pc, #36]	@ (800029c <Light_LED+0x14c>)
 8000278:	f001 ff41 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 1);
 800027c:	2201      	movs	r2, #1
 800027e:	2140      	movs	r1, #64	@ 0x40
 8000280:	4806      	ldr	r0, [pc, #24]	@ (800029c <Light_LED+0x14c>)
 8000282:	f001 ff3c 	bl	80020fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, 1);
 8000286:	2201      	movs	r2, #1
 8000288:	2180      	movs	r1, #128	@ 0x80
 800028a:	4804      	ldr	r0, [pc, #16]	@ (800029c <Light_LED+0x14c>)
 800028c:	f001 ff37 	bl	80020fe <HAL_GPIO_WritePin>
}
 8000290:	bf00      	nop
 8000292:	bd80      	pop	{r7, pc}
 8000294:	20000164 	.word	0x20000164
 8000298:	40011000 	.word	0x40011000
 800029c:	40010800 	.word	0x40010800

080002a0 <Tf_LED>:

void Tf_LED(){
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 80002a4:	2200      	movs	r2, #0
 80002a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002aa:	480c      	ldr	r0, [pc, #48]	@ (80002dc <Tf_LED+0x3c>)
 80002ac:	f001 ff27 	bl	80020fe <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 80002b0:	2200      	movs	r2, #0
 80002b2:	2110      	movs	r1, #16
 80002b4:	480a      	ldr	r0, [pc, #40]	@ (80002e0 <Tf_LED+0x40>)
 80002b6:	f001 ff22 	bl	80020fe <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, 0);
 80002ba:	2200      	movs	r2, #0
 80002bc:	2120      	movs	r1, #32
 80002be:	4808      	ldr	r0, [pc, #32]	@ (80002e0 <Tf_LED+0x40>)
 80002c0:	f001 ff1d 	bl	80020fe <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, 0);
 80002c4:	2200      	movs	r2, #0
 80002c6:	2140      	movs	r1, #64	@ 0x40
 80002c8:	4805      	ldr	r0, [pc, #20]	@ (80002e0 <Tf_LED+0x40>)
 80002ca:	f001 ff18 	bl	80020fe <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, 0);
 80002ce:	2200      	movs	r2, #0
 80002d0:	2180      	movs	r1, #128	@ 0x80
 80002d2:	4803      	ldr	r0, [pc, #12]	@ (80002e0 <Tf_LED+0x40>)
 80002d4:	f001 ff13 	bl	80020fe <HAL_GPIO_WritePin>
}
 80002d8:	bf00      	nop
 80002da:	bd80      	pop	{r7, pc}
 80002dc:	40011000 	.word	0x40011000
 80002e0:	40010800 	.word	0x40010800

080002e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002e8:	f000 ffe0 	bl	80012ac <HAL_Init>

	  // initialise
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ec:	f000 f878 	bl	80003e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002f0:	f000 f968 	bl	80005c4 <MX_GPIO_Init>
  MX_ADC1_Init();
 80002f4:	f000 f8d0 	bl	8000498 <MX_ADC1_Init>
  MX_I2C1_Init();
 80002f8:	f000 f90c 	bl	8000514 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80002fc:	f000 f938 	bl	8000570 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  SSD1306_Init();
 8000300:	f000 fb10 	bl	8000924 <SSD1306_Init>
  SSD1306_Clear();
 8000304:	f000 fd2f 	bl	8000d66 <SSD1306_Clear>
  SSD1306_UpdateScreen();
 8000308:	f000 fbd0 	bl	8000aac <SSD1306_UpdateScreen>

  SSD1306_GotoXY (0,0);
 800030c:	2100      	movs	r1, #0
 800030e:	2000      	movs	r0, #0
 8000310:	f000 fc70 	bl	8000bf4 <SSD1306_GotoXY>
  SSD1306_Puts ("HELLO", &Font_11x18, 1);
 8000314:	2201      	movs	r2, #1
 8000316:	4920      	ldr	r1, [pc, #128]	@ (8000398 <main+0xb4>)
 8000318:	4820      	ldr	r0, [pc, #128]	@ (800039c <main+0xb8>)
 800031a:	f000 fcff 	bl	8000d1c <SSD1306_Puts>
  SSD1306_GotoXY (10, 30);
 800031e:	211e      	movs	r1, #30
 8000320:	200a      	movs	r0, #10
 8000322:	f000 fc67 	bl	8000bf4 <SSD1306_GotoXY>
  SSD1306_Puts ("  WORLD :)", &Font_11x18, 1);
 8000326:	2201      	movs	r2, #1
 8000328:	491b      	ldr	r1, [pc, #108]	@ (8000398 <main+0xb4>)
 800032a:	481d      	ldr	r0, [pc, #116]	@ (80003a0 <main+0xbc>)
 800032c:	f000 fcf6 	bl	8000d1c <SSD1306_Puts>
  SSD1306_UpdateScreen(); //display
 8000330:	f000 fbbc 	bl	8000aac <SSD1306_UpdateScreen>

  HAL_Delay(2000);
 8000334:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000338:	f000 ffea 	bl	8001310 <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800033c:	f003 ff1a 	bl	8004174 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000340:	4a18      	ldr	r2, [pc, #96]	@ (80003a4 <main+0xc0>)
 8000342:	2100      	movs	r1, #0
 8000344:	4818      	ldr	r0, [pc, #96]	@ (80003a8 <main+0xc4>)
 8000346:	f003 ff7b 	bl	8004240 <osThreadNew>
 800034a:	4603      	mov	r3, r0
 800034c:	4a17      	ldr	r2, [pc, #92]	@ (80003ac <main+0xc8>)
 800034e:	6013      	str	r3, [r2, #0]

  /* creation of pickButtonTask */
  pickButtonTaskHandle = osThreadNew(pickButton, NULL, &pickButtonTask_attributes);
 8000350:	4a17      	ldr	r2, [pc, #92]	@ (80003b0 <main+0xcc>)
 8000352:	2100      	movs	r1, #0
 8000354:	4817      	ldr	r0, [pc, #92]	@ (80003b4 <main+0xd0>)
 8000356:	f003 ff73 	bl	8004240 <osThreadNew>
 800035a:	4603      	mov	r3, r0
 800035c:	4a16      	ldr	r2, [pc, #88]	@ (80003b8 <main+0xd4>)
 800035e:	6013      	str	r3, [r2, #0]

  /* creation of getADCTask */
  getADCTaskHandle = osThreadNew(getADC, NULL, &getADCTask_attributes);
 8000360:	4a16      	ldr	r2, [pc, #88]	@ (80003bc <main+0xd8>)
 8000362:	2100      	movs	r1, #0
 8000364:	4816      	ldr	r0, [pc, #88]	@ (80003c0 <main+0xdc>)
 8000366:	f003 ff6b 	bl	8004240 <osThreadNew>
 800036a:	4603      	mov	r3, r0
 800036c:	4a15      	ldr	r2, [pc, #84]	@ (80003c4 <main+0xe0>)
 800036e:	6013      	str	r3, [r2, #0]

  /* creation of dispOLEDTask */
  dispOLEDTaskHandle = osThreadNew(dispOLED, NULL, &dispOLEDTask_attributes);
 8000370:	4a15      	ldr	r2, [pc, #84]	@ (80003c8 <main+0xe4>)
 8000372:	2100      	movs	r1, #0
 8000374:	4815      	ldr	r0, [pc, #84]	@ (80003cc <main+0xe8>)
 8000376:	f003 ff63 	bl	8004240 <osThreadNew>
 800037a:	4603      	mov	r3, r0
 800037c:	4a14      	ldr	r2, [pc, #80]	@ (80003d0 <main+0xec>)
 800037e:	6013      	str	r3, [r2, #0]

  /* creation of dispUARTTask */
  dispUARTTaskHandle = osThreadNew(dispUART, NULL, &dispUARTTask_attributes);
 8000380:	4a14      	ldr	r2, [pc, #80]	@ (80003d4 <main+0xf0>)
 8000382:	2100      	movs	r1, #0
 8000384:	4814      	ldr	r0, [pc, #80]	@ (80003d8 <main+0xf4>)
 8000386:	f003 ff5b 	bl	8004240 <osThreadNew>
 800038a:	4603      	mov	r3, r0
 800038c:	4a13      	ldr	r2, [pc, #76]	@ (80003dc <main+0xf8>)
 800038e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000390:	f003 ff22 	bl	80041d8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000394:	bf00      	nop
 8000396:	e7fd      	b.n	8000394 <main+0xb0>
 8000398:	20000000 	.word	0x20000000
 800039c:	08007658 	.word	0x08007658
 80003a0:	08007660 	.word	0x08007660
 80003a4:	08008438 	.word	0x08008438
 80003a8:	08000739 	.word	0x08000739
 80003ac:	20000150 	.word	0x20000150
 80003b0:	0800845c 	.word	0x0800845c
 80003b4:	08000749 	.word	0x08000749
 80003b8:	20000154 	.word	0x20000154
 80003bc:	08008480 	.word	0x08008480
 80003c0:	08000799 	.word	0x08000799
 80003c4:	20000158 	.word	0x20000158
 80003c8:	080084a4 	.word	0x080084a4
 80003cc:	080007d5 	.word	0x080007d5
 80003d0:	2000015c 	.word	0x2000015c
 80003d4:	080084c8 	.word	0x080084c8
 80003d8:	08000861 	.word	0x08000861
 80003dc:	20000160 	.word	0x20000160

080003e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b094      	sub	sp, #80	@ 0x50
 80003e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80003ea:	2228      	movs	r2, #40	@ 0x28
 80003ec:	2100      	movs	r1, #0
 80003ee:	4618      	mov	r0, r3
 80003f0:	f006 fc1c 	bl	8006c2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003f4:	f107 0314 	add.w	r3, r7, #20
 80003f8:	2200      	movs	r2, #0
 80003fa:	601a      	str	r2, [r3, #0]
 80003fc:	605a      	str	r2, [r3, #4]
 80003fe:	609a      	str	r2, [r3, #8]
 8000400:	60da      	str	r2, [r3, #12]
 8000402:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000404:	1d3b      	adds	r3, r7, #4
 8000406:	2200      	movs	r2, #0
 8000408:	601a      	str	r2, [r3, #0]
 800040a:	605a      	str	r2, [r3, #4]
 800040c:	609a      	str	r2, [r3, #8]
 800040e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000410:	2301      	movs	r3, #1
 8000412:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000414:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000418:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800041a:	2300      	movs	r3, #0
 800041c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800041e:	2301      	movs	r3, #1
 8000420:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000422:	2302      	movs	r3, #2
 8000424:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000426:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800042a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800042c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000430:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000432:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000436:	4618      	mov	r0, r3
 8000438:	f002 fc44 	bl	8002cc4 <HAL_RCC_OscConfig>
 800043c:	4603      	mov	r3, r0
 800043e:	2b00      	cmp	r3, #0
 8000440:	d001      	beq.n	8000446 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000442:	f000 fa69 	bl	8000918 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000446:	230f      	movs	r3, #15
 8000448:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800044a:	2302      	movs	r3, #2
 800044c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800044e:	2300      	movs	r3, #0
 8000450:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000452:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000456:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000458:	2300      	movs	r3, #0
 800045a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800045c:	f107 0314 	add.w	r3, r7, #20
 8000460:	2102      	movs	r1, #2
 8000462:	4618      	mov	r0, r3
 8000464:	f002 feb0 	bl	80031c8 <HAL_RCC_ClockConfig>
 8000468:	4603      	mov	r3, r0
 800046a:	2b00      	cmp	r3, #0
 800046c:	d001      	beq.n	8000472 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800046e:	f000 fa53 	bl	8000918 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000472:	2302      	movs	r3, #2
 8000474:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000476:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800047a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800047c:	1d3b      	adds	r3, r7, #4
 800047e:	4618      	mov	r0, r3
 8000480:	f003 f860 	bl	8003544 <HAL_RCCEx_PeriphCLKConfig>
 8000484:	4603      	mov	r3, r0
 8000486:	2b00      	cmp	r3, #0
 8000488:	d001      	beq.n	800048e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800048a:	f000 fa45 	bl	8000918 <Error_Handler>
  }
}
 800048e:	bf00      	nop
 8000490:	3750      	adds	r7, #80	@ 0x50
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
	...

08000498 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b084      	sub	sp, #16
 800049c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800049e:	1d3b      	adds	r3, r7, #4
 80004a0:	2200      	movs	r2, #0
 80004a2:	601a      	str	r2, [r3, #0]
 80004a4:	605a      	str	r2, [r3, #4]
 80004a6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80004a8:	4b18      	ldr	r3, [pc, #96]	@ (800050c <MX_ADC1_Init+0x74>)
 80004aa:	4a19      	ldr	r2, [pc, #100]	@ (8000510 <MX_ADC1_Init+0x78>)
 80004ac:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80004ae:	4b17      	ldr	r3, [pc, #92]	@ (800050c <MX_ADC1_Init+0x74>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80004b4:	4b15      	ldr	r3, [pc, #84]	@ (800050c <MX_ADC1_Init+0x74>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004ba:	4b14      	ldr	r3, [pc, #80]	@ (800050c <MX_ADC1_Init+0x74>)
 80004bc:	2200      	movs	r2, #0
 80004be:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004c0:	4b12      	ldr	r3, [pc, #72]	@ (800050c <MX_ADC1_Init+0x74>)
 80004c2:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80004c6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004c8:	4b10      	ldr	r3, [pc, #64]	@ (800050c <MX_ADC1_Init+0x74>)
 80004ca:	2200      	movs	r2, #0
 80004cc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80004ce:	4b0f      	ldr	r3, [pc, #60]	@ (800050c <MX_ADC1_Init+0x74>)
 80004d0:	2201      	movs	r2, #1
 80004d2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80004d4:	480d      	ldr	r0, [pc, #52]	@ (800050c <MX_ADC1_Init+0x74>)
 80004d6:	f000 ff3f 	bl	8001358 <HAL_ADC_Init>
 80004da:	4603      	mov	r3, r0
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d001      	beq.n	80004e4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80004e0:	f000 fa1a 	bl	8000918 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80004e4:	2300      	movs	r3, #0
 80004e6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004e8:	2301      	movs	r3, #1
 80004ea:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80004ec:	2300      	movs	r3, #0
 80004ee:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004f0:	1d3b      	adds	r3, r7, #4
 80004f2:	4619      	mov	r1, r3
 80004f4:	4805      	ldr	r0, [pc, #20]	@ (800050c <MX_ADC1_Init+0x74>)
 80004f6:	f001 f9f3 	bl	80018e0 <HAL_ADC_ConfigChannel>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d001      	beq.n	8000504 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000500:	f000 fa0a 	bl	8000918 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000504:	bf00      	nop
 8000506:	3710      	adds	r7, #16
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}
 800050c:	20000084 	.word	0x20000084
 8000510:	40012400 	.word	0x40012400

08000514 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000518:	4b12      	ldr	r3, [pc, #72]	@ (8000564 <MX_I2C1_Init+0x50>)
 800051a:	4a13      	ldr	r2, [pc, #76]	@ (8000568 <MX_I2C1_Init+0x54>)
 800051c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800051e:	4b11      	ldr	r3, [pc, #68]	@ (8000564 <MX_I2C1_Init+0x50>)
 8000520:	4a12      	ldr	r2, [pc, #72]	@ (800056c <MX_I2C1_Init+0x58>)
 8000522:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000524:	4b0f      	ldr	r3, [pc, #60]	@ (8000564 <MX_I2C1_Init+0x50>)
 8000526:	2200      	movs	r2, #0
 8000528:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800052a:	4b0e      	ldr	r3, [pc, #56]	@ (8000564 <MX_I2C1_Init+0x50>)
 800052c:	2200      	movs	r2, #0
 800052e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000530:	4b0c      	ldr	r3, [pc, #48]	@ (8000564 <MX_I2C1_Init+0x50>)
 8000532:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000536:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000538:	4b0a      	ldr	r3, [pc, #40]	@ (8000564 <MX_I2C1_Init+0x50>)
 800053a:	2200      	movs	r2, #0
 800053c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800053e:	4b09      	ldr	r3, [pc, #36]	@ (8000564 <MX_I2C1_Init+0x50>)
 8000540:	2200      	movs	r2, #0
 8000542:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000544:	4b07      	ldr	r3, [pc, #28]	@ (8000564 <MX_I2C1_Init+0x50>)
 8000546:	2200      	movs	r2, #0
 8000548:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800054a:	4b06      	ldr	r3, [pc, #24]	@ (8000564 <MX_I2C1_Init+0x50>)
 800054c:	2200      	movs	r2, #0
 800054e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000550:	4804      	ldr	r0, [pc, #16]	@ (8000564 <MX_I2C1_Init+0x50>)
 8000552:	f001 fded 	bl	8002130 <HAL_I2C_Init>
 8000556:	4603      	mov	r3, r0
 8000558:	2b00      	cmp	r3, #0
 800055a:	d001      	beq.n	8000560 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800055c:	f000 f9dc 	bl	8000918 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000560:	bf00      	nop
 8000562:	bd80      	pop	{r7, pc}
 8000564:	200000b4 	.word	0x200000b4
 8000568:	40005400 	.word	0x40005400
 800056c:	00061a80 	.word	0x00061a80

08000570 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000574:	4b11      	ldr	r3, [pc, #68]	@ (80005bc <MX_USART1_UART_Init+0x4c>)
 8000576:	4a12      	ldr	r2, [pc, #72]	@ (80005c0 <MX_USART1_UART_Init+0x50>)
 8000578:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800057a:	4b10      	ldr	r3, [pc, #64]	@ (80005bc <MX_USART1_UART_Init+0x4c>)
 800057c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000580:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000582:	4b0e      	ldr	r3, [pc, #56]	@ (80005bc <MX_USART1_UART_Init+0x4c>)
 8000584:	2200      	movs	r2, #0
 8000586:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000588:	4b0c      	ldr	r3, [pc, #48]	@ (80005bc <MX_USART1_UART_Init+0x4c>)
 800058a:	2200      	movs	r2, #0
 800058c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800058e:	4b0b      	ldr	r3, [pc, #44]	@ (80005bc <MX_USART1_UART_Init+0x4c>)
 8000590:	2200      	movs	r2, #0
 8000592:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000594:	4b09      	ldr	r3, [pc, #36]	@ (80005bc <MX_USART1_UART_Init+0x4c>)
 8000596:	220c      	movs	r2, #12
 8000598:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800059a:	4b08      	ldr	r3, [pc, #32]	@ (80005bc <MX_USART1_UART_Init+0x4c>)
 800059c:	2200      	movs	r2, #0
 800059e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005a0:	4b06      	ldr	r3, [pc, #24]	@ (80005bc <MX_USART1_UART_Init+0x4c>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80005a6:	4805      	ldr	r0, [pc, #20]	@ (80005bc <MX_USART1_UART_Init+0x4c>)
 80005a8:	f003 fb82 	bl	8003cb0 <HAL_UART_Init>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d001      	beq.n	80005b6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80005b2:	f000 f9b1 	bl	8000918 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80005b6:	bf00      	nop
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	20000108 	.word	0x20000108
 80005c0:	40013800 	.word	0x40013800

080005c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b088      	sub	sp, #32
 80005c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ca:	f107 0310 	add.w	r3, r7, #16
 80005ce:	2200      	movs	r2, #0
 80005d0:	601a      	str	r2, [r3, #0]
 80005d2:	605a      	str	r2, [r3, #4]
 80005d4:	609a      	str	r2, [r3, #8]
 80005d6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005d8:	4b3a      	ldr	r3, [pc, #232]	@ (80006c4 <MX_GPIO_Init+0x100>)
 80005da:	699b      	ldr	r3, [r3, #24]
 80005dc:	4a39      	ldr	r2, [pc, #228]	@ (80006c4 <MX_GPIO_Init+0x100>)
 80005de:	f043 0310 	orr.w	r3, r3, #16
 80005e2:	6193      	str	r3, [r2, #24]
 80005e4:	4b37      	ldr	r3, [pc, #220]	@ (80006c4 <MX_GPIO_Init+0x100>)
 80005e6:	699b      	ldr	r3, [r3, #24]
 80005e8:	f003 0310 	and.w	r3, r3, #16
 80005ec:	60fb      	str	r3, [r7, #12]
 80005ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005f0:	4b34      	ldr	r3, [pc, #208]	@ (80006c4 <MX_GPIO_Init+0x100>)
 80005f2:	699b      	ldr	r3, [r3, #24]
 80005f4:	4a33      	ldr	r2, [pc, #204]	@ (80006c4 <MX_GPIO_Init+0x100>)
 80005f6:	f043 0320 	orr.w	r3, r3, #32
 80005fa:	6193      	str	r3, [r2, #24]
 80005fc:	4b31      	ldr	r3, [pc, #196]	@ (80006c4 <MX_GPIO_Init+0x100>)
 80005fe:	699b      	ldr	r3, [r3, #24]
 8000600:	f003 0320 	and.w	r3, r3, #32
 8000604:	60bb      	str	r3, [r7, #8]
 8000606:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000608:	4b2e      	ldr	r3, [pc, #184]	@ (80006c4 <MX_GPIO_Init+0x100>)
 800060a:	699b      	ldr	r3, [r3, #24]
 800060c:	4a2d      	ldr	r2, [pc, #180]	@ (80006c4 <MX_GPIO_Init+0x100>)
 800060e:	f043 0304 	orr.w	r3, r3, #4
 8000612:	6193      	str	r3, [r2, #24]
 8000614:	4b2b      	ldr	r3, [pc, #172]	@ (80006c4 <MX_GPIO_Init+0x100>)
 8000616:	699b      	ldr	r3, [r3, #24]
 8000618:	f003 0304 	and.w	r3, r3, #4
 800061c:	607b      	str	r3, [r7, #4]
 800061e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000620:	4b28      	ldr	r3, [pc, #160]	@ (80006c4 <MX_GPIO_Init+0x100>)
 8000622:	699b      	ldr	r3, [r3, #24]
 8000624:	4a27      	ldr	r2, [pc, #156]	@ (80006c4 <MX_GPIO_Init+0x100>)
 8000626:	f043 0308 	orr.w	r3, r3, #8
 800062a:	6193      	str	r3, [r2, #24]
 800062c:	4b25      	ldr	r3, [pc, #148]	@ (80006c4 <MX_GPIO_Init+0x100>)
 800062e:	699b      	ldr	r3, [r3, #24]
 8000630:	f003 0308 	and.w	r3, r3, #8
 8000634:	603b      	str	r3, [r7, #0]
 8000636:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000638:	2200      	movs	r2, #0
 800063a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800063e:	4822      	ldr	r0, [pc, #136]	@ (80006c8 <MX_GPIO_Init+0x104>)
 8000640:	f001 fd5d 	bl	80020fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED2_Pin|LED3_Pin|LED4_Pin|LED5_Pin, GPIO_PIN_RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	21f0      	movs	r1, #240	@ 0xf0
 8000648:	4820      	ldr	r0, [pc, #128]	@ (80006cc <MX_GPIO_Init+0x108>)
 800064a:	f001 fd58 	bl	80020fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 800064e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000652:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000654:	2301      	movs	r3, #1
 8000656:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000658:	2300      	movs	r3, #0
 800065a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800065c:	2302      	movs	r3, #2
 800065e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000660:	f107 0310 	add.w	r3, r7, #16
 8000664:	4619      	mov	r1, r3
 8000666:	4818      	ldr	r0, [pc, #96]	@ (80006c8 <MX_GPIO_Init+0x104>)
 8000668:	f001 fbae 	bl	8001dc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin LED3_Pin LED4_Pin LED5_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LED3_Pin|LED4_Pin|LED5_Pin;
 800066c:	23f0      	movs	r3, #240	@ 0xf0
 800066e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000670:	2301      	movs	r3, #1
 8000672:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000674:	2300      	movs	r3, #0
 8000676:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000678:	2302      	movs	r3, #2
 800067a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800067c:	f107 0310 	add.w	r3, r7, #16
 8000680:	4619      	mov	r1, r3
 8000682:	4812      	ldr	r0, [pc, #72]	@ (80006cc <MX_GPIO_Init+0x108>)
 8000684:	f001 fba0 	bl	8001dc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button2_Pin */
  GPIO_InitStruct.Pin = Button2_Pin;
 8000688:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800068c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800068e:	2300      	movs	r3, #0
 8000690:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000692:	2300      	movs	r3, #0
 8000694:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Button2_GPIO_Port, &GPIO_InitStruct);
 8000696:	f107 0310 	add.w	r3, r7, #16
 800069a:	4619      	mov	r1, r3
 800069c:	480c      	ldr	r0, [pc, #48]	@ (80006d0 <MX_GPIO_Init+0x10c>)
 800069e:	f001 fb93 	bl	8001dc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button1_Pin */
  GPIO_InitStruct.Pin = Button1_Pin;
 80006a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80006a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006a8:	2300      	movs	r3, #0
 80006aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006ac:	2301      	movs	r3, #1
 80006ae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Button1_GPIO_Port, &GPIO_InitStruct);
 80006b0:	f107 0310 	add.w	r3, r7, #16
 80006b4:	4619      	mov	r1, r3
 80006b6:	4806      	ldr	r0, [pc, #24]	@ (80006d0 <MX_GPIO_Init+0x10c>)
 80006b8:	f001 fb86 	bl	8001dc8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006bc:	bf00      	nop
 80006be:	3720      	adds	r7, #32
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	40021000 	.word	0x40021000
 80006c8:	40011000 	.word	0x40011000
 80006cc:	40010800 	.word	0x40010800
 80006d0:	40010c00 	.word	0x40010c00

080006d4 <Menu_Display>:

/* USER CODE BEGIN 4 */


void Menu_Display(void)
{
 80006d4:	b5b0      	push	{r4, r5, r7, lr}
 80006d6:	b08e      	sub	sp, #56	@ 0x38
 80006d8:	af00      	add	r7, sp, #0
	uint8_t menu_1[] = "\r\n1. Voltage monitor read\r\n";
 80006da:	4b14      	ldr	r3, [pc, #80]	@ (800072c <Menu_Display+0x58>)
 80006dc:	f107 041c 	add.w	r4, r7, #28
 80006e0:	461d      	mov	r5, r3
 80006e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006e6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	uint8_t menu_2[] = "2. Re-display Menu\r\n\r\n";
 80006ee:	4b10      	ldr	r3, [pc, #64]	@ (8000730 <Menu_Display+0x5c>)
 80006f0:	1d3c      	adds	r4, r7, #4
 80006f2:	461d      	mov	r5, r3
 80006f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006f8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80006fc:	6020      	str	r0, [r4, #0]
 80006fe:	3404      	adds	r4, #4
 8000700:	8021      	strh	r1, [r4, #0]
 8000702:	3402      	adds	r4, #2
 8000704:	0c0b      	lsrs	r3, r1, #16
 8000706:	7023      	strb	r3, [r4, #0]

	HAL_UART_Transmit(&huart1, menu_1, sizeof(menu_1), 10);
 8000708:	f107 011c 	add.w	r1, r7, #28
 800070c:	230a      	movs	r3, #10
 800070e:	221c      	movs	r2, #28
 8000710:	4808      	ldr	r0, [pc, #32]	@ (8000734 <Menu_Display+0x60>)
 8000712:	f003 fb1d 	bl	8003d50 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, menu_2, sizeof(menu_2), 10);
 8000716:	1d39      	adds	r1, r7, #4
 8000718:	230a      	movs	r3, #10
 800071a:	2217      	movs	r2, #23
 800071c:	4805      	ldr	r0, [pc, #20]	@ (8000734 <Menu_Display+0x60>)
 800071e:	f003 fb17 	bl	8003d50 <HAL_UART_Transmit>

}
 8000722:	bf00      	nop
 8000724:	3738      	adds	r7, #56	@ 0x38
 8000726:	46bd      	mov	sp, r7
 8000728:	bdb0      	pop	{r4, r5, r7, pc}
 800072a:	bf00      	nop
 800072c:	0800766c 	.word	0x0800766c
 8000730:	08007688 	.word	0x08007688
 8000734:	20000108 	.word	0x20000108

08000738 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000740:	2001      	movs	r0, #1
 8000742:	f003 fe27 	bl	8004394 <osDelay>
 8000746:	e7fb      	b.n	8000740 <StartDefaultTask+0x8>

08000748 <pickButton>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pickButton */
void pickButton(void *argument)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pickButton */
  /* Infinite loop */
  for(;;)
  {

	  if(HAL_GPIO_ReadPin(Button1_GPIO_Port, Button1_Pin) == GPIO_PIN_RESET)
 8000750:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000754:	480d      	ldr	r0, [pc, #52]	@ (800078c <pickButton+0x44>)
 8000756:	f001 fcbb 	bl	80020d0 <HAL_GPIO_ReadPin>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d10d      	bne.n	800077c <pickButton+0x34>
	  {
		  osDelay(300);	// debounce
 8000760:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000764:	f003 fe16 	bl	8004394 <osDelay>
		  button1_pressed = 1;
 8000768:	4b09      	ldr	r3, [pc, #36]	@ (8000790 <pickButton+0x48>)
 800076a:	2201      	movs	r2, #1
 800076c:	601a      	str	r2, [r3, #0]
		  state++;
 800076e:	4b09      	ldr	r3, [pc, #36]	@ (8000794 <pickButton+0x4c>)
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	3301      	adds	r3, #1
 8000774:	b2da      	uxtb	r2, r3
 8000776:	4b07      	ldr	r3, [pc, #28]	@ (8000794 <pickButton+0x4c>)
 8000778:	701a      	strb	r2, [r3, #0]
 800077a:	e002      	b.n	8000782 <pickButton+0x3a>
	  }else button1_pressed = 0;
 800077c:	4b04      	ldr	r3, [pc, #16]	@ (8000790 <pickButton+0x48>)
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]

    osDelay(100);
 8000782:	2064      	movs	r0, #100	@ 0x64
 8000784:	f003 fe06 	bl	8004394 <osDelay>
	  if(HAL_GPIO_ReadPin(Button1_GPIO_Port, Button1_Pin) == GPIO_PIN_RESET)
 8000788:	e7e2      	b.n	8000750 <pickButton+0x8>
 800078a:	bf00      	nop
 800078c:	40010c00 	.word	0x40010c00
 8000790:	2000016c 	.word	0x2000016c
 8000794:	20000169 	.word	0x20000169

08000798 <getADC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_getADC */
void getADC(void *argument)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN getADC */
  /* Infinite loop */
  for(;;)
  {

	  HAL_ADC_Start(&hadc1);
 80007a0:	480a      	ldr	r0, [pc, #40]	@ (80007cc <getADC+0x34>)
 80007a2:	f000 feb1 	bl	8001508 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 10);
 80007a6:	210a      	movs	r1, #10
 80007a8:	4808      	ldr	r0, [pc, #32]	@ (80007cc <getADC+0x34>)
 80007aa:	f000 ff87 	bl	80016bc <HAL_ADC_PollForConversion>
	  x_val = (HAL_ADC_GetValue(&hadc1));
 80007ae:	4807      	ldr	r0, [pc, #28]	@ (80007cc <getADC+0x34>)
 80007b0:	f001 f88a 	bl	80018c8 <HAL_ADC_GetValue>
 80007b4:	4603      	mov	r3, r0
 80007b6:	4a06      	ldr	r2, [pc, #24]	@ (80007d0 <getADC+0x38>)
 80007b8:	6013      	str	r3, [r2, #0]
	  HAL_ADC_Stop(&hadc1);
 80007ba:	4804      	ldr	r0, [pc, #16]	@ (80007cc <getADC+0x34>)
 80007bc:	f000 ff52 	bl	8001664 <HAL_ADC_Stop>

	  // process ADC values here


    osDelay(10);
 80007c0:	200a      	movs	r0, #10
 80007c2:	f003 fde7 	bl	8004394 <osDelay>
	  HAL_ADC_Start(&hadc1);
 80007c6:	bf00      	nop
 80007c8:	e7ea      	b.n	80007a0 <getADC+0x8>
 80007ca:	bf00      	nop
 80007cc:	20000084 	.word	0x20000084
 80007d0:	20000164 	.word	0x20000164

080007d4 <dispOLED>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_dispOLED */
void dispOLED(void *argument)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {

	  if((state % 3) == 1){
 80007dc:	4b1e      	ldr	r3, [pc, #120]	@ (8000858 <dispOLED+0x84>)
 80007de:	781a      	ldrb	r2, [r3, #0]
 80007e0:	4b1e      	ldr	r3, [pc, #120]	@ (800085c <dispOLED+0x88>)
 80007e2:	fba3 1302 	umull	r1, r3, r3, r2
 80007e6:	0859      	lsrs	r1, r3, #1
 80007e8:	460b      	mov	r3, r1
 80007ea:	005b      	lsls	r3, r3, #1
 80007ec:	440b      	add	r3, r1
 80007ee:	1ad3      	subs	r3, r2, r3
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	2b01      	cmp	r3, #1
 80007f4:	d10c      	bne.n	8000810 <dispOLED+0x3c>
	            Light_LED();
 80007f6:	f7ff fcab 	bl	8000150 <Light_LED>
	            osDelay(300);
 80007fa:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80007fe:	f003 fdc9 	bl	8004394 <osDelay>
	            Tf_LED();
 8000802:	f7ff fd4d 	bl	80002a0 <Tf_LED>
	            osDelay(300);
 8000806:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800080a:	f003 fdc3 	bl	8004394 <osDelay>
 800080e:	e01e      	b.n	800084e <dispOLED+0x7a>
	        }
	        else if((state % 3) == 2){
 8000810:	4b11      	ldr	r3, [pc, #68]	@ (8000858 <dispOLED+0x84>)
 8000812:	781a      	ldrb	r2, [r3, #0]
 8000814:	4b11      	ldr	r3, [pc, #68]	@ (800085c <dispOLED+0x88>)
 8000816:	fba3 1302 	umull	r1, r3, r3, r2
 800081a:	0859      	lsrs	r1, r3, #1
 800081c:	460b      	mov	r3, r1
 800081e:	005b      	lsls	r3, r3, #1
 8000820:	440b      	add	r3, r1
 8000822:	1ad3      	subs	r3, r2, r3
 8000824:	b2db      	uxtb	r3, r3
 8000826:	2b02      	cmp	r3, #2
 8000828:	d102      	bne.n	8000830 <dispOLED+0x5c>
	            Light_LED();
 800082a:	f7ff fc91 	bl	8000150 <Light_LED>
 800082e:	e00e      	b.n	800084e <dispOLED+0x7a>
	        }
	        else if((state % 3) == 0){
 8000830:	4b09      	ldr	r3, [pc, #36]	@ (8000858 <dispOLED+0x84>)
 8000832:	781a      	ldrb	r2, [r3, #0]
 8000834:	4b09      	ldr	r3, [pc, #36]	@ (800085c <dispOLED+0x88>)
 8000836:	fba3 1302 	umull	r1, r3, r3, r2
 800083a:	0859      	lsrs	r1, r3, #1
 800083c:	460b      	mov	r3, r1
 800083e:	005b      	lsls	r3, r3, #1
 8000840:	440b      	add	r3, r1
 8000842:	1ad3      	subs	r3, r2, r3
 8000844:	b2db      	uxtb	r3, r3
 8000846:	2b00      	cmp	r3, #0
 8000848:	d101      	bne.n	800084e <dispOLED+0x7a>
	            // You might want to add some action here if necessary
	        	Tf_LED();
 800084a:	f7ff fd29 	bl	80002a0 <Tf_LED>
	        }
	  osDelay(100);
 800084e:	2064      	movs	r0, #100	@ 0x64
 8000850:	f003 fda0 	bl	8004394 <osDelay>
	  if((state % 3) == 1){
 8000854:	e7c2      	b.n	80007dc <dispOLED+0x8>
 8000856:	bf00      	nop
 8000858:	20000169 	.word	0x20000169
 800085c:	aaaaaaab 	.word	0xaaaaaaab

08000860 <dispUART>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_dispUART */
void dispUART(void *argument)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b088      	sub	sp, #32
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN dispUART */
  /* Infinite loop */
	Menu_Display();
 8000868:	f7ff ff34 	bl	80006d4 <Menu_Display>
		char buffer2[20] = "_";
 800086c:	235f      	movs	r3, #95	@ 0x5f
 800086e:	60fb      	str	r3, [r7, #12]
 8000870:	f107 0310 	add.w	r3, r7, #16
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	605a      	str	r2, [r3, #4]
 800087a:	609a      	str	r2, [r3, #8]
 800087c:	60da      	str	r2, [r3, #12]

		  for(;;)
		  {
			  // select user input
			  if (HAL_UART_Receive(&huart1, &choice, sizeof(choice), 10) == HAL_OK)
 800087e:	230a      	movs	r3, #10
 8000880:	2201      	movs	r2, #1
 8000882:	4916      	ldr	r1, [pc, #88]	@ (80008dc <dispUART+0x7c>)
 8000884:	4816      	ldr	r0, [pc, #88]	@ (80008e0 <dispUART+0x80>)
 8000886:	f003 fae6 	bl	8003e56 <HAL_UART_Receive>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d119      	bne.n	80008c4 <dispUART+0x64>
			  {
				switch (choice) {
 8000890:	4b12      	ldr	r3, [pc, #72]	@ (80008dc <dispUART+0x7c>)
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	2b31      	cmp	r3, #49	@ 0x31
 8000896:	d002      	beq.n	800089e <dispUART+0x3e>
 8000898:	2b32      	cmp	r3, #50	@ 0x32
 800089a:	d010      	beq.n	80008be <dispUART+0x5e>
						break;
					case '2':
						Menu_Display();
						break;
					default:
						break;
 800089c:	e012      	b.n	80008c4 <dispUART+0x64>
						sprintf(buffer2, "Voltage = %d\r\n",x_val);
 800089e:	4b11      	ldr	r3, [pc, #68]	@ (80008e4 <dispUART+0x84>)
 80008a0:	681a      	ldr	r2, [r3, #0]
 80008a2:	f107 030c 	add.w	r3, r7, #12
 80008a6:	4910      	ldr	r1, [pc, #64]	@ (80008e8 <dispUART+0x88>)
 80008a8:	4618      	mov	r0, r3
 80008aa:	f006 f99f 	bl	8006bec <siprintf>
						HAL_UART_Transmit(&huart1, buffer2, sizeof(buffer2), 20);
 80008ae:	f107 010c 	add.w	r1, r7, #12
 80008b2:	2314      	movs	r3, #20
 80008b4:	2214      	movs	r2, #20
 80008b6:	480a      	ldr	r0, [pc, #40]	@ (80008e0 <dispUART+0x80>)
 80008b8:	f003 fa4a 	bl	8003d50 <HAL_UART_Transmit>
						break;
 80008bc:	e002      	b.n	80008c4 <dispUART+0x64>
						Menu_Display();
 80008be:	f7ff ff09 	bl	80006d4 <Menu_Display>
						break;
 80008c2:	bf00      	nop
				}
			  }else{

			  }

			  if(button1_pressed)
 80008c4:	4b09      	ldr	r3, [pc, #36]	@ (80008ec <dispUART+0x8c>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d0d8      	beq.n	800087e <dispUART+0x1e>
			  {
				  HAL_UART_Transmit(&huart1, (uint8_t*)"Button1 pressed\r\n", sizeof("Button1 pressed\r\n"), 10);
 80008cc:	230a      	movs	r3, #10
 80008ce:	2212      	movs	r2, #18
 80008d0:	4907      	ldr	r1, [pc, #28]	@ (80008f0 <dispUART+0x90>)
 80008d2:	4803      	ldr	r0, [pc, #12]	@ (80008e0 <dispUART+0x80>)
 80008d4:	f003 fa3c 	bl	8003d50 <HAL_UART_Transmit>
			  if (HAL_UART_Receive(&huart1, &choice, sizeof(choice), 10) == HAL_OK)
 80008d8:	e7d1      	b.n	800087e <dispUART+0x1e>
 80008da:	bf00      	nop
 80008dc:	20000168 	.word	0x20000168
 80008e0:	20000108 	.word	0x20000108
 80008e4:	20000164 	.word	0x20000164
 80008e8:	080076a0 	.word	0x080076a0
 80008ec:	2000016c 	.word	0x2000016c
 80008f0:	080076b0 	.word	0x080076b0

080008f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a04      	ldr	r2, [pc, #16]	@ (8000914 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d101      	bne.n	800090a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000906:	f000 fce7 	bl	80012d8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800090a:	bf00      	nop
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	40000800 	.word	0x40000800

08000918 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800091c:	b672      	cpsid	i
}
 800091e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000920:	bf00      	nop
 8000922:	e7fd      	b.n	8000920 <Error_Handler+0x8>

08000924 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800092a:	f000 fa25 	bl	8000d78 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800092e:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8000932:	2201      	movs	r2, #1
 8000934:	2178      	movs	r1, #120	@ 0x78
 8000936:	485b      	ldr	r0, [pc, #364]	@ (8000aa4 <SSD1306_Init+0x180>)
 8000938:	f001 fe3c 	bl	80025b4 <HAL_I2C_IsDeviceReady>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8000942:	2300      	movs	r3, #0
 8000944:	e0a9      	b.n	8000a9a <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8000946:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800094a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800094c:	e002      	b.n	8000954 <SSD1306_Init+0x30>
		p--;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	3b01      	subs	r3, #1
 8000952:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	2b00      	cmp	r3, #0
 8000958:	d1f9      	bne.n	800094e <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800095a:	22ae      	movs	r2, #174	@ 0xae
 800095c:	2100      	movs	r1, #0
 800095e:	2078      	movs	r0, #120	@ 0x78
 8000960:	f000 fa84 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8000964:	2220      	movs	r2, #32
 8000966:	2100      	movs	r1, #0
 8000968:	2078      	movs	r0, #120	@ 0x78
 800096a:	f000 fa7f 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800096e:	2210      	movs	r2, #16
 8000970:	2100      	movs	r1, #0
 8000972:	2078      	movs	r0, #120	@ 0x78
 8000974:	f000 fa7a 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000978:	22b0      	movs	r2, #176	@ 0xb0
 800097a:	2100      	movs	r1, #0
 800097c:	2078      	movs	r0, #120	@ 0x78
 800097e:	f000 fa75 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000982:	22c8      	movs	r2, #200	@ 0xc8
 8000984:	2100      	movs	r1, #0
 8000986:	2078      	movs	r0, #120	@ 0x78
 8000988:	f000 fa70 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 800098c:	2200      	movs	r2, #0
 800098e:	2100      	movs	r1, #0
 8000990:	2078      	movs	r0, #120	@ 0x78
 8000992:	f000 fa6b 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000996:	2210      	movs	r2, #16
 8000998:	2100      	movs	r1, #0
 800099a:	2078      	movs	r0, #120	@ 0x78
 800099c:	f000 fa66 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80009a0:	2240      	movs	r2, #64	@ 0x40
 80009a2:	2100      	movs	r1, #0
 80009a4:	2078      	movs	r0, #120	@ 0x78
 80009a6:	f000 fa61 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80009aa:	2281      	movs	r2, #129	@ 0x81
 80009ac:	2100      	movs	r1, #0
 80009ae:	2078      	movs	r0, #120	@ 0x78
 80009b0:	f000 fa5c 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80009b4:	22ff      	movs	r2, #255	@ 0xff
 80009b6:	2100      	movs	r1, #0
 80009b8:	2078      	movs	r0, #120	@ 0x78
 80009ba:	f000 fa57 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80009be:	22a1      	movs	r2, #161	@ 0xa1
 80009c0:	2100      	movs	r1, #0
 80009c2:	2078      	movs	r0, #120	@ 0x78
 80009c4:	f000 fa52 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80009c8:	22a6      	movs	r2, #166	@ 0xa6
 80009ca:	2100      	movs	r1, #0
 80009cc:	2078      	movs	r0, #120	@ 0x78
 80009ce:	f000 fa4d 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80009d2:	22a8      	movs	r2, #168	@ 0xa8
 80009d4:	2100      	movs	r1, #0
 80009d6:	2078      	movs	r0, #120	@ 0x78
 80009d8:	f000 fa48 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80009dc:	223f      	movs	r2, #63	@ 0x3f
 80009de:	2100      	movs	r1, #0
 80009e0:	2078      	movs	r0, #120	@ 0x78
 80009e2:	f000 fa43 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80009e6:	22a4      	movs	r2, #164	@ 0xa4
 80009e8:	2100      	movs	r1, #0
 80009ea:	2078      	movs	r0, #120	@ 0x78
 80009ec:	f000 fa3e 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80009f0:	22d3      	movs	r2, #211	@ 0xd3
 80009f2:	2100      	movs	r1, #0
 80009f4:	2078      	movs	r0, #120	@ 0x78
 80009f6:	f000 fa39 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80009fa:	2200      	movs	r2, #0
 80009fc:	2100      	movs	r1, #0
 80009fe:	2078      	movs	r0, #120	@ 0x78
 8000a00:	f000 fa34 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000a04:	22d5      	movs	r2, #213	@ 0xd5
 8000a06:	2100      	movs	r1, #0
 8000a08:	2078      	movs	r0, #120	@ 0x78
 8000a0a:	f000 fa2f 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8000a0e:	22f0      	movs	r2, #240	@ 0xf0
 8000a10:	2100      	movs	r1, #0
 8000a12:	2078      	movs	r0, #120	@ 0x78
 8000a14:	f000 fa2a 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8000a18:	22d9      	movs	r2, #217	@ 0xd9
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	2078      	movs	r0, #120	@ 0x78
 8000a1e:	f000 fa25 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000a22:	2222      	movs	r2, #34	@ 0x22
 8000a24:	2100      	movs	r1, #0
 8000a26:	2078      	movs	r0, #120	@ 0x78
 8000a28:	f000 fa20 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8000a2c:	22da      	movs	r2, #218	@ 0xda
 8000a2e:	2100      	movs	r1, #0
 8000a30:	2078      	movs	r0, #120	@ 0x78
 8000a32:	f000 fa1b 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8000a36:	2212      	movs	r2, #18
 8000a38:	2100      	movs	r1, #0
 8000a3a:	2078      	movs	r0, #120	@ 0x78
 8000a3c:	f000 fa16 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000a40:	22db      	movs	r2, #219	@ 0xdb
 8000a42:	2100      	movs	r1, #0
 8000a44:	2078      	movs	r0, #120	@ 0x78
 8000a46:	f000 fa11 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8000a4a:	2220      	movs	r2, #32
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	2078      	movs	r0, #120	@ 0x78
 8000a50:	f000 fa0c 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000a54:	228d      	movs	r2, #141	@ 0x8d
 8000a56:	2100      	movs	r1, #0
 8000a58:	2078      	movs	r0, #120	@ 0x78
 8000a5a:	f000 fa07 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000a5e:	2214      	movs	r2, #20
 8000a60:	2100      	movs	r1, #0
 8000a62:	2078      	movs	r0, #120	@ 0x78
 8000a64:	f000 fa02 	bl	8000e6c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000a68:	22af      	movs	r2, #175	@ 0xaf
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	2078      	movs	r0, #120	@ 0x78
 8000a6e:	f000 f9fd 	bl	8000e6c <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000a72:	222e      	movs	r2, #46	@ 0x2e
 8000a74:	2100      	movs	r1, #0
 8000a76:	2078      	movs	r0, #120	@ 0x78
 8000a78:	f000 f9f8 	bl	8000e6c <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000a7c:	2000      	movs	r0, #0
 8000a7e:	f000 f843 	bl	8000b08 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8000a82:	f000 f813 	bl	8000aac <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8000a86:	4b08      	ldr	r3, [pc, #32]	@ (8000aa8 <SSD1306_Init+0x184>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8000a8c:	4b06      	ldr	r3, [pc, #24]	@ (8000aa8 <SSD1306_Init+0x184>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000a92:	4b05      	ldr	r3, [pc, #20]	@ (8000aa8 <SSD1306_Init+0x184>)
 8000a94:	2201      	movs	r2, #1
 8000a96:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8000a98:	2301      	movs	r3, #1
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	3708      	adds	r7, #8
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	200000b4 	.word	0x200000b4
 8000aa8:	20000570 	.word	0x20000570

08000aac <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	71fb      	strb	r3, [r7, #7]
 8000ab6:	e01d      	b.n	8000af4 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	3b50      	subs	r3, #80	@ 0x50
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	461a      	mov	r2, r3
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	2078      	movs	r0, #120	@ 0x78
 8000ac4:	f000 f9d2 	bl	8000e6c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8000ac8:	2200      	movs	r2, #0
 8000aca:	2100      	movs	r1, #0
 8000acc:	2078      	movs	r0, #120	@ 0x78
 8000ace:	f000 f9cd 	bl	8000e6c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000ad2:	2210      	movs	r2, #16
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	2078      	movs	r0, #120	@ 0x78
 8000ad8:	f000 f9c8 	bl	8000e6c <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8000adc:	79fb      	ldrb	r3, [r7, #7]
 8000ade:	01db      	lsls	r3, r3, #7
 8000ae0:	4a08      	ldr	r2, [pc, #32]	@ (8000b04 <SSD1306_UpdateScreen+0x58>)
 8000ae2:	441a      	add	r2, r3
 8000ae4:	2380      	movs	r3, #128	@ 0x80
 8000ae6:	2140      	movs	r1, #64	@ 0x40
 8000ae8:	2078      	movs	r0, #120	@ 0x78
 8000aea:	f000 f959 	bl	8000da0 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8000aee:	79fb      	ldrb	r3, [r7, #7]
 8000af0:	3301      	adds	r3, #1
 8000af2:	71fb      	strb	r3, [r7, #7]
 8000af4:	79fb      	ldrb	r3, [r7, #7]
 8000af6:	2b07      	cmp	r3, #7
 8000af8:	d9de      	bls.n	8000ab8 <SSD1306_UpdateScreen+0xc>
	}
}
 8000afa:	bf00      	nop
 8000afc:	bf00      	nop
 8000afe:	3708      	adds	r7, #8
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	20000170 	.word	0x20000170

08000b08 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	4603      	mov	r3, r0
 8000b10:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d101      	bne.n	8000b1c <SSD1306_Fill+0x14>
 8000b18:	2300      	movs	r3, #0
 8000b1a:	e000      	b.n	8000b1e <SSD1306_Fill+0x16>
 8000b1c:	23ff      	movs	r3, #255	@ 0xff
 8000b1e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b22:	4619      	mov	r1, r3
 8000b24:	4803      	ldr	r0, [pc, #12]	@ (8000b34 <SSD1306_Fill+0x2c>)
 8000b26:	f006 f881 	bl	8006c2c <memset>
}
 8000b2a:	bf00      	nop
 8000b2c:	3708      	adds	r7, #8
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	20000170 	.word	0x20000170

08000b38 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	4603      	mov	r3, r0
 8000b40:	80fb      	strh	r3, [r7, #6]
 8000b42:	460b      	mov	r3, r1
 8000b44:	80bb      	strh	r3, [r7, #4]
 8000b46:	4613      	mov	r3, r2
 8000b48:	70fb      	strb	r3, [r7, #3]
	if (
 8000b4a:	88fb      	ldrh	r3, [r7, #6]
 8000b4c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b4e:	d848      	bhi.n	8000be2 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8000b50:	88bb      	ldrh	r3, [r7, #4]
 8000b52:	2b3f      	cmp	r3, #63	@ 0x3f
 8000b54:	d845      	bhi.n	8000be2 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8000b56:	4b25      	ldr	r3, [pc, #148]	@ (8000bec <SSD1306_DrawPixel+0xb4>)
 8000b58:	791b      	ldrb	r3, [r3, #4]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d006      	beq.n	8000b6c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8000b5e:	78fb      	ldrb	r3, [r7, #3]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	bf0c      	ite	eq
 8000b64:	2301      	moveq	r3, #1
 8000b66:	2300      	movne	r3, #0
 8000b68:	b2db      	uxtb	r3, r3
 8000b6a:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8000b6c:	78fb      	ldrb	r3, [r7, #3]
 8000b6e:	2b01      	cmp	r3, #1
 8000b70:	d11a      	bne.n	8000ba8 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000b72:	88fa      	ldrh	r2, [r7, #6]
 8000b74:	88bb      	ldrh	r3, [r7, #4]
 8000b76:	08db      	lsrs	r3, r3, #3
 8000b78:	b298      	uxth	r0, r3
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	01db      	lsls	r3, r3, #7
 8000b7e:	4413      	add	r3, r2
 8000b80:	4a1b      	ldr	r2, [pc, #108]	@ (8000bf0 <SSD1306_DrawPixel+0xb8>)
 8000b82:	5cd3      	ldrb	r3, [r2, r3]
 8000b84:	b25a      	sxtb	r2, r3
 8000b86:	88bb      	ldrh	r3, [r7, #4]
 8000b88:	f003 0307 	and.w	r3, r3, #7
 8000b8c:	2101      	movs	r1, #1
 8000b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b92:	b25b      	sxtb	r3, r3
 8000b94:	4313      	orrs	r3, r2
 8000b96:	b259      	sxtb	r1, r3
 8000b98:	88fa      	ldrh	r2, [r7, #6]
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	01db      	lsls	r3, r3, #7
 8000b9e:	4413      	add	r3, r2
 8000ba0:	b2c9      	uxtb	r1, r1
 8000ba2:	4a13      	ldr	r2, [pc, #76]	@ (8000bf0 <SSD1306_DrawPixel+0xb8>)
 8000ba4:	54d1      	strb	r1, [r2, r3]
 8000ba6:	e01d      	b.n	8000be4 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000ba8:	88fa      	ldrh	r2, [r7, #6]
 8000baa:	88bb      	ldrh	r3, [r7, #4]
 8000bac:	08db      	lsrs	r3, r3, #3
 8000bae:	b298      	uxth	r0, r3
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	01db      	lsls	r3, r3, #7
 8000bb4:	4413      	add	r3, r2
 8000bb6:	4a0e      	ldr	r2, [pc, #56]	@ (8000bf0 <SSD1306_DrawPixel+0xb8>)
 8000bb8:	5cd3      	ldrb	r3, [r2, r3]
 8000bba:	b25a      	sxtb	r2, r3
 8000bbc:	88bb      	ldrh	r3, [r7, #4]
 8000bbe:	f003 0307 	and.w	r3, r3, #7
 8000bc2:	2101      	movs	r1, #1
 8000bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8000bc8:	b25b      	sxtb	r3, r3
 8000bca:	43db      	mvns	r3, r3
 8000bcc:	b25b      	sxtb	r3, r3
 8000bce:	4013      	ands	r3, r2
 8000bd0:	b259      	sxtb	r1, r3
 8000bd2:	88fa      	ldrh	r2, [r7, #6]
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	01db      	lsls	r3, r3, #7
 8000bd8:	4413      	add	r3, r2
 8000bda:	b2c9      	uxtb	r1, r1
 8000bdc:	4a04      	ldr	r2, [pc, #16]	@ (8000bf0 <SSD1306_DrawPixel+0xb8>)
 8000bde:	54d1      	strb	r1, [r2, r3]
 8000be0:	e000      	b.n	8000be4 <SSD1306_DrawPixel+0xac>
		return;
 8000be2:	bf00      	nop
	}
}
 8000be4:	370c      	adds	r7, #12
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bc80      	pop	{r7}
 8000bea:	4770      	bx	lr
 8000bec:	20000570 	.word	0x20000570
 8000bf0:	20000170 	.word	0x20000170

08000bf4 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8000bf4:	b480      	push	{r7}
 8000bf6:	b083      	sub	sp, #12
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	460a      	mov	r2, r1
 8000bfe:	80fb      	strh	r3, [r7, #6]
 8000c00:	4613      	mov	r3, r2
 8000c02:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8000c04:	4a05      	ldr	r2, [pc, #20]	@ (8000c1c <SSD1306_GotoXY+0x28>)
 8000c06:	88fb      	ldrh	r3, [r7, #6]
 8000c08:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8000c0a:	4a04      	ldr	r2, [pc, #16]	@ (8000c1c <SSD1306_GotoXY+0x28>)
 8000c0c:	88bb      	ldrh	r3, [r7, #4]
 8000c0e:	8053      	strh	r3, [r2, #2]
}
 8000c10:	bf00      	nop
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bc80      	pop	{r7}
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	20000570 	.word	0x20000570

08000c20 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b086      	sub	sp, #24
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	6039      	str	r1, [r7, #0]
 8000c2a:	71fb      	strb	r3, [r7, #7]
 8000c2c:	4613      	mov	r3, r2
 8000c2e:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000c30:	4b39      	ldr	r3, [pc, #228]	@ (8000d18 <SSD1306_Putc+0xf8>)
 8000c32:	881b      	ldrh	r3, [r3, #0]
 8000c34:	461a      	mov	r2, r3
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	4413      	add	r3, r2
	if (
 8000c3c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000c3e:	dc07      	bgt.n	8000c50 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8000c40:	4b35      	ldr	r3, [pc, #212]	@ (8000d18 <SSD1306_Putc+0xf8>)
 8000c42:	885b      	ldrh	r3, [r3, #2]
 8000c44:	461a      	mov	r2, r3
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	785b      	ldrb	r3, [r3, #1]
 8000c4a:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000c4c:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c4e:	dd01      	ble.n	8000c54 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8000c50:	2300      	movs	r3, #0
 8000c52:	e05d      	b.n	8000d10 <SSD1306_Putc+0xf0>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8000c54:	2300      	movs	r3, #0
 8000c56:	617b      	str	r3, [r7, #20]
 8000c58:	e04b      	b.n	8000cf2 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	685a      	ldr	r2, [r3, #4]
 8000c5e:	79fb      	ldrb	r3, [r7, #7]
 8000c60:	3b20      	subs	r3, #32
 8000c62:	6839      	ldr	r1, [r7, #0]
 8000c64:	7849      	ldrb	r1, [r1, #1]
 8000c66:	fb01 f303 	mul.w	r3, r1, r3
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	440b      	add	r3, r1
 8000c70:	005b      	lsls	r3, r3, #1
 8000c72:	4413      	add	r3, r2
 8000c74:	881b      	ldrh	r3, [r3, #0]
 8000c76:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8000c78:	2300      	movs	r3, #0
 8000c7a:	613b      	str	r3, [r7, #16]
 8000c7c:	e030      	b.n	8000ce0 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8000c7e:	68fa      	ldr	r2, [r7, #12]
 8000c80:	693b      	ldr	r3, [r7, #16]
 8000c82:	fa02 f303 	lsl.w	r3, r2, r3
 8000c86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d010      	beq.n	8000cb0 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8000c8e:	4b22      	ldr	r3, [pc, #136]	@ (8000d18 <SSD1306_Putc+0xf8>)
 8000c90:	881a      	ldrh	r2, [r3, #0]
 8000c92:	693b      	ldr	r3, [r7, #16]
 8000c94:	b29b      	uxth	r3, r3
 8000c96:	4413      	add	r3, r2
 8000c98:	b298      	uxth	r0, r3
 8000c9a:	4b1f      	ldr	r3, [pc, #124]	@ (8000d18 <SSD1306_Putc+0xf8>)
 8000c9c:	885a      	ldrh	r2, [r3, #2]
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	4413      	add	r3, r2
 8000ca4:	b29b      	uxth	r3, r3
 8000ca6:	79ba      	ldrb	r2, [r7, #6]
 8000ca8:	4619      	mov	r1, r3
 8000caa:	f7ff ff45 	bl	8000b38 <SSD1306_DrawPixel>
 8000cae:	e014      	b.n	8000cda <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8000cb0:	4b19      	ldr	r3, [pc, #100]	@ (8000d18 <SSD1306_Putc+0xf8>)
 8000cb2:	881a      	ldrh	r2, [r3, #0]
 8000cb4:	693b      	ldr	r3, [r7, #16]
 8000cb6:	b29b      	uxth	r3, r3
 8000cb8:	4413      	add	r3, r2
 8000cba:	b298      	uxth	r0, r3
 8000cbc:	4b16      	ldr	r3, [pc, #88]	@ (8000d18 <SSD1306_Putc+0xf8>)
 8000cbe:	885a      	ldrh	r2, [r3, #2]
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	b29b      	uxth	r3, r3
 8000cc4:	4413      	add	r3, r2
 8000cc6:	b299      	uxth	r1, r3
 8000cc8:	79bb      	ldrb	r3, [r7, #6]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	bf0c      	ite	eq
 8000cce:	2301      	moveq	r3, #1
 8000cd0:	2300      	movne	r3, #0
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	f7ff ff2f 	bl	8000b38 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8000cda:	693b      	ldr	r3, [r7, #16]
 8000cdc:	3301      	adds	r3, #1
 8000cde:	613b      	str	r3, [r7, #16]
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	693b      	ldr	r3, [r7, #16]
 8000ce8:	4293      	cmp	r3, r2
 8000cea:	d3c8      	bcc.n	8000c7e <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	3301      	adds	r3, #1
 8000cf0:	617b      	str	r3, [r7, #20]
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	785b      	ldrb	r3, [r3, #1]
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d3ad      	bcc.n	8000c5a <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8000cfe:	4b06      	ldr	r3, [pc, #24]	@ (8000d18 <SSD1306_Putc+0xf8>)
 8000d00:	881b      	ldrh	r3, [r3, #0]
 8000d02:	683a      	ldr	r2, [r7, #0]
 8000d04:	7812      	ldrb	r2, [r2, #0]
 8000d06:	4413      	add	r3, r2
 8000d08:	b29a      	uxth	r2, r3
 8000d0a:	4b03      	ldr	r3, [pc, #12]	@ (8000d18 <SSD1306_Putc+0xf8>)
 8000d0c:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3718      	adds	r7, #24
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	20000570 	.word	0x20000570

08000d1c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b084      	sub	sp, #16
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	60f8      	str	r0, [r7, #12]
 8000d24:	60b9      	str	r1, [r7, #8]
 8000d26:	4613      	mov	r3, r2
 8000d28:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8000d2a:	e012      	b.n	8000d52 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	79fa      	ldrb	r2, [r7, #7]
 8000d32:	68b9      	ldr	r1, [r7, #8]
 8000d34:	4618      	mov	r0, r3
 8000d36:	f7ff ff73 	bl	8000c20 <SSD1306_Putc>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d002      	beq.n	8000d4c <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	e008      	b.n	8000d5e <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d1e8      	bne.n	8000d2c <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	781b      	ldrb	r3, [r3, #0]
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	3710      	adds	r7, #16
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}

08000d66 <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 8000d66:	b580      	push	{r7, lr}
 8000d68:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8000d6a:	2000      	movs	r0, #0
 8000d6c:	f7ff fecc 	bl	8000b08 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8000d70:	f7ff fe9c 	bl	8000aac <SSD1306_UpdateScreen>
}
 8000d74:	bf00      	nop
 8000d76:	bd80      	pop	{r7, pc}

08000d78 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8000d7e:	4b07      	ldr	r3, [pc, #28]	@ (8000d9c <ssd1306_I2C_Init+0x24>)
 8000d80:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000d82:	e002      	b.n	8000d8a <ssd1306_I2C_Init+0x12>
		p--;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	3b01      	subs	r3, #1
 8000d88:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d1f9      	bne.n	8000d84 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8000d90:	bf00      	nop
 8000d92:	bf00      	nop
 8000d94:	370c      	adds	r7, #12
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bc80      	pop	{r7}
 8000d9a:	4770      	bx	lr
 8000d9c:	0003d090 	.word	0x0003d090

08000da0 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8000da0:	b590      	push	{r4, r7, lr}
 8000da2:	b0c7      	sub	sp, #284	@ 0x11c
 8000da4:	af02      	add	r7, sp, #8
 8000da6:	4604      	mov	r4, r0
 8000da8:	4608      	mov	r0, r1
 8000daa:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8000dae:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8000db2:	600a      	str	r2, [r1, #0]
 8000db4:	4619      	mov	r1, r3
 8000db6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000dba:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8000dbe:	4622      	mov	r2, r4
 8000dc0:	701a      	strb	r2, [r3, #0]
 8000dc2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000dc6:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8000dca:	4602      	mov	r2, r0
 8000dcc:	701a      	strb	r2, [r3, #0]
 8000dce:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000dd2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000dd6:	460a      	mov	r2, r1
 8000dd8:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8000dda:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000dde:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000de2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000de6:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8000dea:	7812      	ldrb	r2, [r2, #0]
 8000dec:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8000dee:	2300      	movs	r3, #0
 8000df0:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8000df4:	e015      	b.n	8000e22 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8000df6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000dfa:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000dfe:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8000e02:	6812      	ldr	r2, [r2, #0]
 8000e04:	441a      	add	r2, r3
 8000e06:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000e0a:	3301      	adds	r3, #1
 8000e0c:	7811      	ldrb	r1, [r2, #0]
 8000e0e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000e12:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000e16:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8000e18:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8000e22:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000e26:	b29b      	uxth	r3, r3
 8000e28:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000e2c:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8000e30:	8812      	ldrh	r2, [r2, #0]
 8000e32:	429a      	cmp	r2, r3
 8000e34:	d8df      	bhi.n	8000df6 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8000e36:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000e3a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	b299      	uxth	r1, r3
 8000e42:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000e46:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000e4a:	881b      	ldrh	r3, [r3, #0]
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	b29b      	uxth	r3, r3
 8000e50:	f107 020c 	add.w	r2, r7, #12
 8000e54:	200a      	movs	r0, #10
 8000e56:	9000      	str	r0, [sp, #0]
 8000e58:	4803      	ldr	r0, [pc, #12]	@ (8000e68 <ssd1306_I2C_WriteMulti+0xc8>)
 8000e5a:	f001 faad 	bl	80023b8 <HAL_I2C_Master_Transmit>
}
 8000e5e:	bf00      	nop
 8000e60:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd90      	pop	{r4, r7, pc}
 8000e68:	200000b4 	.word	0x200000b4

08000e6c <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b086      	sub	sp, #24
 8000e70:	af02      	add	r7, sp, #8
 8000e72:	4603      	mov	r3, r0
 8000e74:	71fb      	strb	r3, [r7, #7]
 8000e76:	460b      	mov	r3, r1
 8000e78:	71bb      	strb	r3, [r7, #6]
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8000e7e:	79bb      	ldrb	r3, [r7, #6]
 8000e80:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8000e82:	797b      	ldrb	r3, [r7, #5]
 8000e84:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8000e86:	79fb      	ldrb	r3, [r7, #7]
 8000e88:	b299      	uxth	r1, r3
 8000e8a:	f107 020c 	add.w	r2, r7, #12
 8000e8e:	230a      	movs	r3, #10
 8000e90:	9300      	str	r3, [sp, #0]
 8000e92:	2302      	movs	r3, #2
 8000e94:	4803      	ldr	r0, [pc, #12]	@ (8000ea4 <ssd1306_I2C_Write+0x38>)
 8000e96:	f001 fa8f 	bl	80023b8 <HAL_I2C_Master_Transmit>
}
 8000e9a:	bf00      	nop
 8000e9c:	3710      	adds	r7, #16
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	200000b4 	.word	0x200000b4

08000ea8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000eae:	4b18      	ldr	r3, [pc, #96]	@ (8000f10 <HAL_MspInit+0x68>)
 8000eb0:	699b      	ldr	r3, [r3, #24]
 8000eb2:	4a17      	ldr	r2, [pc, #92]	@ (8000f10 <HAL_MspInit+0x68>)
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	6193      	str	r3, [r2, #24]
 8000eba:	4b15      	ldr	r3, [pc, #84]	@ (8000f10 <HAL_MspInit+0x68>)
 8000ebc:	699b      	ldr	r3, [r3, #24]
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	60bb      	str	r3, [r7, #8]
 8000ec4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec6:	4b12      	ldr	r3, [pc, #72]	@ (8000f10 <HAL_MspInit+0x68>)
 8000ec8:	69db      	ldr	r3, [r3, #28]
 8000eca:	4a11      	ldr	r2, [pc, #68]	@ (8000f10 <HAL_MspInit+0x68>)
 8000ecc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ed0:	61d3      	str	r3, [r2, #28]
 8000ed2:	4b0f      	ldr	r3, [pc, #60]	@ (8000f10 <HAL_MspInit+0x68>)
 8000ed4:	69db      	ldr	r3, [r3, #28]
 8000ed6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eda:	607b      	str	r3, [r7, #4]
 8000edc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	210f      	movs	r1, #15
 8000ee2:	f06f 0001 	mvn.w	r0, #1
 8000ee6:	f000 ff44 	bl	8001d72 <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000eea:	4b0a      	ldr	r3, [pc, #40]	@ (8000f14 <HAL_MspInit+0x6c>)
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	60fb      	str	r3, [r7, #12]
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000efe:	60fb      	str	r3, [r7, #12]
 8000f00:	4a04      	ldr	r2, [pc, #16]	@ (8000f14 <HAL_MspInit+0x6c>)
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f06:	bf00      	nop
 8000f08:	3710      	adds	r7, #16
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40021000 	.word	0x40021000
 8000f14:	40010000 	.word	0x40010000

08000f18 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b088      	sub	sp, #32
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f20:	f107 0310 	add.w	r3, r7, #16
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]
 8000f28:	605a      	str	r2, [r3, #4]
 8000f2a:	609a      	str	r2, [r3, #8]
 8000f2c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4a14      	ldr	r2, [pc, #80]	@ (8000f84 <HAL_ADC_MspInit+0x6c>)
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d121      	bne.n	8000f7c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f38:	4b13      	ldr	r3, [pc, #76]	@ (8000f88 <HAL_ADC_MspInit+0x70>)
 8000f3a:	699b      	ldr	r3, [r3, #24]
 8000f3c:	4a12      	ldr	r2, [pc, #72]	@ (8000f88 <HAL_ADC_MspInit+0x70>)
 8000f3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f42:	6193      	str	r3, [r2, #24]
 8000f44:	4b10      	ldr	r3, [pc, #64]	@ (8000f88 <HAL_ADC_MspInit+0x70>)
 8000f46:	699b      	ldr	r3, [r3, #24]
 8000f48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000f4c:	60fb      	str	r3, [r7, #12]
 8000f4e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f50:	4b0d      	ldr	r3, [pc, #52]	@ (8000f88 <HAL_ADC_MspInit+0x70>)
 8000f52:	699b      	ldr	r3, [r3, #24]
 8000f54:	4a0c      	ldr	r2, [pc, #48]	@ (8000f88 <HAL_ADC_MspInit+0x70>)
 8000f56:	f043 0304 	orr.w	r3, r3, #4
 8000f5a:	6193      	str	r3, [r2, #24]
 8000f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f88 <HAL_ADC_MspInit+0x70>)
 8000f5e:	699b      	ldr	r3, [r3, #24]
 8000f60:	f003 0304 	and.w	r3, r3, #4
 8000f64:	60bb      	str	r3, [r7, #8]
 8000f66:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = ADC1_X_Pin;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f6c:	2303      	movs	r3, #3
 8000f6e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(ADC1_X_GPIO_Port, &GPIO_InitStruct);
 8000f70:	f107 0310 	add.w	r3, r7, #16
 8000f74:	4619      	mov	r1, r3
 8000f76:	4805      	ldr	r0, [pc, #20]	@ (8000f8c <HAL_ADC_MspInit+0x74>)
 8000f78:	f000 ff26 	bl	8001dc8 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000f7c:	bf00      	nop
 8000f7e:	3720      	adds	r7, #32
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40012400 	.word	0x40012400
 8000f88:	40021000 	.word	0x40021000
 8000f8c:	40010800 	.word	0x40010800

08000f90 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b088      	sub	sp, #32
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f98:	f107 0310 	add.w	r3, r7, #16
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	601a      	str	r2, [r3, #0]
 8000fa0:	605a      	str	r2, [r3, #4]
 8000fa2:	609a      	str	r2, [r3, #8]
 8000fa4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4a15      	ldr	r2, [pc, #84]	@ (8001000 <HAL_I2C_MspInit+0x70>)
 8000fac:	4293      	cmp	r3, r2
 8000fae:	d123      	bne.n	8000ff8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb0:	4b14      	ldr	r3, [pc, #80]	@ (8001004 <HAL_I2C_MspInit+0x74>)
 8000fb2:	699b      	ldr	r3, [r3, #24]
 8000fb4:	4a13      	ldr	r2, [pc, #76]	@ (8001004 <HAL_I2C_MspInit+0x74>)
 8000fb6:	f043 0308 	orr.w	r3, r3, #8
 8000fba:	6193      	str	r3, [r2, #24]
 8000fbc:	4b11      	ldr	r3, [pc, #68]	@ (8001004 <HAL_I2C_MspInit+0x74>)
 8000fbe:	699b      	ldr	r3, [r3, #24]
 8000fc0:	f003 0308 	and.w	r3, r3, #8
 8000fc4:	60fb      	str	r3, [r7, #12]
 8000fc6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000fc8:	23c0      	movs	r3, #192	@ 0xc0
 8000fca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fcc:	2312      	movs	r3, #18
 8000fce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd4:	f107 0310 	add.w	r3, r7, #16
 8000fd8:	4619      	mov	r1, r3
 8000fda:	480b      	ldr	r0, [pc, #44]	@ (8001008 <HAL_I2C_MspInit+0x78>)
 8000fdc:	f000 fef4 	bl	8001dc8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fe0:	4b08      	ldr	r3, [pc, #32]	@ (8001004 <HAL_I2C_MspInit+0x74>)
 8000fe2:	69db      	ldr	r3, [r3, #28]
 8000fe4:	4a07      	ldr	r2, [pc, #28]	@ (8001004 <HAL_I2C_MspInit+0x74>)
 8000fe6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fea:	61d3      	str	r3, [r2, #28]
 8000fec:	4b05      	ldr	r3, [pc, #20]	@ (8001004 <HAL_I2C_MspInit+0x74>)
 8000fee:	69db      	ldr	r3, [r3, #28]
 8000ff0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ff4:	60bb      	str	r3, [r7, #8]
 8000ff6:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000ff8:	bf00      	nop
 8000ffa:	3720      	adds	r7, #32
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	40005400 	.word	0x40005400
 8001004:	40021000 	.word	0x40021000
 8001008:	40010c00 	.word	0x40010c00

0800100c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b088      	sub	sp, #32
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001014:	f107 0310 	add.w	r3, r7, #16
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4a1c      	ldr	r2, [pc, #112]	@ (8001098 <HAL_UART_MspInit+0x8c>)
 8001028:	4293      	cmp	r3, r2
 800102a:	d131      	bne.n	8001090 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800102c:	4b1b      	ldr	r3, [pc, #108]	@ (800109c <HAL_UART_MspInit+0x90>)
 800102e:	699b      	ldr	r3, [r3, #24]
 8001030:	4a1a      	ldr	r2, [pc, #104]	@ (800109c <HAL_UART_MspInit+0x90>)
 8001032:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001036:	6193      	str	r3, [r2, #24]
 8001038:	4b18      	ldr	r3, [pc, #96]	@ (800109c <HAL_UART_MspInit+0x90>)
 800103a:	699b      	ldr	r3, [r3, #24]
 800103c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001040:	60fb      	str	r3, [r7, #12]
 8001042:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001044:	4b15      	ldr	r3, [pc, #84]	@ (800109c <HAL_UART_MspInit+0x90>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	4a14      	ldr	r2, [pc, #80]	@ (800109c <HAL_UART_MspInit+0x90>)
 800104a:	f043 0304 	orr.w	r3, r3, #4
 800104e:	6193      	str	r3, [r2, #24]
 8001050:	4b12      	ldr	r3, [pc, #72]	@ (800109c <HAL_UART_MspInit+0x90>)
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	f003 0304 	and.w	r3, r3, #4
 8001058:	60bb      	str	r3, [r7, #8]
 800105a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800105c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001060:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001062:	2302      	movs	r3, #2
 8001064:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001066:	2303      	movs	r3, #3
 8001068:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106a:	f107 0310 	add.w	r3, r7, #16
 800106e:	4619      	mov	r1, r3
 8001070:	480b      	ldr	r0, [pc, #44]	@ (80010a0 <HAL_UART_MspInit+0x94>)
 8001072:	f000 fea9 	bl	8001dc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001076:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800107a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800107c:	2300      	movs	r3, #0
 800107e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001080:	2300      	movs	r3, #0
 8001082:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001084:	f107 0310 	add.w	r3, r7, #16
 8001088:	4619      	mov	r1, r3
 800108a:	4805      	ldr	r0, [pc, #20]	@ (80010a0 <HAL_UART_MspInit+0x94>)
 800108c:	f000 fe9c 	bl	8001dc8 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001090:	bf00      	nop
 8001092:	3720      	adds	r7, #32
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	40013800 	.word	0x40013800
 800109c:	40021000 	.word	0x40021000
 80010a0:	40010800 	.word	0x40010800

080010a4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b08e      	sub	sp, #56	@ 0x38
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80010ac:	2300      	movs	r3, #0
 80010ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80010b0:	2300      	movs	r3, #0
 80010b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80010b4:	2300      	movs	r3, #0
 80010b6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80010ba:	4b34      	ldr	r3, [pc, #208]	@ (800118c <HAL_InitTick+0xe8>)
 80010bc:	69db      	ldr	r3, [r3, #28]
 80010be:	4a33      	ldr	r2, [pc, #204]	@ (800118c <HAL_InitTick+0xe8>)
 80010c0:	f043 0304 	orr.w	r3, r3, #4
 80010c4:	61d3      	str	r3, [r2, #28]
 80010c6:	4b31      	ldr	r3, [pc, #196]	@ (800118c <HAL_InitTick+0xe8>)
 80010c8:	69db      	ldr	r3, [r3, #28]
 80010ca:	f003 0304 	and.w	r3, r3, #4
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80010d2:	f107 0210 	add.w	r2, r7, #16
 80010d6:	f107 0314 	add.w	r3, r7, #20
 80010da:	4611      	mov	r1, r2
 80010dc:	4618      	mov	r0, r3
 80010de:	f002 f9e3 	bl	80034a8 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80010e2:	6a3b      	ldr	r3, [r7, #32]
 80010e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80010e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d103      	bne.n	80010f4 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80010ec:	f002 f9b4 	bl	8003458 <HAL_RCC_GetPCLK1Freq>
 80010f0:	6378      	str	r0, [r7, #52]	@ 0x34
 80010f2:	e004      	b.n	80010fe <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80010f4:	f002 f9b0 	bl	8003458 <HAL_RCC_GetPCLK1Freq>
 80010f8:	4603      	mov	r3, r0
 80010fa:	005b      	lsls	r3, r3, #1
 80010fc:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80010fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001100:	4a23      	ldr	r2, [pc, #140]	@ (8001190 <HAL_InitTick+0xec>)
 8001102:	fba2 2303 	umull	r2, r3, r2, r3
 8001106:	0c9b      	lsrs	r3, r3, #18
 8001108:	3b01      	subs	r3, #1
 800110a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 800110c:	4b21      	ldr	r3, [pc, #132]	@ (8001194 <HAL_InitTick+0xf0>)
 800110e:	4a22      	ldr	r2, [pc, #136]	@ (8001198 <HAL_InitTick+0xf4>)
 8001110:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001112:	4b20      	ldr	r3, [pc, #128]	@ (8001194 <HAL_InitTick+0xf0>)
 8001114:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001118:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800111a:	4a1e      	ldr	r2, [pc, #120]	@ (8001194 <HAL_InitTick+0xf0>)
 800111c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800111e:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001120:	4b1c      	ldr	r3, [pc, #112]	@ (8001194 <HAL_InitTick+0xf0>)
 8001122:	2200      	movs	r2, #0
 8001124:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001126:	4b1b      	ldr	r3, [pc, #108]	@ (8001194 <HAL_InitTick+0xf0>)
 8001128:	2200      	movs	r2, #0
 800112a:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800112c:	4b19      	ldr	r3, [pc, #100]	@ (8001194 <HAL_InitTick+0xf0>)
 800112e:	2200      	movs	r2, #0
 8001130:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001132:	4818      	ldr	r0, [pc, #96]	@ (8001194 <HAL_InitTick+0xf0>)
 8001134:	f002 fb72 	bl	800381c <HAL_TIM_Base_Init>
 8001138:	4603      	mov	r3, r0
 800113a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800113e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001142:	2b00      	cmp	r3, #0
 8001144:	d11b      	bne.n	800117e <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8001146:	4813      	ldr	r0, [pc, #76]	@ (8001194 <HAL_InitTick+0xf0>)
 8001148:	f002 fbc0 	bl	80038cc <HAL_TIM_Base_Start_IT>
 800114c:	4603      	mov	r3, r0
 800114e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001152:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001156:	2b00      	cmp	r3, #0
 8001158:	d111      	bne.n	800117e <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800115a:	201e      	movs	r0, #30
 800115c:	f000 fe25 	bl	8001daa <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2b0f      	cmp	r3, #15
 8001164:	d808      	bhi.n	8001178 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001166:	2200      	movs	r2, #0
 8001168:	6879      	ldr	r1, [r7, #4]
 800116a:	201e      	movs	r0, #30
 800116c:	f000 fe01 	bl	8001d72 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001170:	4a0a      	ldr	r2, [pc, #40]	@ (800119c <HAL_InitTick+0xf8>)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6013      	str	r3, [r2, #0]
 8001176:	e002      	b.n	800117e <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001178:	2301      	movs	r3, #1
 800117a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800117e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001182:	4618      	mov	r0, r3
 8001184:	3738      	adds	r7, #56	@ 0x38
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40021000 	.word	0x40021000
 8001190:	431bde83 	.word	0x431bde83
 8001194:	20000578 	.word	0x20000578
 8001198:	40000800 	.word	0x40000800
 800119c:	2000000c 	.word	0x2000000c

080011a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011a4:	bf00      	nop
 80011a6:	e7fd      	b.n	80011a4 <NMI_Handler+0x4>

080011a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011ac:	bf00      	nop
 80011ae:	e7fd      	b.n	80011ac <HardFault_Handler+0x4>

080011b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011b4:	bf00      	nop
 80011b6:	e7fd      	b.n	80011b4 <MemManage_Handler+0x4>

080011b8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011bc:	bf00      	nop
 80011be:	e7fd      	b.n	80011bc <BusFault_Handler+0x4>

080011c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011c4:	bf00      	nop
 80011c6:	e7fd      	b.n	80011c4 <UsageFault_Handler+0x4>

080011c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011cc:	bf00      	nop
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bc80      	pop	{r7}
 80011d2:	4770      	bx	lr

080011d4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80011d8:	4802      	ldr	r0, [pc, #8]	@ (80011e4 <TIM4_IRQHandler+0x10>)
 80011da:	f002 fbc9 	bl	8003970 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80011de:	bf00      	nop
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	20000578 	.word	0x20000578

080011e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b086      	sub	sp, #24
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011f0:	4a14      	ldr	r2, [pc, #80]	@ (8001244 <_sbrk+0x5c>)
 80011f2:	4b15      	ldr	r3, [pc, #84]	@ (8001248 <_sbrk+0x60>)
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011fc:	4b13      	ldr	r3, [pc, #76]	@ (800124c <_sbrk+0x64>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d102      	bne.n	800120a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001204:	4b11      	ldr	r3, [pc, #68]	@ (800124c <_sbrk+0x64>)
 8001206:	4a12      	ldr	r2, [pc, #72]	@ (8001250 <_sbrk+0x68>)
 8001208:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800120a:	4b10      	ldr	r3, [pc, #64]	@ (800124c <_sbrk+0x64>)
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4413      	add	r3, r2
 8001212:	693a      	ldr	r2, [r7, #16]
 8001214:	429a      	cmp	r2, r3
 8001216:	d207      	bcs.n	8001228 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001218:	f005 fd66 	bl	8006ce8 <__errno>
 800121c:	4603      	mov	r3, r0
 800121e:	220c      	movs	r2, #12
 8001220:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001222:	f04f 33ff 	mov.w	r3, #4294967295
 8001226:	e009      	b.n	800123c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001228:	4b08      	ldr	r3, [pc, #32]	@ (800124c <_sbrk+0x64>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800122e:	4b07      	ldr	r3, [pc, #28]	@ (800124c <_sbrk+0x64>)
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	4413      	add	r3, r2
 8001236:	4a05      	ldr	r2, [pc, #20]	@ (800124c <_sbrk+0x64>)
 8001238:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800123a:	68fb      	ldr	r3, [r7, #12]
}
 800123c:	4618      	mov	r0, r3
 800123e:	3718      	adds	r7, #24
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	20005000 	.word	0x20005000
 8001248:	00000400 	.word	0x00000400
 800124c:	200005c0 	.word	0x200005c0
 8001250:	20002300 	.word	0x20002300

08001254 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001258:	bf00      	nop
 800125a:	46bd      	mov	sp, r7
 800125c:	bc80      	pop	{r7}
 800125e:	4770      	bx	lr

08001260 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001260:	f7ff fff8 	bl	8001254 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001264:	480b      	ldr	r0, [pc, #44]	@ (8001294 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001266:	490c      	ldr	r1, [pc, #48]	@ (8001298 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001268:	4a0c      	ldr	r2, [pc, #48]	@ (800129c <LoopFillZerobss+0x16>)
  movs r3, #0
 800126a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800126c:	e002      	b.n	8001274 <LoopCopyDataInit>

0800126e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800126e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001270:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001272:	3304      	adds	r3, #4

08001274 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001274:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001276:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001278:	d3f9      	bcc.n	800126e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800127a:	4a09      	ldr	r2, [pc, #36]	@ (80012a0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800127c:	4c09      	ldr	r4, [pc, #36]	@ (80012a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800127e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001280:	e001      	b.n	8001286 <LoopFillZerobss>

08001282 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001282:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001284:	3204      	adds	r2, #4

08001286 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001286:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001288:	d3fb      	bcc.n	8001282 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800128a:	f005 fd33 	bl	8006cf4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800128e:	f7ff f829 	bl	80002e4 <main>
  bx lr
 8001292:	4770      	bx	lr
  ldr r0, =_sdata
 8001294:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001298:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800129c:	08008568 	.word	0x08008568
  ldr r2, =_sbss
 80012a0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80012a4:	20002300 	.word	0x20002300

080012a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012a8:	e7fe      	b.n	80012a8 <ADC1_2_IRQHandler>
	...

080012ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012b0:	4b08      	ldr	r3, [pc, #32]	@ (80012d4 <HAL_Init+0x28>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a07      	ldr	r2, [pc, #28]	@ (80012d4 <HAL_Init+0x28>)
 80012b6:	f043 0310 	orr.w	r3, r3, #16
 80012ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012bc:	2003      	movs	r0, #3
 80012be:	f000 fd4d 	bl	8001d5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012c2:	200f      	movs	r0, #15
 80012c4:	f7ff feee 	bl	80010a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012c8:	f7ff fdee 	bl	8000ea8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012cc:	2300      	movs	r3, #0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	40022000 	.word	0x40022000

080012d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012dc:	4b05      	ldr	r3, [pc, #20]	@ (80012f4 <HAL_IncTick+0x1c>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	461a      	mov	r2, r3
 80012e2:	4b05      	ldr	r3, [pc, #20]	@ (80012f8 <HAL_IncTick+0x20>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4413      	add	r3, r2
 80012e8:	4a03      	ldr	r2, [pc, #12]	@ (80012f8 <HAL_IncTick+0x20>)
 80012ea:	6013      	str	r3, [r2, #0]
}
 80012ec:	bf00      	nop
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bc80      	pop	{r7}
 80012f2:	4770      	bx	lr
 80012f4:	20000010 	.word	0x20000010
 80012f8:	200005c4 	.word	0x200005c4

080012fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001300:	4b02      	ldr	r3, [pc, #8]	@ (800130c <HAL_GetTick+0x10>)
 8001302:	681b      	ldr	r3, [r3, #0]
}
 8001304:	4618      	mov	r0, r3
 8001306:	46bd      	mov	sp, r7
 8001308:	bc80      	pop	{r7}
 800130a:	4770      	bx	lr
 800130c:	200005c4 	.word	0x200005c4

08001310 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001318:	f7ff fff0 	bl	80012fc <HAL_GetTick>
 800131c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001328:	d005      	beq.n	8001336 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800132a:	4b0a      	ldr	r3, [pc, #40]	@ (8001354 <HAL_Delay+0x44>)
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	461a      	mov	r2, r3
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	4413      	add	r3, r2
 8001334:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001336:	bf00      	nop
 8001338:	f7ff ffe0 	bl	80012fc <HAL_GetTick>
 800133c:	4602      	mov	r2, r0
 800133e:	68bb      	ldr	r3, [r7, #8]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	68fa      	ldr	r2, [r7, #12]
 8001344:	429a      	cmp	r2, r3
 8001346:	d8f7      	bhi.n	8001338 <HAL_Delay+0x28>
  {
  }
}
 8001348:	bf00      	nop
 800134a:	bf00      	nop
 800134c:	3710      	adds	r7, #16
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	20000010 	.word	0x20000010

08001358 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b086      	sub	sp, #24
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001360:	2300      	movs	r3, #0
 8001362:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001364:	2300      	movs	r3, #0
 8001366:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001368:	2300      	movs	r3, #0
 800136a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800136c:	2300      	movs	r3, #0
 800136e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d101      	bne.n	800137a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	e0be      	b.n	80014f8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	689b      	ldr	r3, [r3, #8]
 800137e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001384:	2b00      	cmp	r3, #0
 8001386:	d109      	bne.n	800139c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2200      	movs	r2, #0
 800138c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2200      	movs	r2, #0
 8001392:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f7ff fdbe 	bl	8000f18 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f000 fbf1 	bl	8001b84 <ADC_ConversionStop_Disable>
 80013a2:	4603      	mov	r3, r0
 80013a4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013aa:	f003 0310 	and.w	r3, r3, #16
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	f040 8099 	bne.w	80014e6 <HAL_ADC_Init+0x18e>
 80013b4:	7dfb      	ldrb	r3, [r7, #23]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	f040 8095 	bne.w	80014e6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013c0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80013c4:	f023 0302 	bic.w	r3, r3, #2
 80013c8:	f043 0202 	orr.w	r2, r3, #2
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80013d8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	7b1b      	ldrb	r3, [r3, #12]
 80013de:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80013e0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80013e2:	68ba      	ldr	r2, [r7, #8]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80013f0:	d003      	beq.n	80013fa <HAL_ADC_Init+0xa2>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d102      	bne.n	8001400 <HAL_ADC_Init+0xa8>
 80013fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013fe:	e000      	b.n	8001402 <HAL_ADC_Init+0xaa>
 8001400:	2300      	movs	r3, #0
 8001402:	693a      	ldr	r2, [r7, #16]
 8001404:	4313      	orrs	r3, r2
 8001406:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	7d1b      	ldrb	r3, [r3, #20]
 800140c:	2b01      	cmp	r3, #1
 800140e:	d119      	bne.n	8001444 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	7b1b      	ldrb	r3, [r3, #12]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d109      	bne.n	800142c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	699b      	ldr	r3, [r3, #24]
 800141c:	3b01      	subs	r3, #1
 800141e:	035a      	lsls	r2, r3, #13
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	4313      	orrs	r3, r2
 8001424:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001428:	613b      	str	r3, [r7, #16]
 800142a:	e00b      	b.n	8001444 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001430:	f043 0220 	orr.w	r2, r3, #32
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800143c:	f043 0201 	orr.w	r2, r3, #1
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	693a      	ldr	r2, [r7, #16]
 8001454:	430a      	orrs	r2, r1
 8001456:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	689a      	ldr	r2, [r3, #8]
 800145e:	4b28      	ldr	r3, [pc, #160]	@ (8001500 <HAL_ADC_Init+0x1a8>)
 8001460:	4013      	ands	r3, r2
 8001462:	687a      	ldr	r2, [r7, #4]
 8001464:	6812      	ldr	r2, [r2, #0]
 8001466:	68b9      	ldr	r1, [r7, #8]
 8001468:	430b      	orrs	r3, r1
 800146a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	689b      	ldr	r3, [r3, #8]
 8001470:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001474:	d003      	beq.n	800147e <HAL_ADC_Init+0x126>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	2b01      	cmp	r3, #1
 800147c:	d104      	bne.n	8001488 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	691b      	ldr	r3, [r3, #16]
 8001482:	3b01      	subs	r3, #1
 8001484:	051b      	lsls	r3, r3, #20
 8001486:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800148e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	68fa      	ldr	r2, [r7, #12]
 8001498:	430a      	orrs	r2, r1
 800149a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	689a      	ldr	r2, [r3, #8]
 80014a2:	4b18      	ldr	r3, [pc, #96]	@ (8001504 <HAL_ADC_Init+0x1ac>)
 80014a4:	4013      	ands	r3, r2
 80014a6:	68ba      	ldr	r2, [r7, #8]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d10b      	bne.n	80014c4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2200      	movs	r2, #0
 80014b0:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014b6:	f023 0303 	bic.w	r3, r3, #3
 80014ba:	f043 0201 	orr.w	r2, r3, #1
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80014c2:	e018      	b.n	80014f6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014c8:	f023 0312 	bic.w	r3, r3, #18
 80014cc:	f043 0210 	orr.w	r2, r3, #16
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014d8:	f043 0201 	orr.w	r2, r3, #1
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80014e0:	2301      	movs	r3, #1
 80014e2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80014e4:	e007      	b.n	80014f6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014ea:	f043 0210 	orr.w	r2, r3, #16
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80014f2:	2301      	movs	r3, #1
 80014f4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80014f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3718      	adds	r7, #24
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	ffe1f7fd 	.word	0xffe1f7fd
 8001504:	ff1f0efe 	.word	0xff1f0efe

08001508 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001510:	2300      	movs	r3, #0
 8001512:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800151a:	2b01      	cmp	r3, #1
 800151c:	d101      	bne.n	8001522 <HAL_ADC_Start+0x1a>
 800151e:	2302      	movs	r3, #2
 8001520:	e098      	b.n	8001654 <HAL_ADC_Start+0x14c>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2201      	movs	r2, #1
 8001526:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f000 fad0 	bl	8001ad0 <ADC_Enable>
 8001530:	4603      	mov	r3, r0
 8001532:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001534:	7bfb      	ldrb	r3, [r7, #15]
 8001536:	2b00      	cmp	r3, #0
 8001538:	f040 8087 	bne.w	800164a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001540:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001544:	f023 0301 	bic.w	r3, r3, #1
 8001548:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a41      	ldr	r2, [pc, #260]	@ (800165c <HAL_ADC_Start+0x154>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d105      	bne.n	8001566 <HAL_ADC_Start+0x5e>
 800155a:	4b41      	ldr	r3, [pc, #260]	@ (8001660 <HAL_ADC_Start+0x158>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d115      	bne.n	8001592 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800156a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800157c:	2b00      	cmp	r3, #0
 800157e:	d026      	beq.n	80015ce <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001584:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001588:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001590:	e01d      	b.n	80015ce <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001596:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a2f      	ldr	r2, [pc, #188]	@ (8001660 <HAL_ADC_Start+0x158>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d004      	beq.n	80015b2 <HAL_ADC_Start+0xaa>
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a2b      	ldr	r2, [pc, #172]	@ (800165c <HAL_ADC_Start+0x154>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d10d      	bne.n	80015ce <HAL_ADC_Start+0xc6>
 80015b2:	4b2b      	ldr	r3, [pc, #172]	@ (8001660 <HAL_ADC_Start+0x158>)
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d007      	beq.n	80015ce <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015c2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80015c6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d006      	beq.n	80015e8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015de:	f023 0206 	bic.w	r2, r3, #6
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80015e6:	e002      	b.n	80015ee <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2200      	movs	r2, #0
 80015ec:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2200      	movs	r2, #0
 80015f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f06f 0202 	mvn.w	r2, #2
 80015fe:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800160a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800160e:	d113      	bne.n	8001638 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001614:	4a11      	ldr	r2, [pc, #68]	@ (800165c <HAL_ADC_Start+0x154>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d105      	bne.n	8001626 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800161a:	4b11      	ldr	r3, [pc, #68]	@ (8001660 <HAL_ADC_Start+0x158>)
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001622:	2b00      	cmp	r3, #0
 8001624:	d108      	bne.n	8001638 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	689a      	ldr	r2, [r3, #8]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001634:	609a      	str	r2, [r3, #8]
 8001636:	e00c      	b.n	8001652 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	689a      	ldr	r2, [r3, #8]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001646:	609a      	str	r2, [r3, #8]
 8001648:	e003      	b.n	8001652 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2200      	movs	r2, #0
 800164e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001652:	7bfb      	ldrb	r3, [r7, #15]
}
 8001654:	4618      	mov	r0, r3
 8001656:	3710      	adds	r7, #16
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	40012800 	.word	0x40012800
 8001660:	40012400 	.word	0x40012400

08001664 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800166c:	2300      	movs	r3, #0
 800166e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001676:	2b01      	cmp	r3, #1
 8001678:	d101      	bne.n	800167e <HAL_ADC_Stop+0x1a>
 800167a:	2302      	movs	r3, #2
 800167c:	e01a      	b.n	80016b4 <HAL_ADC_Stop+0x50>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2201      	movs	r2, #1
 8001682:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f000 fa7c 	bl	8001b84 <ADC_ConversionStop_Disable>
 800168c:	4603      	mov	r3, r0
 800168e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001690:	7bfb      	ldrb	r3, [r7, #15]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d109      	bne.n	80016aa <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800169a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800169e:	f023 0301 	bic.w	r3, r3, #1
 80016a2:	f043 0201 	orr.w	r2, r3, #1
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2200      	movs	r2, #0
 80016ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80016b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3710      	adds	r7, #16
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}

080016bc <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80016bc:	b590      	push	{r4, r7, lr}
 80016be:	b087      	sub	sp, #28
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80016c6:	2300      	movs	r3, #0
 80016c8:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80016ca:	2300      	movs	r3, #0
 80016cc:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80016ce:	2300      	movs	r3, #0
 80016d0:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80016d2:	f7ff fe13 	bl	80012fc <HAL_GetTick>
 80016d6:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d00b      	beq.n	80016fe <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016ea:	f043 0220 	orr.w	r2, r3, #32
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2200      	movs	r2, #0
 80016f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e0d3      	b.n	80018a6 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001708:	2b00      	cmp	r3, #0
 800170a:	d131      	bne.n	8001770 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001712:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001716:	2b00      	cmp	r3, #0
 8001718:	d12a      	bne.n	8001770 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800171a:	e021      	b.n	8001760 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001722:	d01d      	beq.n	8001760 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d007      	beq.n	800173a <HAL_ADC_PollForConversion+0x7e>
 800172a:	f7ff fde7 	bl	80012fc <HAL_GetTick>
 800172e:	4602      	mov	r2, r0
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	683a      	ldr	r2, [r7, #0]
 8001736:	429a      	cmp	r2, r3
 8001738:	d212      	bcs.n	8001760 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d10b      	bne.n	8001760 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800174c:	f043 0204 	orr.w	r2, r3, #4
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2200      	movs	r2, #0
 8001758:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 800175c:	2303      	movs	r3, #3
 800175e:	e0a2      	b.n	80018a6 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 0302 	and.w	r3, r3, #2
 800176a:	2b00      	cmp	r3, #0
 800176c:	d0d6      	beq.n	800171c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800176e:	e070      	b.n	8001852 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001770:	4b4f      	ldr	r3, [pc, #316]	@ (80018b0 <HAL_ADC_PollForConversion+0x1f4>)
 8001772:	681c      	ldr	r4, [r3, #0]
 8001774:	2002      	movs	r0, #2
 8001776:	f001 ff9b 	bl	80036b0 <HAL_RCCEx_GetPeriphCLKFreq>
 800177a:	4603      	mov	r3, r0
 800177c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	6919      	ldr	r1, [r3, #16]
 8001786:	4b4b      	ldr	r3, [pc, #300]	@ (80018b4 <HAL_ADC_PollForConversion+0x1f8>)
 8001788:	400b      	ands	r3, r1
 800178a:	2b00      	cmp	r3, #0
 800178c:	d118      	bne.n	80017c0 <HAL_ADC_PollForConversion+0x104>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	68d9      	ldr	r1, [r3, #12]
 8001794:	4b48      	ldr	r3, [pc, #288]	@ (80018b8 <HAL_ADC_PollForConversion+0x1fc>)
 8001796:	400b      	ands	r3, r1
 8001798:	2b00      	cmp	r3, #0
 800179a:	d111      	bne.n	80017c0 <HAL_ADC_PollForConversion+0x104>
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	6919      	ldr	r1, [r3, #16]
 80017a2:	4b46      	ldr	r3, [pc, #280]	@ (80018bc <HAL_ADC_PollForConversion+0x200>)
 80017a4:	400b      	ands	r3, r1
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d108      	bne.n	80017bc <HAL_ADC_PollForConversion+0x100>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	68d9      	ldr	r1, [r3, #12]
 80017b0:	4b43      	ldr	r3, [pc, #268]	@ (80018c0 <HAL_ADC_PollForConversion+0x204>)
 80017b2:	400b      	ands	r3, r1
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d101      	bne.n	80017bc <HAL_ADC_PollForConversion+0x100>
 80017b8:	2314      	movs	r3, #20
 80017ba:	e020      	b.n	80017fe <HAL_ADC_PollForConversion+0x142>
 80017bc:	2329      	movs	r3, #41	@ 0x29
 80017be:	e01e      	b.n	80017fe <HAL_ADC_PollForConversion+0x142>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	6919      	ldr	r1, [r3, #16]
 80017c6:	4b3d      	ldr	r3, [pc, #244]	@ (80018bc <HAL_ADC_PollForConversion+0x200>)
 80017c8:	400b      	ands	r3, r1
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d106      	bne.n	80017dc <HAL_ADC_PollForConversion+0x120>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	68d9      	ldr	r1, [r3, #12]
 80017d4:	4b3a      	ldr	r3, [pc, #232]	@ (80018c0 <HAL_ADC_PollForConversion+0x204>)
 80017d6:	400b      	ands	r3, r1
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d00d      	beq.n	80017f8 <HAL_ADC_PollForConversion+0x13c>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	6919      	ldr	r1, [r3, #16]
 80017e2:	4b38      	ldr	r3, [pc, #224]	@ (80018c4 <HAL_ADC_PollForConversion+0x208>)
 80017e4:	400b      	ands	r3, r1
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d108      	bne.n	80017fc <HAL_ADC_PollForConversion+0x140>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	68d9      	ldr	r1, [r3, #12]
 80017f0:	4b34      	ldr	r3, [pc, #208]	@ (80018c4 <HAL_ADC_PollForConversion+0x208>)
 80017f2:	400b      	ands	r3, r1
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d101      	bne.n	80017fc <HAL_ADC_PollForConversion+0x140>
 80017f8:	2354      	movs	r3, #84	@ 0x54
 80017fa:	e000      	b.n	80017fe <HAL_ADC_PollForConversion+0x142>
 80017fc:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80017fe:	fb02 f303 	mul.w	r3, r2, r3
 8001802:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001804:	e021      	b.n	800184a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800180c:	d01a      	beq.n	8001844 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d007      	beq.n	8001824 <HAL_ADC_PollForConversion+0x168>
 8001814:	f7ff fd72 	bl	80012fc <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	683a      	ldr	r2, [r7, #0]
 8001820:	429a      	cmp	r2, r3
 8001822:	d20f      	bcs.n	8001844 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	429a      	cmp	r2, r3
 800182a:	d90b      	bls.n	8001844 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001830:	f043 0204 	orr.w	r2, r3, #4
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2200      	movs	r2, #0
 800183c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8001840:	2303      	movs	r3, #3
 8001842:	e030      	b.n	80018a6 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	3301      	adds	r3, #1
 8001848:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	693a      	ldr	r2, [r7, #16]
 800184e:	429a      	cmp	r2, r3
 8001850:	d8d9      	bhi.n	8001806 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f06f 0212 	mvn.w	r2, #18
 800185a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001860:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001872:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001876:	d115      	bne.n	80018a4 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800187c:	2b00      	cmp	r3, #0
 800187e:	d111      	bne.n	80018a4 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001884:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001890:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d105      	bne.n	80018a4 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800189c:	f043 0201 	orr.w	r2, r3, #1
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80018a4:	2300      	movs	r3, #0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	371c      	adds	r7, #28
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd90      	pop	{r4, r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000008 	.word	0x20000008
 80018b4:	24924924 	.word	0x24924924
 80018b8:	00924924 	.word	0x00924924
 80018bc:	12492492 	.word	0x12492492
 80018c0:	00492492 	.word	0x00492492
 80018c4:	00249249 	.word	0x00249249

080018c8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	370c      	adds	r7, #12
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr

080018e0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80018e0:	b480      	push	{r7}
 80018e2:	b085      	sub	sp, #20
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
 80018e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018ea:	2300      	movs	r3, #0
 80018ec:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80018ee:	2300      	movs	r3, #0
 80018f0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d101      	bne.n	8001900 <HAL_ADC_ConfigChannel+0x20>
 80018fc:	2302      	movs	r3, #2
 80018fe:	e0dc      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1da>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2201      	movs	r2, #1
 8001904:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	2b06      	cmp	r3, #6
 800190e:	d81c      	bhi.n	800194a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	685a      	ldr	r2, [r3, #4]
 800191a:	4613      	mov	r3, r2
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	4413      	add	r3, r2
 8001920:	3b05      	subs	r3, #5
 8001922:	221f      	movs	r2, #31
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	43db      	mvns	r3, r3
 800192a:	4019      	ands	r1, r3
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	6818      	ldr	r0, [r3, #0]
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	685a      	ldr	r2, [r3, #4]
 8001934:	4613      	mov	r3, r2
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	4413      	add	r3, r2
 800193a:	3b05      	subs	r3, #5
 800193c:	fa00 f203 	lsl.w	r2, r0, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	430a      	orrs	r2, r1
 8001946:	635a      	str	r2, [r3, #52]	@ 0x34
 8001948:	e03c      	b.n	80019c4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	2b0c      	cmp	r3, #12
 8001950:	d81c      	bhi.n	800198c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685a      	ldr	r2, [r3, #4]
 800195c:	4613      	mov	r3, r2
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	4413      	add	r3, r2
 8001962:	3b23      	subs	r3, #35	@ 0x23
 8001964:	221f      	movs	r2, #31
 8001966:	fa02 f303 	lsl.w	r3, r2, r3
 800196a:	43db      	mvns	r3, r3
 800196c:	4019      	ands	r1, r3
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	6818      	ldr	r0, [r3, #0]
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	685a      	ldr	r2, [r3, #4]
 8001976:	4613      	mov	r3, r2
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	4413      	add	r3, r2
 800197c:	3b23      	subs	r3, #35	@ 0x23
 800197e:	fa00 f203 	lsl.w	r2, r0, r3
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	430a      	orrs	r2, r1
 8001988:	631a      	str	r2, [r3, #48]	@ 0x30
 800198a:	e01b      	b.n	80019c4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685a      	ldr	r2, [r3, #4]
 8001996:	4613      	mov	r3, r2
 8001998:	009b      	lsls	r3, r3, #2
 800199a:	4413      	add	r3, r2
 800199c:	3b41      	subs	r3, #65	@ 0x41
 800199e:	221f      	movs	r2, #31
 80019a0:	fa02 f303 	lsl.w	r3, r2, r3
 80019a4:	43db      	mvns	r3, r3
 80019a6:	4019      	ands	r1, r3
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	6818      	ldr	r0, [r3, #0]
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	685a      	ldr	r2, [r3, #4]
 80019b0:	4613      	mov	r3, r2
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	4413      	add	r3, r2
 80019b6:	3b41      	subs	r3, #65	@ 0x41
 80019b8:	fa00 f203 	lsl.w	r2, r0, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	430a      	orrs	r2, r1
 80019c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2b09      	cmp	r3, #9
 80019ca:	d91c      	bls.n	8001a06 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	68d9      	ldr	r1, [r3, #12]
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	4613      	mov	r3, r2
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	4413      	add	r3, r2
 80019dc:	3b1e      	subs	r3, #30
 80019de:	2207      	movs	r2, #7
 80019e0:	fa02 f303 	lsl.w	r3, r2, r3
 80019e4:	43db      	mvns	r3, r3
 80019e6:	4019      	ands	r1, r3
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	6898      	ldr	r0, [r3, #8]
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	4613      	mov	r3, r2
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	4413      	add	r3, r2
 80019f6:	3b1e      	subs	r3, #30
 80019f8:	fa00 f203 	lsl.w	r2, r0, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	430a      	orrs	r2, r1
 8001a02:	60da      	str	r2, [r3, #12]
 8001a04:	e019      	b.n	8001a3a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	6919      	ldr	r1, [r3, #16]
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	4613      	mov	r3, r2
 8001a12:	005b      	lsls	r3, r3, #1
 8001a14:	4413      	add	r3, r2
 8001a16:	2207      	movs	r2, #7
 8001a18:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1c:	43db      	mvns	r3, r3
 8001a1e:	4019      	ands	r1, r3
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	6898      	ldr	r0, [r3, #8]
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	4413      	add	r3, r2
 8001a2e:	fa00 f203 	lsl.w	r2, r0, r3
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	430a      	orrs	r2, r1
 8001a38:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	2b10      	cmp	r3, #16
 8001a40:	d003      	beq.n	8001a4a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001a46:	2b11      	cmp	r3, #17
 8001a48:	d132      	bne.n	8001ab0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a1d      	ldr	r2, [pc, #116]	@ (8001ac4 <HAL_ADC_ConfigChannel+0x1e4>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d125      	bne.n	8001aa0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d126      	bne.n	8001ab0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	689a      	ldr	r2, [r3, #8]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001a70:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	2b10      	cmp	r3, #16
 8001a78:	d11a      	bne.n	8001ab0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001a7a:	4b13      	ldr	r3, [pc, #76]	@ (8001ac8 <HAL_ADC_ConfigChannel+0x1e8>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a13      	ldr	r2, [pc, #76]	@ (8001acc <HAL_ADC_ConfigChannel+0x1ec>)
 8001a80:	fba2 2303 	umull	r2, r3, r2, r3
 8001a84:	0c9a      	lsrs	r2, r3, #18
 8001a86:	4613      	mov	r3, r2
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	4413      	add	r3, r2
 8001a8c:	005b      	lsls	r3, r3, #1
 8001a8e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001a90:	e002      	b.n	8001a98 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	3b01      	subs	r3, #1
 8001a96:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d1f9      	bne.n	8001a92 <HAL_ADC_ConfigChannel+0x1b2>
 8001a9e:	e007      	b.n	8001ab0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aa4:	f043 0220 	orr.w	r2, r3, #32
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3714      	adds	r7, #20
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bc80      	pop	{r7}
 8001ac2:	4770      	bx	lr
 8001ac4:	40012400 	.word	0x40012400
 8001ac8:	20000008 	.word	0x20000008
 8001acc:	431bde83 	.word	0x431bde83

08001ad0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001adc:	2300      	movs	r3, #0
 8001ade:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d040      	beq.n	8001b70 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	689a      	ldr	r2, [r3, #8]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f042 0201 	orr.w	r2, r2, #1
 8001afc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001afe:	4b1f      	ldr	r3, [pc, #124]	@ (8001b7c <ADC_Enable+0xac>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a1f      	ldr	r2, [pc, #124]	@ (8001b80 <ADC_Enable+0xb0>)
 8001b04:	fba2 2303 	umull	r2, r3, r2, r3
 8001b08:	0c9b      	lsrs	r3, r3, #18
 8001b0a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001b0c:	e002      	b.n	8001b14 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	3b01      	subs	r3, #1
 8001b12:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d1f9      	bne.n	8001b0e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001b1a:	f7ff fbef 	bl	80012fc <HAL_GetTick>
 8001b1e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001b20:	e01f      	b.n	8001b62 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001b22:	f7ff fbeb 	bl	80012fc <HAL_GetTick>
 8001b26:	4602      	mov	r2, r0
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d918      	bls.n	8001b62 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d011      	beq.n	8001b62 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b42:	f043 0210 	orr.w	r2, r3, #16
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b4e:	f043 0201 	orr.w	r2, r3, #1
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e007      	b.n	8001b72 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f003 0301 	and.w	r3, r3, #1
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d1d8      	bne.n	8001b22 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001b70:	2300      	movs	r3, #0
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3710      	adds	r7, #16
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	20000008 	.word	0x20000008
 8001b80:	431bde83 	.word	0x431bde83

08001b84 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d12e      	bne.n	8001bfc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	689a      	ldr	r2, [r3, #8]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f022 0201 	bic.w	r2, r2, #1
 8001bac:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001bae:	f7ff fba5 	bl	80012fc <HAL_GetTick>
 8001bb2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001bb4:	e01b      	b.n	8001bee <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001bb6:	f7ff fba1 	bl	80012fc <HAL_GetTick>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	d914      	bls.n	8001bee <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f003 0301 	and.w	r3, r3, #1
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d10d      	bne.n	8001bee <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd6:	f043 0210 	orr.w	r2, r3, #16
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001be2:	f043 0201 	orr.w	r2, r3, #1
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001bea:	2301      	movs	r3, #1
 8001bec:	e007      	b.n	8001bfe <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	f003 0301 	and.w	r3, r3, #1
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	d0dc      	beq.n	8001bb6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001bfc:	2300      	movs	r3, #0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3710      	adds	r7, #16
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
	...

08001c08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b085      	sub	sp, #20
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	f003 0307 	and.w	r3, r3, #7
 8001c16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c18:	4b0c      	ldr	r3, [pc, #48]	@ (8001c4c <__NVIC_SetPriorityGrouping+0x44>)
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c1e:	68ba      	ldr	r2, [r7, #8]
 8001c20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c24:	4013      	ands	r3, r2
 8001c26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c3a:	4a04      	ldr	r2, [pc, #16]	@ (8001c4c <__NVIC_SetPriorityGrouping+0x44>)
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	60d3      	str	r3, [r2, #12]
}
 8001c40:	bf00      	nop
 8001c42:	3714      	adds	r7, #20
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bc80      	pop	{r7}
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	e000ed00 	.word	0xe000ed00

08001c50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c54:	4b04      	ldr	r3, [pc, #16]	@ (8001c68 <__NVIC_GetPriorityGrouping+0x18>)
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	0a1b      	lsrs	r3, r3, #8
 8001c5a:	f003 0307 	and.w	r3, r3, #7
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bc80      	pop	{r7}
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	e000ed00 	.word	0xe000ed00

08001c6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	db0b      	blt.n	8001c96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c7e:	79fb      	ldrb	r3, [r7, #7]
 8001c80:	f003 021f 	and.w	r2, r3, #31
 8001c84:	4906      	ldr	r1, [pc, #24]	@ (8001ca0 <__NVIC_EnableIRQ+0x34>)
 8001c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c8a:	095b      	lsrs	r3, r3, #5
 8001c8c:	2001      	movs	r0, #1
 8001c8e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c96:	bf00      	nop
 8001c98:	370c      	adds	r7, #12
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bc80      	pop	{r7}
 8001c9e:	4770      	bx	lr
 8001ca0:	e000e100 	.word	0xe000e100

08001ca4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4603      	mov	r3, r0
 8001cac:	6039      	str	r1, [r7, #0]
 8001cae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	db0a      	blt.n	8001cce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	b2da      	uxtb	r2, r3
 8001cbc:	490c      	ldr	r1, [pc, #48]	@ (8001cf0 <__NVIC_SetPriority+0x4c>)
 8001cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc2:	0112      	lsls	r2, r2, #4
 8001cc4:	b2d2      	uxtb	r2, r2
 8001cc6:	440b      	add	r3, r1
 8001cc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ccc:	e00a      	b.n	8001ce4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	b2da      	uxtb	r2, r3
 8001cd2:	4908      	ldr	r1, [pc, #32]	@ (8001cf4 <__NVIC_SetPriority+0x50>)
 8001cd4:	79fb      	ldrb	r3, [r7, #7]
 8001cd6:	f003 030f 	and.w	r3, r3, #15
 8001cda:	3b04      	subs	r3, #4
 8001cdc:	0112      	lsls	r2, r2, #4
 8001cde:	b2d2      	uxtb	r2, r2
 8001ce0:	440b      	add	r3, r1
 8001ce2:	761a      	strb	r2, [r3, #24]
}
 8001ce4:	bf00      	nop
 8001ce6:	370c      	adds	r7, #12
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bc80      	pop	{r7}
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	e000e100 	.word	0xe000e100
 8001cf4:	e000ed00 	.word	0xe000ed00

08001cf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b089      	sub	sp, #36	@ 0x24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	60b9      	str	r1, [r7, #8]
 8001d02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	f003 0307 	and.w	r3, r3, #7
 8001d0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d0c:	69fb      	ldr	r3, [r7, #28]
 8001d0e:	f1c3 0307 	rsb	r3, r3, #7
 8001d12:	2b04      	cmp	r3, #4
 8001d14:	bf28      	it	cs
 8001d16:	2304      	movcs	r3, #4
 8001d18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	3304      	adds	r3, #4
 8001d1e:	2b06      	cmp	r3, #6
 8001d20:	d902      	bls.n	8001d28 <NVIC_EncodePriority+0x30>
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	3b03      	subs	r3, #3
 8001d26:	e000      	b.n	8001d2a <NVIC_EncodePriority+0x32>
 8001d28:	2300      	movs	r3, #0
 8001d2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	fa02 f303 	lsl.w	r3, r2, r3
 8001d36:	43da      	mvns	r2, r3
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	401a      	ands	r2, r3
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d40:	f04f 31ff 	mov.w	r1, #4294967295
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	fa01 f303 	lsl.w	r3, r1, r3
 8001d4a:	43d9      	mvns	r1, r3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d50:	4313      	orrs	r3, r2
         );
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3724      	adds	r7, #36	@ 0x24
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bc80      	pop	{r7}
 8001d5a:	4770      	bx	lr

08001d5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f7ff ff4f 	bl	8001c08 <__NVIC_SetPriorityGrouping>
}
 8001d6a:	bf00      	nop
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d72:	b580      	push	{r7, lr}
 8001d74:	b086      	sub	sp, #24
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	4603      	mov	r3, r0
 8001d7a:	60b9      	str	r1, [r7, #8]
 8001d7c:	607a      	str	r2, [r7, #4]
 8001d7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d80:	2300      	movs	r3, #0
 8001d82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d84:	f7ff ff64 	bl	8001c50 <__NVIC_GetPriorityGrouping>
 8001d88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	68b9      	ldr	r1, [r7, #8]
 8001d8e:	6978      	ldr	r0, [r7, #20]
 8001d90:	f7ff ffb2 	bl	8001cf8 <NVIC_EncodePriority>
 8001d94:	4602      	mov	r2, r0
 8001d96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d9a:	4611      	mov	r1, r2
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff ff81 	bl	8001ca4 <__NVIC_SetPriority>
}
 8001da2:	bf00      	nop
 8001da4:	3718      	adds	r7, #24
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}

08001daa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b082      	sub	sp, #8
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	4603      	mov	r3, r0
 8001db2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7ff ff57 	bl	8001c6c <__NVIC_EnableIRQ>
}
 8001dbe:	bf00      	nop
 8001dc0:	3708      	adds	r7, #8
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
	...

08001dc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b08b      	sub	sp, #44	@ 0x2c
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dda:	e169      	b.n	80020b0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ddc:	2201      	movs	r2, #1
 8001dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	69fa      	ldr	r2, [r7, #28]
 8001dec:	4013      	ands	r3, r2
 8001dee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001df0:	69ba      	ldr	r2, [r7, #24]
 8001df2:	69fb      	ldr	r3, [r7, #28]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	f040 8158 	bne.w	80020aa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	4a9a      	ldr	r2, [pc, #616]	@ (8002068 <HAL_GPIO_Init+0x2a0>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d05e      	beq.n	8001ec2 <HAL_GPIO_Init+0xfa>
 8001e04:	4a98      	ldr	r2, [pc, #608]	@ (8002068 <HAL_GPIO_Init+0x2a0>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d875      	bhi.n	8001ef6 <HAL_GPIO_Init+0x12e>
 8001e0a:	4a98      	ldr	r2, [pc, #608]	@ (800206c <HAL_GPIO_Init+0x2a4>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d058      	beq.n	8001ec2 <HAL_GPIO_Init+0xfa>
 8001e10:	4a96      	ldr	r2, [pc, #600]	@ (800206c <HAL_GPIO_Init+0x2a4>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d86f      	bhi.n	8001ef6 <HAL_GPIO_Init+0x12e>
 8001e16:	4a96      	ldr	r2, [pc, #600]	@ (8002070 <HAL_GPIO_Init+0x2a8>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d052      	beq.n	8001ec2 <HAL_GPIO_Init+0xfa>
 8001e1c:	4a94      	ldr	r2, [pc, #592]	@ (8002070 <HAL_GPIO_Init+0x2a8>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d869      	bhi.n	8001ef6 <HAL_GPIO_Init+0x12e>
 8001e22:	4a94      	ldr	r2, [pc, #592]	@ (8002074 <HAL_GPIO_Init+0x2ac>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d04c      	beq.n	8001ec2 <HAL_GPIO_Init+0xfa>
 8001e28:	4a92      	ldr	r2, [pc, #584]	@ (8002074 <HAL_GPIO_Init+0x2ac>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d863      	bhi.n	8001ef6 <HAL_GPIO_Init+0x12e>
 8001e2e:	4a92      	ldr	r2, [pc, #584]	@ (8002078 <HAL_GPIO_Init+0x2b0>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d046      	beq.n	8001ec2 <HAL_GPIO_Init+0xfa>
 8001e34:	4a90      	ldr	r2, [pc, #576]	@ (8002078 <HAL_GPIO_Init+0x2b0>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d85d      	bhi.n	8001ef6 <HAL_GPIO_Init+0x12e>
 8001e3a:	2b12      	cmp	r3, #18
 8001e3c:	d82a      	bhi.n	8001e94 <HAL_GPIO_Init+0xcc>
 8001e3e:	2b12      	cmp	r3, #18
 8001e40:	d859      	bhi.n	8001ef6 <HAL_GPIO_Init+0x12e>
 8001e42:	a201      	add	r2, pc, #4	@ (adr r2, 8001e48 <HAL_GPIO_Init+0x80>)
 8001e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e48:	08001ec3 	.word	0x08001ec3
 8001e4c:	08001e9d 	.word	0x08001e9d
 8001e50:	08001eaf 	.word	0x08001eaf
 8001e54:	08001ef1 	.word	0x08001ef1
 8001e58:	08001ef7 	.word	0x08001ef7
 8001e5c:	08001ef7 	.word	0x08001ef7
 8001e60:	08001ef7 	.word	0x08001ef7
 8001e64:	08001ef7 	.word	0x08001ef7
 8001e68:	08001ef7 	.word	0x08001ef7
 8001e6c:	08001ef7 	.word	0x08001ef7
 8001e70:	08001ef7 	.word	0x08001ef7
 8001e74:	08001ef7 	.word	0x08001ef7
 8001e78:	08001ef7 	.word	0x08001ef7
 8001e7c:	08001ef7 	.word	0x08001ef7
 8001e80:	08001ef7 	.word	0x08001ef7
 8001e84:	08001ef7 	.word	0x08001ef7
 8001e88:	08001ef7 	.word	0x08001ef7
 8001e8c:	08001ea5 	.word	0x08001ea5
 8001e90:	08001eb9 	.word	0x08001eb9
 8001e94:	4a79      	ldr	r2, [pc, #484]	@ (800207c <HAL_GPIO_Init+0x2b4>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d013      	beq.n	8001ec2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e9a:	e02c      	b.n	8001ef6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	623b      	str	r3, [r7, #32]
          break;
 8001ea2:	e029      	b.n	8001ef8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	3304      	adds	r3, #4
 8001eaa:	623b      	str	r3, [r7, #32]
          break;
 8001eac:	e024      	b.n	8001ef8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	3308      	adds	r3, #8
 8001eb4:	623b      	str	r3, [r7, #32]
          break;
 8001eb6:	e01f      	b.n	8001ef8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	330c      	adds	r3, #12
 8001ebe:	623b      	str	r3, [r7, #32]
          break;
 8001ec0:	e01a      	b.n	8001ef8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d102      	bne.n	8001ed0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001eca:	2304      	movs	r3, #4
 8001ecc:	623b      	str	r3, [r7, #32]
          break;
 8001ece:	e013      	b.n	8001ef8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d105      	bne.n	8001ee4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ed8:	2308      	movs	r3, #8
 8001eda:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	69fa      	ldr	r2, [r7, #28]
 8001ee0:	611a      	str	r2, [r3, #16]
          break;
 8001ee2:	e009      	b.n	8001ef8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ee4:	2308      	movs	r3, #8
 8001ee6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	69fa      	ldr	r2, [r7, #28]
 8001eec:	615a      	str	r2, [r3, #20]
          break;
 8001eee:	e003      	b.n	8001ef8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	623b      	str	r3, [r7, #32]
          break;
 8001ef4:	e000      	b.n	8001ef8 <HAL_GPIO_Init+0x130>
          break;
 8001ef6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ef8:	69bb      	ldr	r3, [r7, #24]
 8001efa:	2bff      	cmp	r3, #255	@ 0xff
 8001efc:	d801      	bhi.n	8001f02 <HAL_GPIO_Init+0x13a>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	e001      	b.n	8001f06 <HAL_GPIO_Init+0x13e>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	3304      	adds	r3, #4
 8001f06:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	2bff      	cmp	r3, #255	@ 0xff
 8001f0c:	d802      	bhi.n	8001f14 <HAL_GPIO_Init+0x14c>
 8001f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	e002      	b.n	8001f1a <HAL_GPIO_Init+0x152>
 8001f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f16:	3b08      	subs	r3, #8
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	210f      	movs	r1, #15
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	fa01 f303 	lsl.w	r3, r1, r3
 8001f28:	43db      	mvns	r3, r3
 8001f2a:	401a      	ands	r2, r3
 8001f2c:	6a39      	ldr	r1, [r7, #32]
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	fa01 f303 	lsl.w	r3, r1, r3
 8001f34:	431a      	orrs	r2, r3
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	f000 80b1 	beq.w	80020aa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f48:	4b4d      	ldr	r3, [pc, #308]	@ (8002080 <HAL_GPIO_Init+0x2b8>)
 8001f4a:	699b      	ldr	r3, [r3, #24]
 8001f4c:	4a4c      	ldr	r2, [pc, #304]	@ (8002080 <HAL_GPIO_Init+0x2b8>)
 8001f4e:	f043 0301 	orr.w	r3, r3, #1
 8001f52:	6193      	str	r3, [r2, #24]
 8001f54:	4b4a      	ldr	r3, [pc, #296]	@ (8002080 <HAL_GPIO_Init+0x2b8>)
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	f003 0301 	and.w	r3, r3, #1
 8001f5c:	60bb      	str	r3, [r7, #8]
 8001f5e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f60:	4a48      	ldr	r2, [pc, #288]	@ (8002084 <HAL_GPIO_Init+0x2bc>)
 8001f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f64:	089b      	lsrs	r3, r3, #2
 8001f66:	3302      	adds	r3, #2
 8001f68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f6c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f70:	f003 0303 	and.w	r3, r3, #3
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	220f      	movs	r2, #15
 8001f78:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	68fa      	ldr	r2, [r7, #12]
 8001f80:	4013      	ands	r3, r2
 8001f82:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	4a40      	ldr	r2, [pc, #256]	@ (8002088 <HAL_GPIO_Init+0x2c0>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d013      	beq.n	8001fb4 <HAL_GPIO_Init+0x1ec>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	4a3f      	ldr	r2, [pc, #252]	@ (800208c <HAL_GPIO_Init+0x2c4>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d00d      	beq.n	8001fb0 <HAL_GPIO_Init+0x1e8>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	4a3e      	ldr	r2, [pc, #248]	@ (8002090 <HAL_GPIO_Init+0x2c8>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d007      	beq.n	8001fac <HAL_GPIO_Init+0x1e4>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4a3d      	ldr	r2, [pc, #244]	@ (8002094 <HAL_GPIO_Init+0x2cc>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d101      	bne.n	8001fa8 <HAL_GPIO_Init+0x1e0>
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	e006      	b.n	8001fb6 <HAL_GPIO_Init+0x1ee>
 8001fa8:	2304      	movs	r3, #4
 8001faa:	e004      	b.n	8001fb6 <HAL_GPIO_Init+0x1ee>
 8001fac:	2302      	movs	r3, #2
 8001fae:	e002      	b.n	8001fb6 <HAL_GPIO_Init+0x1ee>
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e000      	b.n	8001fb6 <HAL_GPIO_Init+0x1ee>
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fb8:	f002 0203 	and.w	r2, r2, #3
 8001fbc:	0092      	lsls	r2, r2, #2
 8001fbe:	4093      	lsls	r3, r2
 8001fc0:	68fa      	ldr	r2, [r7, #12]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001fc6:	492f      	ldr	r1, [pc, #188]	@ (8002084 <HAL_GPIO_Init+0x2bc>)
 8001fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fca:	089b      	lsrs	r3, r3, #2
 8001fcc:	3302      	adds	r3, #2
 8001fce:	68fa      	ldr	r2, [r7, #12]
 8001fd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d006      	beq.n	8001fee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001fe0:	4b2d      	ldr	r3, [pc, #180]	@ (8002098 <HAL_GPIO_Init+0x2d0>)
 8001fe2:	689a      	ldr	r2, [r3, #8]
 8001fe4:	492c      	ldr	r1, [pc, #176]	@ (8002098 <HAL_GPIO_Init+0x2d0>)
 8001fe6:	69bb      	ldr	r3, [r7, #24]
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	608b      	str	r3, [r1, #8]
 8001fec:	e006      	b.n	8001ffc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001fee:	4b2a      	ldr	r3, [pc, #168]	@ (8002098 <HAL_GPIO_Init+0x2d0>)
 8001ff0:	689a      	ldr	r2, [r3, #8]
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	4928      	ldr	r1, [pc, #160]	@ (8002098 <HAL_GPIO_Init+0x2d0>)
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d006      	beq.n	8002016 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002008:	4b23      	ldr	r3, [pc, #140]	@ (8002098 <HAL_GPIO_Init+0x2d0>)
 800200a:	68da      	ldr	r2, [r3, #12]
 800200c:	4922      	ldr	r1, [pc, #136]	@ (8002098 <HAL_GPIO_Init+0x2d0>)
 800200e:	69bb      	ldr	r3, [r7, #24]
 8002010:	4313      	orrs	r3, r2
 8002012:	60cb      	str	r3, [r1, #12]
 8002014:	e006      	b.n	8002024 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002016:	4b20      	ldr	r3, [pc, #128]	@ (8002098 <HAL_GPIO_Init+0x2d0>)
 8002018:	68da      	ldr	r2, [r3, #12]
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	43db      	mvns	r3, r3
 800201e:	491e      	ldr	r1, [pc, #120]	@ (8002098 <HAL_GPIO_Init+0x2d0>)
 8002020:	4013      	ands	r3, r2
 8002022:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800202c:	2b00      	cmp	r3, #0
 800202e:	d006      	beq.n	800203e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002030:	4b19      	ldr	r3, [pc, #100]	@ (8002098 <HAL_GPIO_Init+0x2d0>)
 8002032:	685a      	ldr	r2, [r3, #4]
 8002034:	4918      	ldr	r1, [pc, #96]	@ (8002098 <HAL_GPIO_Init+0x2d0>)
 8002036:	69bb      	ldr	r3, [r7, #24]
 8002038:	4313      	orrs	r3, r2
 800203a:	604b      	str	r3, [r1, #4]
 800203c:	e006      	b.n	800204c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800203e:	4b16      	ldr	r3, [pc, #88]	@ (8002098 <HAL_GPIO_Init+0x2d0>)
 8002040:	685a      	ldr	r2, [r3, #4]
 8002042:	69bb      	ldr	r3, [r7, #24]
 8002044:	43db      	mvns	r3, r3
 8002046:	4914      	ldr	r1, [pc, #80]	@ (8002098 <HAL_GPIO_Init+0x2d0>)
 8002048:	4013      	ands	r3, r2
 800204a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d021      	beq.n	800209c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002058:	4b0f      	ldr	r3, [pc, #60]	@ (8002098 <HAL_GPIO_Init+0x2d0>)
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	490e      	ldr	r1, [pc, #56]	@ (8002098 <HAL_GPIO_Init+0x2d0>)
 800205e:	69bb      	ldr	r3, [r7, #24]
 8002060:	4313      	orrs	r3, r2
 8002062:	600b      	str	r3, [r1, #0]
 8002064:	e021      	b.n	80020aa <HAL_GPIO_Init+0x2e2>
 8002066:	bf00      	nop
 8002068:	10320000 	.word	0x10320000
 800206c:	10310000 	.word	0x10310000
 8002070:	10220000 	.word	0x10220000
 8002074:	10210000 	.word	0x10210000
 8002078:	10120000 	.word	0x10120000
 800207c:	10110000 	.word	0x10110000
 8002080:	40021000 	.word	0x40021000
 8002084:	40010000 	.word	0x40010000
 8002088:	40010800 	.word	0x40010800
 800208c:	40010c00 	.word	0x40010c00
 8002090:	40011000 	.word	0x40011000
 8002094:	40011400 	.word	0x40011400
 8002098:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800209c:	4b0b      	ldr	r3, [pc, #44]	@ (80020cc <HAL_GPIO_Init+0x304>)
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	43db      	mvns	r3, r3
 80020a4:	4909      	ldr	r1, [pc, #36]	@ (80020cc <HAL_GPIO_Init+0x304>)
 80020a6:	4013      	ands	r3, r2
 80020a8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80020aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ac:	3301      	adds	r3, #1
 80020ae:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b6:	fa22 f303 	lsr.w	r3, r2, r3
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	f47f ae8e 	bne.w	8001ddc <HAL_GPIO_Init+0x14>
  }
}
 80020c0:	bf00      	nop
 80020c2:	bf00      	nop
 80020c4:	372c      	adds	r7, #44	@ 0x2c
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bc80      	pop	{r7}
 80020ca:	4770      	bx	lr
 80020cc:	40010400 	.word	0x40010400

080020d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	460b      	mov	r3, r1
 80020da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	689a      	ldr	r2, [r3, #8]
 80020e0:	887b      	ldrh	r3, [r7, #2]
 80020e2:	4013      	ands	r3, r2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d002      	beq.n	80020ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80020e8:	2301      	movs	r3, #1
 80020ea:	73fb      	strb	r3, [r7, #15]
 80020ec:	e001      	b.n	80020f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80020ee:	2300      	movs	r3, #0
 80020f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80020f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3714      	adds	r7, #20
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bc80      	pop	{r7}
 80020fc:	4770      	bx	lr

080020fe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020fe:	b480      	push	{r7}
 8002100:	b083      	sub	sp, #12
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
 8002106:	460b      	mov	r3, r1
 8002108:	807b      	strh	r3, [r7, #2]
 800210a:	4613      	mov	r3, r2
 800210c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800210e:	787b      	ldrb	r3, [r7, #1]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d003      	beq.n	800211c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002114:	887a      	ldrh	r2, [r7, #2]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800211a:	e003      	b.n	8002124 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800211c:	887b      	ldrh	r3, [r7, #2]
 800211e:	041a      	lsls	r2, r3, #16
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	611a      	str	r2, [r3, #16]
}
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	bc80      	pop	{r7}
 800212c:	4770      	bx	lr
	...

08002130 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d101      	bne.n	8002142 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e12b      	b.n	800239a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002148:	b2db      	uxtb	r3, r3
 800214a:	2b00      	cmp	r3, #0
 800214c:	d106      	bne.n	800215c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f7fe ff1a 	bl	8000f90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2224      	movs	r2, #36	@ 0x24
 8002160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f022 0201 	bic.w	r2, r2, #1
 8002172:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002182:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002192:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002194:	f001 f960 	bl	8003458 <HAL_RCC_GetPCLK1Freq>
 8002198:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	4a81      	ldr	r2, [pc, #516]	@ (80023a4 <HAL_I2C_Init+0x274>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d807      	bhi.n	80021b4 <HAL_I2C_Init+0x84>
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	4a80      	ldr	r2, [pc, #512]	@ (80023a8 <HAL_I2C_Init+0x278>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	bf94      	ite	ls
 80021ac:	2301      	movls	r3, #1
 80021ae:	2300      	movhi	r3, #0
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	e006      	b.n	80021c2 <HAL_I2C_Init+0x92>
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	4a7d      	ldr	r2, [pc, #500]	@ (80023ac <HAL_I2C_Init+0x27c>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	bf94      	ite	ls
 80021bc:	2301      	movls	r3, #1
 80021be:	2300      	movhi	r3, #0
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e0e7      	b.n	800239a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	4a78      	ldr	r2, [pc, #480]	@ (80023b0 <HAL_I2C_Init+0x280>)
 80021ce:	fba2 2303 	umull	r2, r3, r2, r3
 80021d2:	0c9b      	lsrs	r3, r3, #18
 80021d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	68ba      	ldr	r2, [r7, #8]
 80021e6:	430a      	orrs	r2, r1
 80021e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	6a1b      	ldr	r3, [r3, #32]
 80021f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	4a6a      	ldr	r2, [pc, #424]	@ (80023a4 <HAL_I2C_Init+0x274>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d802      	bhi.n	8002204 <HAL_I2C_Init+0xd4>
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	3301      	adds	r3, #1
 8002202:	e009      	b.n	8002218 <HAL_I2C_Init+0xe8>
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800220a:	fb02 f303 	mul.w	r3, r2, r3
 800220e:	4a69      	ldr	r2, [pc, #420]	@ (80023b4 <HAL_I2C_Init+0x284>)
 8002210:	fba2 2303 	umull	r2, r3, r2, r3
 8002214:	099b      	lsrs	r3, r3, #6
 8002216:	3301      	adds	r3, #1
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	6812      	ldr	r2, [r2, #0]
 800221c:	430b      	orrs	r3, r1
 800221e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	69db      	ldr	r3, [r3, #28]
 8002226:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800222a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	495c      	ldr	r1, [pc, #368]	@ (80023a4 <HAL_I2C_Init+0x274>)
 8002234:	428b      	cmp	r3, r1
 8002236:	d819      	bhi.n	800226c <HAL_I2C_Init+0x13c>
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	1e59      	subs	r1, r3, #1
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	fbb1 f3f3 	udiv	r3, r1, r3
 8002246:	1c59      	adds	r1, r3, #1
 8002248:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800224c:	400b      	ands	r3, r1
 800224e:	2b00      	cmp	r3, #0
 8002250:	d00a      	beq.n	8002268 <HAL_I2C_Init+0x138>
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	1e59      	subs	r1, r3, #1
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002260:	3301      	adds	r3, #1
 8002262:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002266:	e051      	b.n	800230c <HAL_I2C_Init+0x1dc>
 8002268:	2304      	movs	r3, #4
 800226a:	e04f      	b.n	800230c <HAL_I2C_Init+0x1dc>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d111      	bne.n	8002298 <HAL_I2C_Init+0x168>
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	1e58      	subs	r0, r3, #1
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6859      	ldr	r1, [r3, #4]
 800227c:	460b      	mov	r3, r1
 800227e:	005b      	lsls	r3, r3, #1
 8002280:	440b      	add	r3, r1
 8002282:	fbb0 f3f3 	udiv	r3, r0, r3
 8002286:	3301      	adds	r3, #1
 8002288:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800228c:	2b00      	cmp	r3, #0
 800228e:	bf0c      	ite	eq
 8002290:	2301      	moveq	r3, #1
 8002292:	2300      	movne	r3, #0
 8002294:	b2db      	uxtb	r3, r3
 8002296:	e012      	b.n	80022be <HAL_I2C_Init+0x18e>
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	1e58      	subs	r0, r3, #1
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6859      	ldr	r1, [r3, #4]
 80022a0:	460b      	mov	r3, r1
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	440b      	add	r3, r1
 80022a6:	0099      	lsls	r1, r3, #2
 80022a8:	440b      	add	r3, r1
 80022aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80022ae:	3301      	adds	r3, #1
 80022b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	bf0c      	ite	eq
 80022b8:	2301      	moveq	r3, #1
 80022ba:	2300      	movne	r3, #0
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <HAL_I2C_Init+0x196>
 80022c2:	2301      	movs	r3, #1
 80022c4:	e022      	b.n	800230c <HAL_I2C_Init+0x1dc>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d10e      	bne.n	80022ec <HAL_I2C_Init+0x1bc>
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	1e58      	subs	r0, r3, #1
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6859      	ldr	r1, [r3, #4]
 80022d6:	460b      	mov	r3, r1
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	440b      	add	r3, r1
 80022dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80022e0:	3301      	adds	r3, #1
 80022e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022ea:	e00f      	b.n	800230c <HAL_I2C_Init+0x1dc>
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	1e58      	subs	r0, r3, #1
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6859      	ldr	r1, [r3, #4]
 80022f4:	460b      	mov	r3, r1
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	440b      	add	r3, r1
 80022fa:	0099      	lsls	r1, r3, #2
 80022fc:	440b      	add	r3, r1
 80022fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002302:	3301      	adds	r3, #1
 8002304:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002308:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800230c:	6879      	ldr	r1, [r7, #4]
 800230e:	6809      	ldr	r1, [r1, #0]
 8002310:	4313      	orrs	r3, r2
 8002312:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	69da      	ldr	r2, [r3, #28]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a1b      	ldr	r3, [r3, #32]
 8002326:	431a      	orrs	r2, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	430a      	orrs	r2, r1
 800232e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800233a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	6911      	ldr	r1, [r2, #16]
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	68d2      	ldr	r2, [r2, #12]
 8002346:	4311      	orrs	r1, r2
 8002348:	687a      	ldr	r2, [r7, #4]
 800234a:	6812      	ldr	r2, [r2, #0]
 800234c:	430b      	orrs	r3, r1
 800234e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	68db      	ldr	r3, [r3, #12]
 8002356:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	695a      	ldr	r2, [r3, #20]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	699b      	ldr	r3, [r3, #24]
 8002362:	431a      	orrs	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	430a      	orrs	r2, r1
 800236a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f042 0201 	orr.w	r2, r2, #1
 800237a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2220      	movs	r2, #32
 8002386:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002398:	2300      	movs	r3, #0
}
 800239a:	4618      	mov	r0, r3
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	000186a0 	.word	0x000186a0
 80023a8:	001e847f 	.word	0x001e847f
 80023ac:	003d08ff 	.word	0x003d08ff
 80023b0:	431bde83 	.word	0x431bde83
 80023b4:	10624dd3 	.word	0x10624dd3

080023b8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b088      	sub	sp, #32
 80023bc:	af02      	add	r7, sp, #8
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	607a      	str	r2, [r7, #4]
 80023c2:	461a      	mov	r2, r3
 80023c4:	460b      	mov	r3, r1
 80023c6:	817b      	strh	r3, [r7, #10]
 80023c8:	4613      	mov	r3, r2
 80023ca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80023cc:	f7fe ff96 	bl	80012fc <HAL_GetTick>
 80023d0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	2b20      	cmp	r3, #32
 80023dc:	f040 80e0 	bne.w	80025a0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	2319      	movs	r3, #25
 80023e6:	2201      	movs	r2, #1
 80023e8:	4970      	ldr	r1, [pc, #448]	@ (80025ac <HAL_I2C_Master_Transmit+0x1f4>)
 80023ea:	68f8      	ldr	r0, [r7, #12]
 80023ec:	f000 fa92 	bl	8002914 <I2C_WaitOnFlagUntilTimeout>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80023f6:	2302      	movs	r3, #2
 80023f8:	e0d3      	b.n	80025a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002400:	2b01      	cmp	r3, #1
 8002402:	d101      	bne.n	8002408 <HAL_I2C_Master_Transmit+0x50>
 8002404:	2302      	movs	r3, #2
 8002406:	e0cc      	b.n	80025a2 <HAL_I2C_Master_Transmit+0x1ea>
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2201      	movs	r2, #1
 800240c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0301 	and.w	r3, r3, #1
 800241a:	2b01      	cmp	r3, #1
 800241c:	d007      	beq.n	800242e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f042 0201 	orr.w	r2, r2, #1
 800242c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800243c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2221      	movs	r2, #33	@ 0x21
 8002442:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2210      	movs	r2, #16
 800244a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2200      	movs	r2, #0
 8002452:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	893a      	ldrh	r2, [r7, #8]
 800245e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002464:	b29a      	uxth	r2, r3
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	4a50      	ldr	r2, [pc, #320]	@ (80025b0 <HAL_I2C_Master_Transmit+0x1f8>)
 800246e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002470:	8979      	ldrh	r1, [r7, #10]
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	6a3a      	ldr	r2, [r7, #32]
 8002476:	68f8      	ldr	r0, [r7, #12]
 8002478:	f000 f9ca 	bl	8002810 <I2C_MasterRequestWrite>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e08d      	b.n	80025a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002486:	2300      	movs	r3, #0
 8002488:	613b      	str	r3, [r7, #16]
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	695b      	ldr	r3, [r3, #20]
 8002490:	613b      	str	r3, [r7, #16]
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	699b      	ldr	r3, [r3, #24]
 8002498:	613b      	str	r3, [r7, #16]
 800249a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800249c:	e066      	b.n	800256c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800249e:	697a      	ldr	r2, [r7, #20]
 80024a0:	6a39      	ldr	r1, [r7, #32]
 80024a2:	68f8      	ldr	r0, [r7, #12]
 80024a4:	f000 fb50 	bl	8002b48 <I2C_WaitOnTXEFlagUntilTimeout>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d00d      	beq.n	80024ca <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b2:	2b04      	cmp	r3, #4
 80024b4:	d107      	bne.n	80024c6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024c4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e06b      	b.n	80025a2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ce:	781a      	ldrb	r2, [r3, #0]
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024da:	1c5a      	adds	r2, r3, #1
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024e4:	b29b      	uxth	r3, r3
 80024e6:	3b01      	subs	r3, #1
 80024e8:	b29a      	uxth	r2, r3
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024f2:	3b01      	subs	r3, #1
 80024f4:	b29a      	uxth	r2, r3
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	695b      	ldr	r3, [r3, #20]
 8002500:	f003 0304 	and.w	r3, r3, #4
 8002504:	2b04      	cmp	r3, #4
 8002506:	d11b      	bne.n	8002540 <HAL_I2C_Master_Transmit+0x188>
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800250c:	2b00      	cmp	r3, #0
 800250e:	d017      	beq.n	8002540 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002514:	781a      	ldrb	r2, [r3, #0]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002520:	1c5a      	adds	r2, r3, #1
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800252a:	b29b      	uxth	r3, r3
 800252c:	3b01      	subs	r3, #1
 800252e:	b29a      	uxth	r2, r3
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002538:	3b01      	subs	r3, #1
 800253a:	b29a      	uxth	r2, r3
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002540:	697a      	ldr	r2, [r7, #20]
 8002542:	6a39      	ldr	r1, [r7, #32]
 8002544:	68f8      	ldr	r0, [r7, #12]
 8002546:	f000 fb47 	bl	8002bd8 <I2C_WaitOnBTFFlagUntilTimeout>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d00d      	beq.n	800256c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002554:	2b04      	cmp	r3, #4
 8002556:	d107      	bne.n	8002568 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002566:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e01a      	b.n	80025a2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002570:	2b00      	cmp	r3, #0
 8002572:	d194      	bne.n	800249e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002582:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2220      	movs	r2, #32
 8002588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2200      	movs	r2, #0
 8002598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800259c:	2300      	movs	r3, #0
 800259e:	e000      	b.n	80025a2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80025a0:	2302      	movs	r3, #2
  }
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3718      	adds	r7, #24
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	00100002 	.word	0x00100002
 80025b0:	ffff0000 	.word	0xffff0000

080025b4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b08a      	sub	sp, #40	@ 0x28
 80025b8:	af02      	add	r7, sp, #8
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	607a      	str	r2, [r7, #4]
 80025be:	603b      	str	r3, [r7, #0]
 80025c0:	460b      	mov	r3, r1
 80025c2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80025c4:	f7fe fe9a 	bl	80012fc <HAL_GetTick>
 80025c8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80025ca:	2300      	movs	r3, #0
 80025cc:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	2b20      	cmp	r3, #32
 80025d8:	f040 8111 	bne.w	80027fe <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	9300      	str	r3, [sp, #0]
 80025e0:	2319      	movs	r3, #25
 80025e2:	2201      	movs	r2, #1
 80025e4:	4988      	ldr	r1, [pc, #544]	@ (8002808 <HAL_I2C_IsDeviceReady+0x254>)
 80025e6:	68f8      	ldr	r0, [r7, #12]
 80025e8:	f000 f994 	bl	8002914 <I2C_WaitOnFlagUntilTimeout>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80025f2:	2302      	movs	r3, #2
 80025f4:	e104      	b.n	8002800 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d101      	bne.n	8002604 <HAL_I2C_IsDeviceReady+0x50>
 8002600:	2302      	movs	r3, #2
 8002602:	e0fd      	b.n	8002800 <HAL_I2C_IsDeviceReady+0x24c>
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2201      	movs	r2, #1
 8002608:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0301 	and.w	r3, r3, #1
 8002616:	2b01      	cmp	r3, #1
 8002618:	d007      	beq.n	800262a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f042 0201 	orr.w	r2, r2, #1
 8002628:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002638:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2224      	movs	r2, #36	@ 0x24
 800263e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2200      	movs	r2, #0
 8002646:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	4a70      	ldr	r2, [pc, #448]	@ (800280c <HAL_I2C_IsDeviceReady+0x258>)
 800264c:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800265c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	9300      	str	r3, [sp, #0]
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	2200      	movs	r2, #0
 8002666:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800266a:	68f8      	ldr	r0, [r7, #12]
 800266c:	f000 f952 	bl	8002914 <I2C_WaitOnFlagUntilTimeout>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d00d      	beq.n	8002692 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002680:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002684:	d103      	bne.n	800268e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800268c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e0b6      	b.n	8002800 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002692:	897b      	ldrh	r3, [r7, #10]
 8002694:	b2db      	uxtb	r3, r3
 8002696:	461a      	mov	r2, r3
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80026a0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80026a2:	f7fe fe2b 	bl	80012fc <HAL_GetTick>
 80026a6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	695b      	ldr	r3, [r3, #20]
 80026ae:	f003 0302 	and.w	r3, r3, #2
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	bf0c      	ite	eq
 80026b6:	2301      	moveq	r3, #1
 80026b8:	2300      	movne	r3, #0
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	695b      	ldr	r3, [r3, #20]
 80026c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026cc:	bf0c      	ite	eq
 80026ce:	2301      	moveq	r3, #1
 80026d0:	2300      	movne	r3, #0
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80026d6:	e025      	b.n	8002724 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80026d8:	f7fe fe10 	bl	80012fc <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	683a      	ldr	r2, [r7, #0]
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d302      	bcc.n	80026ee <HAL_I2C_IsDeviceReady+0x13a>
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d103      	bne.n	80026f6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	22a0      	movs	r2, #160	@ 0xa0
 80026f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	695b      	ldr	r3, [r3, #20]
 80026fc:	f003 0302 	and.w	r3, r3, #2
 8002700:	2b02      	cmp	r3, #2
 8002702:	bf0c      	ite	eq
 8002704:	2301      	moveq	r3, #1
 8002706:	2300      	movne	r3, #0
 8002708:	b2db      	uxtb	r3, r3
 800270a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	695b      	ldr	r3, [r3, #20]
 8002712:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002716:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800271a:	bf0c      	ite	eq
 800271c:	2301      	moveq	r3, #1
 800271e:	2300      	movne	r3, #0
 8002720:	b2db      	uxtb	r3, r3
 8002722:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800272a:	b2db      	uxtb	r3, r3
 800272c:	2ba0      	cmp	r3, #160	@ 0xa0
 800272e:	d005      	beq.n	800273c <HAL_I2C_IsDeviceReady+0x188>
 8002730:	7dfb      	ldrb	r3, [r7, #23]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d102      	bne.n	800273c <HAL_I2C_IsDeviceReady+0x188>
 8002736:	7dbb      	ldrb	r3, [r7, #22]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d0cd      	beq.n	80026d8 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2220      	movs	r2, #32
 8002740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	2b02      	cmp	r3, #2
 8002750:	d129      	bne.n	80027a6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002760:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002762:	2300      	movs	r3, #0
 8002764:	613b      	str	r3, [r7, #16]
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	695b      	ldr	r3, [r3, #20]
 800276c:	613b      	str	r3, [r7, #16]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	699b      	ldr	r3, [r3, #24]
 8002774:	613b      	str	r3, [r7, #16]
 8002776:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	9300      	str	r3, [sp, #0]
 800277c:	2319      	movs	r3, #25
 800277e:	2201      	movs	r2, #1
 8002780:	4921      	ldr	r1, [pc, #132]	@ (8002808 <HAL_I2C_IsDeviceReady+0x254>)
 8002782:	68f8      	ldr	r0, [r7, #12]
 8002784:	f000 f8c6 	bl	8002914 <I2C_WaitOnFlagUntilTimeout>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d001      	beq.n	8002792 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e036      	b.n	8002800 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2220      	movs	r2, #32
 8002796:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2200      	movs	r2, #0
 800279e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80027a2:	2300      	movs	r3, #0
 80027a4:	e02c      	b.n	8002800 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027b4:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80027be:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	9300      	str	r3, [sp, #0]
 80027c4:	2319      	movs	r3, #25
 80027c6:	2201      	movs	r2, #1
 80027c8:	490f      	ldr	r1, [pc, #60]	@ (8002808 <HAL_I2C_IsDeviceReady+0x254>)
 80027ca:	68f8      	ldr	r0, [r7, #12]
 80027cc:	f000 f8a2 	bl	8002914 <I2C_WaitOnFlagUntilTimeout>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e012      	b.n	8002800 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80027da:	69bb      	ldr	r3, [r7, #24]
 80027dc:	3301      	adds	r3, #1
 80027de:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80027e0:	69ba      	ldr	r2, [r7, #24]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	f4ff af32 	bcc.w	800264e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2220      	movs	r2, #32
 80027ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e000      	b.n	8002800 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80027fe:	2302      	movs	r3, #2
  }
}
 8002800:	4618      	mov	r0, r3
 8002802:	3720      	adds	r7, #32
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	00100002 	.word	0x00100002
 800280c:	ffff0000 	.word	0xffff0000

08002810 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b088      	sub	sp, #32
 8002814:	af02      	add	r7, sp, #8
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	607a      	str	r2, [r7, #4]
 800281a:	603b      	str	r3, [r7, #0]
 800281c:	460b      	mov	r3, r1
 800281e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002824:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	2b08      	cmp	r3, #8
 800282a:	d006      	beq.n	800283a <I2C_MasterRequestWrite+0x2a>
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d003      	beq.n	800283a <I2C_MasterRequestWrite+0x2a>
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002838:	d108      	bne.n	800284c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002848:	601a      	str	r2, [r3, #0]
 800284a:	e00b      	b.n	8002864 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002850:	2b12      	cmp	r3, #18
 8002852:	d107      	bne.n	8002864 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002862:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	9300      	str	r3, [sp, #0]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002870:	68f8      	ldr	r0, [r7, #12]
 8002872:	f000 f84f 	bl	8002914 <I2C_WaitOnFlagUntilTimeout>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d00d      	beq.n	8002898 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002886:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800288a:	d103      	bne.n	8002894 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002892:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002894:	2303      	movs	r3, #3
 8002896:	e035      	b.n	8002904 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	691b      	ldr	r3, [r3, #16]
 800289c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80028a0:	d108      	bne.n	80028b4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80028a2:	897b      	ldrh	r3, [r7, #10]
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	461a      	mov	r2, r3
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80028b0:	611a      	str	r2, [r3, #16]
 80028b2:	e01b      	b.n	80028ec <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80028b4:	897b      	ldrh	r3, [r7, #10]
 80028b6:	11db      	asrs	r3, r3, #7
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	f003 0306 	and.w	r3, r3, #6
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	f063 030f 	orn	r3, r3, #15
 80028c4:	b2da      	uxtb	r2, r3
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	490e      	ldr	r1, [pc, #56]	@ (800290c <I2C_MasterRequestWrite+0xfc>)
 80028d2:	68f8      	ldr	r0, [r7, #12]
 80028d4:	f000 f898 	bl	8002a08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e010      	b.n	8002904 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80028e2:	897b      	ldrh	r3, [r7, #10]
 80028e4:	b2da      	uxtb	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	4907      	ldr	r1, [pc, #28]	@ (8002910 <I2C_MasterRequestWrite+0x100>)
 80028f2:	68f8      	ldr	r0, [r7, #12]
 80028f4:	f000 f888 	bl	8002a08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d001      	beq.n	8002902 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e000      	b.n	8002904 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002902:	2300      	movs	r3, #0
}
 8002904:	4618      	mov	r0, r3
 8002906:	3718      	adds	r7, #24
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	00010008 	.word	0x00010008
 8002910:	00010002 	.word	0x00010002

08002914 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b084      	sub	sp, #16
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	603b      	str	r3, [r7, #0]
 8002920:	4613      	mov	r3, r2
 8002922:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002924:	e048      	b.n	80029b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800292c:	d044      	beq.n	80029b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800292e:	f7fe fce5 	bl	80012fc <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	683a      	ldr	r2, [r7, #0]
 800293a:	429a      	cmp	r2, r3
 800293c:	d302      	bcc.n	8002944 <I2C_WaitOnFlagUntilTimeout+0x30>
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d139      	bne.n	80029b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	0c1b      	lsrs	r3, r3, #16
 8002948:	b2db      	uxtb	r3, r3
 800294a:	2b01      	cmp	r3, #1
 800294c:	d10d      	bne.n	800296a <I2C_WaitOnFlagUntilTimeout+0x56>
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	695b      	ldr	r3, [r3, #20]
 8002954:	43da      	mvns	r2, r3
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	4013      	ands	r3, r2
 800295a:	b29b      	uxth	r3, r3
 800295c:	2b00      	cmp	r3, #0
 800295e:	bf0c      	ite	eq
 8002960:	2301      	moveq	r3, #1
 8002962:	2300      	movne	r3, #0
 8002964:	b2db      	uxtb	r3, r3
 8002966:	461a      	mov	r2, r3
 8002968:	e00c      	b.n	8002984 <I2C_WaitOnFlagUntilTimeout+0x70>
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	699b      	ldr	r3, [r3, #24]
 8002970:	43da      	mvns	r2, r3
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	4013      	ands	r3, r2
 8002976:	b29b      	uxth	r3, r3
 8002978:	2b00      	cmp	r3, #0
 800297a:	bf0c      	ite	eq
 800297c:	2301      	moveq	r3, #1
 800297e:	2300      	movne	r3, #0
 8002980:	b2db      	uxtb	r3, r3
 8002982:	461a      	mov	r2, r3
 8002984:	79fb      	ldrb	r3, [r7, #7]
 8002986:	429a      	cmp	r2, r3
 8002988:	d116      	bne.n	80029b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2200      	movs	r2, #0
 800298e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2220      	movs	r2, #32
 8002994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a4:	f043 0220 	orr.w	r2, r3, #32
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e023      	b.n	8002a00 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	0c1b      	lsrs	r3, r3, #16
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d10d      	bne.n	80029de <I2C_WaitOnFlagUntilTimeout+0xca>
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	695b      	ldr	r3, [r3, #20]
 80029c8:	43da      	mvns	r2, r3
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	4013      	ands	r3, r2
 80029ce:	b29b      	uxth	r3, r3
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	bf0c      	ite	eq
 80029d4:	2301      	moveq	r3, #1
 80029d6:	2300      	movne	r3, #0
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	461a      	mov	r2, r3
 80029dc:	e00c      	b.n	80029f8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	699b      	ldr	r3, [r3, #24]
 80029e4:	43da      	mvns	r2, r3
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	4013      	ands	r3, r2
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	bf0c      	ite	eq
 80029f0:	2301      	moveq	r3, #1
 80029f2:	2300      	movne	r3, #0
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	461a      	mov	r2, r3
 80029f8:	79fb      	ldrb	r3, [r7, #7]
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d093      	beq.n	8002926 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3710      	adds	r7, #16
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	60f8      	str	r0, [r7, #12]
 8002a10:	60b9      	str	r1, [r7, #8]
 8002a12:	607a      	str	r2, [r7, #4]
 8002a14:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a16:	e071      	b.n	8002afc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	695b      	ldr	r3, [r3, #20]
 8002a1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a26:	d123      	bne.n	8002a70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a36:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002a40:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2200      	movs	r2, #0
 8002a46:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2220      	movs	r2, #32
 8002a4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5c:	f043 0204 	orr.w	r2, r3, #4
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e067      	b.n	8002b40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a76:	d041      	beq.n	8002afc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a78:	f7fe fc40 	bl	80012fc <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d302      	bcc.n	8002a8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d136      	bne.n	8002afc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	0c1b      	lsrs	r3, r3, #16
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d10c      	bne.n	8002ab2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	43da      	mvns	r2, r3
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	bf14      	ite	ne
 8002aaa:	2301      	movne	r3, #1
 8002aac:	2300      	moveq	r3, #0
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	e00b      	b.n	8002aca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	43da      	mvns	r2, r3
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	4013      	ands	r3, r2
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	bf14      	ite	ne
 8002ac4:	2301      	movne	r3, #1
 8002ac6:	2300      	moveq	r3, #0
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d016      	beq.n	8002afc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2220      	movs	r2, #32
 8002ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae8:	f043 0220 	orr.w	r2, r3, #32
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2200      	movs	r2, #0
 8002af4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e021      	b.n	8002b40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	0c1b      	lsrs	r3, r3, #16
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d10c      	bne.n	8002b20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	695b      	ldr	r3, [r3, #20]
 8002b0c:	43da      	mvns	r2, r3
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	4013      	ands	r3, r2
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	bf14      	ite	ne
 8002b18:	2301      	movne	r3, #1
 8002b1a:	2300      	moveq	r3, #0
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	e00b      	b.n	8002b38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	699b      	ldr	r3, [r3, #24]
 8002b26:	43da      	mvns	r2, r3
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	b29b      	uxth	r3, r3
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	bf14      	ite	ne
 8002b32:	2301      	movne	r3, #1
 8002b34:	2300      	moveq	r3, #0
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	f47f af6d 	bne.w	8002a18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002b3e:	2300      	movs	r3, #0
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3710      	adds	r7, #16
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b084      	sub	sp, #16
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	60f8      	str	r0, [r7, #12]
 8002b50:	60b9      	str	r1, [r7, #8]
 8002b52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b54:	e034      	b.n	8002bc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002b56:	68f8      	ldr	r0, [r7, #12]
 8002b58:	f000 f886 	bl	8002c68 <I2C_IsAcknowledgeFailed>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d001      	beq.n	8002b66 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e034      	b.n	8002bd0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b6c:	d028      	beq.n	8002bc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b6e:	f7fe fbc5 	bl	80012fc <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	68ba      	ldr	r2, [r7, #8]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d302      	bcc.n	8002b84 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d11d      	bne.n	8002bc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b8e:	2b80      	cmp	r3, #128	@ 0x80
 8002b90:	d016      	beq.n	8002bc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2200      	movs	r2, #0
 8002b96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2220      	movs	r2, #32
 8002b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bac:	f043 0220 	orr.w	r2, r3, #32
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e007      	b.n	8002bd0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	695b      	ldr	r3, [r3, #20]
 8002bc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bca:	2b80      	cmp	r3, #128	@ 0x80
 8002bcc:	d1c3      	bne.n	8002b56 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002bce:	2300      	movs	r3, #0
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3710      	adds	r7, #16
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002be4:	e034      	b.n	8002c50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002be6:	68f8      	ldr	r0, [r7, #12]
 8002be8:	f000 f83e 	bl	8002c68 <I2C_IsAcknowledgeFailed>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d001      	beq.n	8002bf6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e034      	b.n	8002c60 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bfc:	d028      	beq.n	8002c50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bfe:	f7fe fb7d 	bl	80012fc <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	68ba      	ldr	r2, [r7, #8]
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d302      	bcc.n	8002c14 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d11d      	bne.n	8002c50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	695b      	ldr	r3, [r3, #20]
 8002c1a:	f003 0304 	and.w	r3, r3, #4
 8002c1e:	2b04      	cmp	r3, #4
 8002c20:	d016      	beq.n	8002c50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2200      	movs	r2, #0
 8002c26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2220      	movs	r2, #32
 8002c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c3c:	f043 0220 	orr.w	r2, r3, #32
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2200      	movs	r2, #0
 8002c48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e007      	b.n	8002c60 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	695b      	ldr	r3, [r3, #20]
 8002c56:	f003 0304 	and.w	r3, r3, #4
 8002c5a:	2b04      	cmp	r3, #4
 8002c5c:	d1c3      	bne.n	8002be6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002c5e:	2300      	movs	r3, #0
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3710      	adds	r7, #16
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	695b      	ldr	r3, [r3, #20]
 8002c76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c7e:	d11b      	bne.n	8002cb8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002c88:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2220      	movs	r2, #32
 8002c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca4:	f043 0204 	orr.w	r2, r3, #4
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e000      	b.n	8002cba <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002cb8:	2300      	movs	r3, #0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	370c      	adds	r7, #12
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bc80      	pop	{r7}
 8002cc2:	4770      	bx	lr

08002cc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b086      	sub	sp, #24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d101      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e272      	b.n	80031bc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0301 	and.w	r3, r3, #1
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	f000 8087 	beq.w	8002df2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ce4:	4b92      	ldr	r3, [pc, #584]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f003 030c 	and.w	r3, r3, #12
 8002cec:	2b04      	cmp	r3, #4
 8002cee:	d00c      	beq.n	8002d0a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002cf0:	4b8f      	ldr	r3, [pc, #572]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f003 030c 	and.w	r3, r3, #12
 8002cf8:	2b08      	cmp	r3, #8
 8002cfa:	d112      	bne.n	8002d22 <HAL_RCC_OscConfig+0x5e>
 8002cfc:	4b8c      	ldr	r3, [pc, #560]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d08:	d10b      	bne.n	8002d22 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d0a:	4b89      	ldr	r3, [pc, #548]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d06c      	beq.n	8002df0 <HAL_RCC_OscConfig+0x12c>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d168      	bne.n	8002df0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e24c      	b.n	80031bc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d2a:	d106      	bne.n	8002d3a <HAL_RCC_OscConfig+0x76>
 8002d2c:	4b80      	ldr	r3, [pc, #512]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a7f      	ldr	r2, [pc, #508]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002d32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d36:	6013      	str	r3, [r2, #0]
 8002d38:	e02e      	b.n	8002d98 <HAL_RCC_OscConfig+0xd4>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d10c      	bne.n	8002d5c <HAL_RCC_OscConfig+0x98>
 8002d42:	4b7b      	ldr	r3, [pc, #492]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a7a      	ldr	r2, [pc, #488]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002d48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d4c:	6013      	str	r3, [r2, #0]
 8002d4e:	4b78      	ldr	r3, [pc, #480]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a77      	ldr	r2, [pc, #476]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002d54:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d58:	6013      	str	r3, [r2, #0]
 8002d5a:	e01d      	b.n	8002d98 <HAL_RCC_OscConfig+0xd4>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d64:	d10c      	bne.n	8002d80 <HAL_RCC_OscConfig+0xbc>
 8002d66:	4b72      	ldr	r3, [pc, #456]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a71      	ldr	r2, [pc, #452]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002d6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d70:	6013      	str	r3, [r2, #0]
 8002d72:	4b6f      	ldr	r3, [pc, #444]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a6e      	ldr	r2, [pc, #440]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002d78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d7c:	6013      	str	r3, [r2, #0]
 8002d7e:	e00b      	b.n	8002d98 <HAL_RCC_OscConfig+0xd4>
 8002d80:	4b6b      	ldr	r3, [pc, #428]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a6a      	ldr	r2, [pc, #424]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002d86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d8a:	6013      	str	r3, [r2, #0]
 8002d8c:	4b68      	ldr	r3, [pc, #416]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a67      	ldr	r2, [pc, #412]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002d92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d96:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d013      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da0:	f7fe faac 	bl	80012fc <HAL_GetTick>
 8002da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002da6:	e008      	b.n	8002dba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002da8:	f7fe faa8 	bl	80012fc <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b64      	cmp	r3, #100	@ 0x64
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e200      	b.n	80031bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dba:	4b5d      	ldr	r3, [pc, #372]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d0f0      	beq.n	8002da8 <HAL_RCC_OscConfig+0xe4>
 8002dc6:	e014      	b.n	8002df2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc8:	f7fe fa98 	bl	80012fc <HAL_GetTick>
 8002dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dce:	e008      	b.n	8002de2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dd0:	f7fe fa94 	bl	80012fc <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	2b64      	cmp	r3, #100	@ 0x64
 8002ddc:	d901      	bls.n	8002de2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e1ec      	b.n	80031bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002de2:	4b53      	ldr	r3, [pc, #332]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d1f0      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x10c>
 8002dee:	e000      	b.n	8002df2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002df0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0302 	and.w	r3, r3, #2
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d063      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002dfe:	4b4c      	ldr	r3, [pc, #304]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	f003 030c 	and.w	r3, r3, #12
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d00b      	beq.n	8002e22 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002e0a:	4b49      	ldr	r3, [pc, #292]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	f003 030c 	and.w	r3, r3, #12
 8002e12:	2b08      	cmp	r3, #8
 8002e14:	d11c      	bne.n	8002e50 <HAL_RCC_OscConfig+0x18c>
 8002e16:	4b46      	ldr	r3, [pc, #280]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d116      	bne.n	8002e50 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e22:	4b43      	ldr	r3, [pc, #268]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0302 	and.w	r3, r3, #2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d005      	beq.n	8002e3a <HAL_RCC_OscConfig+0x176>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d001      	beq.n	8002e3a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e1c0      	b.n	80031bc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e3a:	4b3d      	ldr	r3, [pc, #244]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	695b      	ldr	r3, [r3, #20]
 8002e46:	00db      	lsls	r3, r3, #3
 8002e48:	4939      	ldr	r1, [pc, #228]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e4e:	e03a      	b.n	8002ec6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	691b      	ldr	r3, [r3, #16]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d020      	beq.n	8002e9a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e58:	4b36      	ldr	r3, [pc, #216]	@ (8002f34 <HAL_RCC_OscConfig+0x270>)
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e5e:	f7fe fa4d 	bl	80012fc <HAL_GetTick>
 8002e62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e64:	e008      	b.n	8002e78 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e66:	f7fe fa49 	bl	80012fc <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	d901      	bls.n	8002e78 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002e74:	2303      	movs	r3, #3
 8002e76:	e1a1      	b.n	80031bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e78:	4b2d      	ldr	r3, [pc, #180]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0302 	and.w	r3, r3, #2
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d0f0      	beq.n	8002e66 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e84:	4b2a      	ldr	r3, [pc, #168]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	695b      	ldr	r3, [r3, #20]
 8002e90:	00db      	lsls	r3, r3, #3
 8002e92:	4927      	ldr	r1, [pc, #156]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002e94:	4313      	orrs	r3, r2
 8002e96:	600b      	str	r3, [r1, #0]
 8002e98:	e015      	b.n	8002ec6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e9a:	4b26      	ldr	r3, [pc, #152]	@ (8002f34 <HAL_RCC_OscConfig+0x270>)
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea0:	f7fe fa2c 	bl	80012fc <HAL_GetTick>
 8002ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ea6:	e008      	b.n	8002eba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ea8:	f7fe fa28 	bl	80012fc <HAL_GetTick>
 8002eac:	4602      	mov	r2, r0
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d901      	bls.n	8002eba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e180      	b.n	80031bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002eba:	4b1d      	ldr	r3, [pc, #116]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0302 	and.w	r3, r3, #2
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d1f0      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0308 	and.w	r3, r3, #8
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d03a      	beq.n	8002f48 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	699b      	ldr	r3, [r3, #24]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d019      	beq.n	8002f0e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002eda:	4b17      	ldr	r3, [pc, #92]	@ (8002f38 <HAL_RCC_OscConfig+0x274>)
 8002edc:	2201      	movs	r2, #1
 8002ede:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ee0:	f7fe fa0c 	bl	80012fc <HAL_GetTick>
 8002ee4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ee6:	e008      	b.n	8002efa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ee8:	f7fe fa08 	bl	80012fc <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	2b02      	cmp	r3, #2
 8002ef4:	d901      	bls.n	8002efa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	e160      	b.n	80031bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002efa:	4b0d      	ldr	r3, [pc, #52]	@ (8002f30 <HAL_RCC_OscConfig+0x26c>)
 8002efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002efe:	f003 0302 	and.w	r3, r3, #2
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d0f0      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002f06:	2001      	movs	r0, #1
 8002f08:	f000 fafe 	bl	8003508 <RCC_Delay>
 8002f0c:	e01c      	b.n	8002f48 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f0e:	4b0a      	ldr	r3, [pc, #40]	@ (8002f38 <HAL_RCC_OscConfig+0x274>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f14:	f7fe f9f2 	bl	80012fc <HAL_GetTick>
 8002f18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f1a:	e00f      	b.n	8002f3c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f1c:	f7fe f9ee 	bl	80012fc <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d908      	bls.n	8002f3c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e146      	b.n	80031bc <HAL_RCC_OscConfig+0x4f8>
 8002f2e:	bf00      	nop
 8002f30:	40021000 	.word	0x40021000
 8002f34:	42420000 	.word	0x42420000
 8002f38:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f3c:	4b92      	ldr	r3, [pc, #584]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8002f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f40:	f003 0302 	and.w	r3, r3, #2
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d1e9      	bne.n	8002f1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0304 	and.w	r3, r3, #4
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	f000 80a6 	beq.w	80030a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f56:	2300      	movs	r3, #0
 8002f58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f5a:	4b8b      	ldr	r3, [pc, #556]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8002f5c:	69db      	ldr	r3, [r3, #28]
 8002f5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d10d      	bne.n	8002f82 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f66:	4b88      	ldr	r3, [pc, #544]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8002f68:	69db      	ldr	r3, [r3, #28]
 8002f6a:	4a87      	ldr	r2, [pc, #540]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8002f6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f70:	61d3      	str	r3, [r2, #28]
 8002f72:	4b85      	ldr	r3, [pc, #532]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8002f74:	69db      	ldr	r3, [r3, #28]
 8002f76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f7a:	60bb      	str	r3, [r7, #8]
 8002f7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f82:	4b82      	ldr	r3, [pc, #520]	@ (800318c <HAL_RCC_OscConfig+0x4c8>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d118      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f8e:	4b7f      	ldr	r3, [pc, #508]	@ (800318c <HAL_RCC_OscConfig+0x4c8>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a7e      	ldr	r2, [pc, #504]	@ (800318c <HAL_RCC_OscConfig+0x4c8>)
 8002f94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f9a:	f7fe f9af 	bl	80012fc <HAL_GetTick>
 8002f9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fa0:	e008      	b.n	8002fb4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fa2:	f7fe f9ab 	bl	80012fc <HAL_GetTick>
 8002fa6:	4602      	mov	r2, r0
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	2b64      	cmp	r3, #100	@ 0x64
 8002fae:	d901      	bls.n	8002fb4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	e103      	b.n	80031bc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fb4:	4b75      	ldr	r3, [pc, #468]	@ (800318c <HAL_RCC_OscConfig+0x4c8>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d0f0      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d106      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x312>
 8002fc8:	4b6f      	ldr	r3, [pc, #444]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8002fca:	6a1b      	ldr	r3, [r3, #32]
 8002fcc:	4a6e      	ldr	r2, [pc, #440]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8002fce:	f043 0301 	orr.w	r3, r3, #1
 8002fd2:	6213      	str	r3, [r2, #32]
 8002fd4:	e02d      	b.n	8003032 <HAL_RCC_OscConfig+0x36e>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d10c      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x334>
 8002fde:	4b6a      	ldr	r3, [pc, #424]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8002fe0:	6a1b      	ldr	r3, [r3, #32]
 8002fe2:	4a69      	ldr	r2, [pc, #420]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8002fe4:	f023 0301 	bic.w	r3, r3, #1
 8002fe8:	6213      	str	r3, [r2, #32]
 8002fea:	4b67      	ldr	r3, [pc, #412]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8002fec:	6a1b      	ldr	r3, [r3, #32]
 8002fee:	4a66      	ldr	r2, [pc, #408]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8002ff0:	f023 0304 	bic.w	r3, r3, #4
 8002ff4:	6213      	str	r3, [r2, #32]
 8002ff6:	e01c      	b.n	8003032 <HAL_RCC_OscConfig+0x36e>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	2b05      	cmp	r3, #5
 8002ffe:	d10c      	bne.n	800301a <HAL_RCC_OscConfig+0x356>
 8003000:	4b61      	ldr	r3, [pc, #388]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8003002:	6a1b      	ldr	r3, [r3, #32]
 8003004:	4a60      	ldr	r2, [pc, #384]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8003006:	f043 0304 	orr.w	r3, r3, #4
 800300a:	6213      	str	r3, [r2, #32]
 800300c:	4b5e      	ldr	r3, [pc, #376]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 800300e:	6a1b      	ldr	r3, [r3, #32]
 8003010:	4a5d      	ldr	r2, [pc, #372]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8003012:	f043 0301 	orr.w	r3, r3, #1
 8003016:	6213      	str	r3, [r2, #32]
 8003018:	e00b      	b.n	8003032 <HAL_RCC_OscConfig+0x36e>
 800301a:	4b5b      	ldr	r3, [pc, #364]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 800301c:	6a1b      	ldr	r3, [r3, #32]
 800301e:	4a5a      	ldr	r2, [pc, #360]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8003020:	f023 0301 	bic.w	r3, r3, #1
 8003024:	6213      	str	r3, [r2, #32]
 8003026:	4b58      	ldr	r3, [pc, #352]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8003028:	6a1b      	ldr	r3, [r3, #32]
 800302a:	4a57      	ldr	r2, [pc, #348]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 800302c:	f023 0304 	bic.w	r3, r3, #4
 8003030:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d015      	beq.n	8003066 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800303a:	f7fe f95f 	bl	80012fc <HAL_GetTick>
 800303e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003040:	e00a      	b.n	8003058 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003042:	f7fe f95b 	bl	80012fc <HAL_GetTick>
 8003046:	4602      	mov	r2, r0
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003050:	4293      	cmp	r3, r2
 8003052:	d901      	bls.n	8003058 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e0b1      	b.n	80031bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003058:	4b4b      	ldr	r3, [pc, #300]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 800305a:	6a1b      	ldr	r3, [r3, #32]
 800305c:	f003 0302 	and.w	r3, r3, #2
 8003060:	2b00      	cmp	r3, #0
 8003062:	d0ee      	beq.n	8003042 <HAL_RCC_OscConfig+0x37e>
 8003064:	e014      	b.n	8003090 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003066:	f7fe f949 	bl	80012fc <HAL_GetTick>
 800306a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800306c:	e00a      	b.n	8003084 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800306e:	f7fe f945 	bl	80012fc <HAL_GetTick>
 8003072:	4602      	mov	r2, r0
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	f241 3288 	movw	r2, #5000	@ 0x1388
 800307c:	4293      	cmp	r3, r2
 800307e:	d901      	bls.n	8003084 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003080:	2303      	movs	r3, #3
 8003082:	e09b      	b.n	80031bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003084:	4b40      	ldr	r3, [pc, #256]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8003086:	6a1b      	ldr	r3, [r3, #32]
 8003088:	f003 0302 	and.w	r3, r3, #2
 800308c:	2b00      	cmp	r3, #0
 800308e:	d1ee      	bne.n	800306e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003090:	7dfb      	ldrb	r3, [r7, #23]
 8003092:	2b01      	cmp	r3, #1
 8003094:	d105      	bne.n	80030a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003096:	4b3c      	ldr	r3, [pc, #240]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8003098:	69db      	ldr	r3, [r3, #28]
 800309a:	4a3b      	ldr	r2, [pc, #236]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 800309c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	69db      	ldr	r3, [r3, #28]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	f000 8087 	beq.w	80031ba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030ac:	4b36      	ldr	r3, [pc, #216]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f003 030c 	and.w	r3, r3, #12
 80030b4:	2b08      	cmp	r3, #8
 80030b6:	d061      	beq.n	800317c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	69db      	ldr	r3, [r3, #28]
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d146      	bne.n	800314e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030c0:	4b33      	ldr	r3, [pc, #204]	@ (8003190 <HAL_RCC_OscConfig+0x4cc>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030c6:	f7fe f919 	bl	80012fc <HAL_GetTick>
 80030ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030cc:	e008      	b.n	80030e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030ce:	f7fe f915 	bl	80012fc <HAL_GetTick>
 80030d2:	4602      	mov	r2, r0
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	2b02      	cmp	r3, #2
 80030da:	d901      	bls.n	80030e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80030dc:	2303      	movs	r3, #3
 80030de:	e06d      	b.n	80031bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030e0:	4b29      	ldr	r3, [pc, #164]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d1f0      	bne.n	80030ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6a1b      	ldr	r3, [r3, #32]
 80030f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030f4:	d108      	bne.n	8003108 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80030f6:	4b24      	ldr	r3, [pc, #144]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	4921      	ldr	r1, [pc, #132]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8003104:	4313      	orrs	r3, r2
 8003106:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003108:	4b1f      	ldr	r3, [pc, #124]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6a19      	ldr	r1, [r3, #32]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003118:	430b      	orrs	r3, r1
 800311a:	491b      	ldr	r1, [pc, #108]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 800311c:	4313      	orrs	r3, r2
 800311e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003120:	4b1b      	ldr	r3, [pc, #108]	@ (8003190 <HAL_RCC_OscConfig+0x4cc>)
 8003122:	2201      	movs	r2, #1
 8003124:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003126:	f7fe f8e9 	bl	80012fc <HAL_GetTick>
 800312a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800312c:	e008      	b.n	8003140 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800312e:	f7fe f8e5 	bl	80012fc <HAL_GetTick>
 8003132:	4602      	mov	r2, r0
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	2b02      	cmp	r3, #2
 800313a:	d901      	bls.n	8003140 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	e03d      	b.n	80031bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003140:	4b11      	ldr	r3, [pc, #68]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d0f0      	beq.n	800312e <HAL_RCC_OscConfig+0x46a>
 800314c:	e035      	b.n	80031ba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800314e:	4b10      	ldr	r3, [pc, #64]	@ (8003190 <HAL_RCC_OscConfig+0x4cc>)
 8003150:	2200      	movs	r2, #0
 8003152:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003154:	f7fe f8d2 	bl	80012fc <HAL_GetTick>
 8003158:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800315a:	e008      	b.n	800316e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800315c:	f7fe f8ce 	bl	80012fc <HAL_GetTick>
 8003160:	4602      	mov	r2, r0
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	2b02      	cmp	r3, #2
 8003168:	d901      	bls.n	800316e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	e026      	b.n	80031bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800316e:	4b06      	ldr	r3, [pc, #24]	@ (8003188 <HAL_RCC_OscConfig+0x4c4>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d1f0      	bne.n	800315c <HAL_RCC_OscConfig+0x498>
 800317a:	e01e      	b.n	80031ba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	69db      	ldr	r3, [r3, #28]
 8003180:	2b01      	cmp	r3, #1
 8003182:	d107      	bne.n	8003194 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e019      	b.n	80031bc <HAL_RCC_OscConfig+0x4f8>
 8003188:	40021000 	.word	0x40021000
 800318c:	40007000 	.word	0x40007000
 8003190:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003194:	4b0b      	ldr	r3, [pc, #44]	@ (80031c4 <HAL_RCC_OscConfig+0x500>)
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6a1b      	ldr	r3, [r3, #32]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d106      	bne.n	80031b6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031b2:	429a      	cmp	r2, r3
 80031b4:	d001      	beq.n	80031ba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e000      	b.n	80031bc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80031ba:	2300      	movs	r3, #0
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3718      	adds	r7, #24
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	40021000 	.word	0x40021000

080031c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d101      	bne.n	80031dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	e0d0      	b.n	800337e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80031dc:	4b6a      	ldr	r3, [pc, #424]	@ (8003388 <HAL_RCC_ClockConfig+0x1c0>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0307 	and.w	r3, r3, #7
 80031e4:	683a      	ldr	r2, [r7, #0]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d910      	bls.n	800320c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031ea:	4b67      	ldr	r3, [pc, #412]	@ (8003388 <HAL_RCC_ClockConfig+0x1c0>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f023 0207 	bic.w	r2, r3, #7
 80031f2:	4965      	ldr	r1, [pc, #404]	@ (8003388 <HAL_RCC_ClockConfig+0x1c0>)
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031fa:	4b63      	ldr	r3, [pc, #396]	@ (8003388 <HAL_RCC_ClockConfig+0x1c0>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0307 	and.w	r3, r3, #7
 8003202:	683a      	ldr	r2, [r7, #0]
 8003204:	429a      	cmp	r2, r3
 8003206:	d001      	beq.n	800320c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e0b8      	b.n	800337e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 0302 	and.w	r3, r3, #2
 8003214:	2b00      	cmp	r3, #0
 8003216:	d020      	beq.n	800325a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0304 	and.w	r3, r3, #4
 8003220:	2b00      	cmp	r3, #0
 8003222:	d005      	beq.n	8003230 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003224:	4b59      	ldr	r3, [pc, #356]	@ (800338c <HAL_RCC_ClockConfig+0x1c4>)
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	4a58      	ldr	r2, [pc, #352]	@ (800338c <HAL_RCC_ClockConfig+0x1c4>)
 800322a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800322e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0308 	and.w	r3, r3, #8
 8003238:	2b00      	cmp	r3, #0
 800323a:	d005      	beq.n	8003248 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800323c:	4b53      	ldr	r3, [pc, #332]	@ (800338c <HAL_RCC_ClockConfig+0x1c4>)
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	4a52      	ldr	r2, [pc, #328]	@ (800338c <HAL_RCC_ClockConfig+0x1c4>)
 8003242:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003246:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003248:	4b50      	ldr	r3, [pc, #320]	@ (800338c <HAL_RCC_ClockConfig+0x1c4>)
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	494d      	ldr	r1, [pc, #308]	@ (800338c <HAL_RCC_ClockConfig+0x1c4>)
 8003256:	4313      	orrs	r3, r2
 8003258:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 0301 	and.w	r3, r3, #1
 8003262:	2b00      	cmp	r3, #0
 8003264:	d040      	beq.n	80032e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	2b01      	cmp	r3, #1
 800326c:	d107      	bne.n	800327e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800326e:	4b47      	ldr	r3, [pc, #284]	@ (800338c <HAL_RCC_ClockConfig+0x1c4>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d115      	bne.n	80032a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e07f      	b.n	800337e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	2b02      	cmp	r3, #2
 8003284:	d107      	bne.n	8003296 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003286:	4b41      	ldr	r3, [pc, #260]	@ (800338c <HAL_RCC_ClockConfig+0x1c4>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d109      	bne.n	80032a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e073      	b.n	800337e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003296:	4b3d      	ldr	r3, [pc, #244]	@ (800338c <HAL_RCC_ClockConfig+0x1c4>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0302 	and.w	r3, r3, #2
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d101      	bne.n	80032a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e06b      	b.n	800337e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032a6:	4b39      	ldr	r3, [pc, #228]	@ (800338c <HAL_RCC_ClockConfig+0x1c4>)
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f023 0203 	bic.w	r2, r3, #3
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	4936      	ldr	r1, [pc, #216]	@ (800338c <HAL_RCC_ClockConfig+0x1c4>)
 80032b4:	4313      	orrs	r3, r2
 80032b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032b8:	f7fe f820 	bl	80012fc <HAL_GetTick>
 80032bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032be:	e00a      	b.n	80032d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032c0:	f7fe f81c 	bl	80012fc <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d901      	bls.n	80032d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e053      	b.n	800337e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032d6:	4b2d      	ldr	r3, [pc, #180]	@ (800338c <HAL_RCC_ClockConfig+0x1c4>)
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f003 020c 	and.w	r2, r3, #12
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	429a      	cmp	r2, r3
 80032e6:	d1eb      	bne.n	80032c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032e8:	4b27      	ldr	r3, [pc, #156]	@ (8003388 <HAL_RCC_ClockConfig+0x1c0>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 0307 	and.w	r3, r3, #7
 80032f0:	683a      	ldr	r2, [r7, #0]
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d210      	bcs.n	8003318 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032f6:	4b24      	ldr	r3, [pc, #144]	@ (8003388 <HAL_RCC_ClockConfig+0x1c0>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f023 0207 	bic.w	r2, r3, #7
 80032fe:	4922      	ldr	r1, [pc, #136]	@ (8003388 <HAL_RCC_ClockConfig+0x1c0>)
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	4313      	orrs	r3, r2
 8003304:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003306:	4b20      	ldr	r3, [pc, #128]	@ (8003388 <HAL_RCC_ClockConfig+0x1c0>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0307 	and.w	r3, r3, #7
 800330e:	683a      	ldr	r2, [r7, #0]
 8003310:	429a      	cmp	r2, r3
 8003312:	d001      	beq.n	8003318 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e032      	b.n	800337e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0304 	and.w	r3, r3, #4
 8003320:	2b00      	cmp	r3, #0
 8003322:	d008      	beq.n	8003336 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003324:	4b19      	ldr	r3, [pc, #100]	@ (800338c <HAL_RCC_ClockConfig+0x1c4>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	4916      	ldr	r1, [pc, #88]	@ (800338c <HAL_RCC_ClockConfig+0x1c4>)
 8003332:	4313      	orrs	r3, r2
 8003334:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0308 	and.w	r3, r3, #8
 800333e:	2b00      	cmp	r3, #0
 8003340:	d009      	beq.n	8003356 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003342:	4b12      	ldr	r3, [pc, #72]	@ (800338c <HAL_RCC_ClockConfig+0x1c4>)
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	691b      	ldr	r3, [r3, #16]
 800334e:	00db      	lsls	r3, r3, #3
 8003350:	490e      	ldr	r1, [pc, #56]	@ (800338c <HAL_RCC_ClockConfig+0x1c4>)
 8003352:	4313      	orrs	r3, r2
 8003354:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003356:	f000 f821 	bl	800339c <HAL_RCC_GetSysClockFreq>
 800335a:	4602      	mov	r2, r0
 800335c:	4b0b      	ldr	r3, [pc, #44]	@ (800338c <HAL_RCC_ClockConfig+0x1c4>)
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	091b      	lsrs	r3, r3, #4
 8003362:	f003 030f 	and.w	r3, r3, #15
 8003366:	490a      	ldr	r1, [pc, #40]	@ (8003390 <HAL_RCC_ClockConfig+0x1c8>)
 8003368:	5ccb      	ldrb	r3, [r1, r3]
 800336a:	fa22 f303 	lsr.w	r3, r2, r3
 800336e:	4a09      	ldr	r2, [pc, #36]	@ (8003394 <HAL_RCC_ClockConfig+0x1cc>)
 8003370:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003372:	4b09      	ldr	r3, [pc, #36]	@ (8003398 <HAL_RCC_ClockConfig+0x1d0>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4618      	mov	r0, r3
 8003378:	f7fd fe94 	bl	80010a4 <HAL_InitTick>

  return HAL_OK;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	3710      	adds	r7, #16
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	40022000 	.word	0x40022000
 800338c:	40021000 	.word	0x40021000
 8003390:	080084ec 	.word	0x080084ec
 8003394:	20000008 	.word	0x20000008
 8003398:	2000000c 	.word	0x2000000c

0800339c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800339c:	b480      	push	{r7}
 800339e:	b087      	sub	sp, #28
 80033a0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80033a2:	2300      	movs	r3, #0
 80033a4:	60fb      	str	r3, [r7, #12]
 80033a6:	2300      	movs	r3, #0
 80033a8:	60bb      	str	r3, [r7, #8]
 80033aa:	2300      	movs	r3, #0
 80033ac:	617b      	str	r3, [r7, #20]
 80033ae:	2300      	movs	r3, #0
 80033b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80033b2:	2300      	movs	r3, #0
 80033b4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80033b6:	4b1e      	ldr	r3, [pc, #120]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x94>)
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f003 030c 	and.w	r3, r3, #12
 80033c2:	2b04      	cmp	r3, #4
 80033c4:	d002      	beq.n	80033cc <HAL_RCC_GetSysClockFreq+0x30>
 80033c6:	2b08      	cmp	r3, #8
 80033c8:	d003      	beq.n	80033d2 <HAL_RCC_GetSysClockFreq+0x36>
 80033ca:	e027      	b.n	800341c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80033cc:	4b19      	ldr	r3, [pc, #100]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x98>)
 80033ce:	613b      	str	r3, [r7, #16]
      break;
 80033d0:	e027      	b.n	8003422 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	0c9b      	lsrs	r3, r3, #18
 80033d6:	f003 030f 	and.w	r3, r3, #15
 80033da:	4a17      	ldr	r2, [pc, #92]	@ (8003438 <HAL_RCC_GetSysClockFreq+0x9c>)
 80033dc:	5cd3      	ldrb	r3, [r2, r3]
 80033de:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d010      	beq.n	800340c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80033ea:	4b11      	ldr	r3, [pc, #68]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x94>)
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	0c5b      	lsrs	r3, r3, #17
 80033f0:	f003 0301 	and.w	r3, r3, #1
 80033f4:	4a11      	ldr	r2, [pc, #68]	@ (800343c <HAL_RCC_GetSysClockFreq+0xa0>)
 80033f6:	5cd3      	ldrb	r3, [r2, r3]
 80033f8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a0d      	ldr	r2, [pc, #52]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x98>)
 80033fe:	fb03 f202 	mul.w	r2, r3, r2
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	fbb2 f3f3 	udiv	r3, r2, r3
 8003408:	617b      	str	r3, [r7, #20]
 800340a:	e004      	b.n	8003416 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a0c      	ldr	r2, [pc, #48]	@ (8003440 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003410:	fb02 f303 	mul.w	r3, r2, r3
 8003414:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	613b      	str	r3, [r7, #16]
      break;
 800341a:	e002      	b.n	8003422 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800341c:	4b05      	ldr	r3, [pc, #20]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x98>)
 800341e:	613b      	str	r3, [r7, #16]
      break;
 8003420:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003422:	693b      	ldr	r3, [r7, #16]
}
 8003424:	4618      	mov	r0, r3
 8003426:	371c      	adds	r7, #28
 8003428:	46bd      	mov	sp, r7
 800342a:	bc80      	pop	{r7}
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	40021000 	.word	0x40021000
 8003434:	007a1200 	.word	0x007a1200
 8003438:	08008504 	.word	0x08008504
 800343c:	08008514 	.word	0x08008514
 8003440:	003d0900 	.word	0x003d0900

08003444 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003444:	b480      	push	{r7}
 8003446:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003448:	4b02      	ldr	r3, [pc, #8]	@ (8003454 <HAL_RCC_GetHCLKFreq+0x10>)
 800344a:	681b      	ldr	r3, [r3, #0]
}
 800344c:	4618      	mov	r0, r3
 800344e:	46bd      	mov	sp, r7
 8003450:	bc80      	pop	{r7}
 8003452:	4770      	bx	lr
 8003454:	20000008 	.word	0x20000008

08003458 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800345c:	f7ff fff2 	bl	8003444 <HAL_RCC_GetHCLKFreq>
 8003460:	4602      	mov	r2, r0
 8003462:	4b05      	ldr	r3, [pc, #20]	@ (8003478 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	0a1b      	lsrs	r3, r3, #8
 8003468:	f003 0307 	and.w	r3, r3, #7
 800346c:	4903      	ldr	r1, [pc, #12]	@ (800347c <HAL_RCC_GetPCLK1Freq+0x24>)
 800346e:	5ccb      	ldrb	r3, [r1, r3]
 8003470:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003474:	4618      	mov	r0, r3
 8003476:	bd80      	pop	{r7, pc}
 8003478:	40021000 	.word	0x40021000
 800347c:	080084fc 	.word	0x080084fc

08003480 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003484:	f7ff ffde 	bl	8003444 <HAL_RCC_GetHCLKFreq>
 8003488:	4602      	mov	r2, r0
 800348a:	4b05      	ldr	r3, [pc, #20]	@ (80034a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	0adb      	lsrs	r3, r3, #11
 8003490:	f003 0307 	and.w	r3, r3, #7
 8003494:	4903      	ldr	r1, [pc, #12]	@ (80034a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003496:	5ccb      	ldrb	r3, [r1, r3]
 8003498:	fa22 f303 	lsr.w	r3, r2, r3
}
 800349c:	4618      	mov	r0, r3
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	40021000 	.word	0x40021000
 80034a4:	080084fc 	.word	0x080084fc

080034a8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b083      	sub	sp, #12
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
 80034b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	220f      	movs	r2, #15
 80034b6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80034b8:	4b11      	ldr	r3, [pc, #68]	@ (8003500 <HAL_RCC_GetClockConfig+0x58>)
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f003 0203 	and.w	r2, r3, #3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80034c4:	4b0e      	ldr	r3, [pc, #56]	@ (8003500 <HAL_RCC_GetClockConfig+0x58>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80034d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003500 <HAL_RCC_GetClockConfig+0x58>)
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80034dc:	4b08      	ldr	r3, [pc, #32]	@ (8003500 <HAL_RCC_GetClockConfig+0x58>)
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	08db      	lsrs	r3, r3, #3
 80034e2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80034ea:	4b06      	ldr	r3, [pc, #24]	@ (8003504 <HAL_RCC_GetClockConfig+0x5c>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0207 	and.w	r2, r3, #7
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80034f6:	bf00      	nop
 80034f8:	370c      	adds	r7, #12
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bc80      	pop	{r7}
 80034fe:	4770      	bx	lr
 8003500:	40021000 	.word	0x40021000
 8003504:	40022000 	.word	0x40022000

08003508 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003508:	b480      	push	{r7}
 800350a:	b085      	sub	sp, #20
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003510:	4b0a      	ldr	r3, [pc, #40]	@ (800353c <RCC_Delay+0x34>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a0a      	ldr	r2, [pc, #40]	@ (8003540 <RCC_Delay+0x38>)
 8003516:	fba2 2303 	umull	r2, r3, r2, r3
 800351a:	0a5b      	lsrs	r3, r3, #9
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	fb02 f303 	mul.w	r3, r2, r3
 8003522:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003524:	bf00      	nop
  }
  while (Delay --);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	1e5a      	subs	r2, r3, #1
 800352a:	60fa      	str	r2, [r7, #12]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d1f9      	bne.n	8003524 <RCC_Delay+0x1c>
}
 8003530:	bf00      	nop
 8003532:	bf00      	nop
 8003534:	3714      	adds	r7, #20
 8003536:	46bd      	mov	sp, r7
 8003538:	bc80      	pop	{r7}
 800353a:	4770      	bx	lr
 800353c:	20000008 	.word	0x20000008
 8003540:	10624dd3 	.word	0x10624dd3

08003544 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b086      	sub	sp, #24
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800354c:	2300      	movs	r3, #0
 800354e:	613b      	str	r3, [r7, #16]
 8003550:	2300      	movs	r3, #0
 8003552:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0301 	and.w	r3, r3, #1
 800355c:	2b00      	cmp	r3, #0
 800355e:	d07d      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003560:	2300      	movs	r3, #0
 8003562:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003564:	4b4f      	ldr	r3, [pc, #316]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003566:	69db      	ldr	r3, [r3, #28]
 8003568:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d10d      	bne.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003570:	4b4c      	ldr	r3, [pc, #304]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003572:	69db      	ldr	r3, [r3, #28]
 8003574:	4a4b      	ldr	r2, [pc, #300]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003576:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800357a:	61d3      	str	r3, [r2, #28]
 800357c:	4b49      	ldr	r3, [pc, #292]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800357e:	69db      	ldr	r3, [r3, #28]
 8003580:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003584:	60bb      	str	r3, [r7, #8]
 8003586:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003588:	2301      	movs	r3, #1
 800358a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800358c:	4b46      	ldr	r3, [pc, #280]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003594:	2b00      	cmp	r3, #0
 8003596:	d118      	bne.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003598:	4b43      	ldr	r3, [pc, #268]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a42      	ldr	r2, [pc, #264]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800359e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035a4:	f7fd feaa 	bl	80012fc <HAL_GetTick>
 80035a8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035aa:	e008      	b.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035ac:	f7fd fea6 	bl	80012fc <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	2b64      	cmp	r3, #100	@ 0x64
 80035b8:	d901      	bls.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e06d      	b.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035be:	4b3a      	ldr	r3, [pc, #232]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d0f0      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80035ca:	4b36      	ldr	r3, [pc, #216]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035cc:	6a1b      	ldr	r3, [r3, #32]
 80035ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035d2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d02e      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d027      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80035e8:	4b2e      	ldr	r3, [pc, #184]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035ea:	6a1b      	ldr	r3, [r3, #32]
 80035ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035f0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80035f2:	4b2e      	ldr	r3, [pc, #184]	@ (80036ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80035f4:	2201      	movs	r2, #1
 80035f6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80035f8:	4b2c      	ldr	r3, [pc, #176]	@ (80036ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80035fe:	4a29      	ldr	r2, [pc, #164]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f003 0301 	and.w	r3, r3, #1
 800360a:	2b00      	cmp	r3, #0
 800360c:	d014      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800360e:	f7fd fe75 	bl	80012fc <HAL_GetTick>
 8003612:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003614:	e00a      	b.n	800362c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003616:	f7fd fe71 	bl	80012fc <HAL_GetTick>
 800361a:	4602      	mov	r2, r0
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003624:	4293      	cmp	r3, r2
 8003626:	d901      	bls.n	800362c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003628:	2303      	movs	r3, #3
 800362a:	e036      	b.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800362c:	4b1d      	ldr	r3, [pc, #116]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800362e:	6a1b      	ldr	r3, [r3, #32]
 8003630:	f003 0302 	and.w	r3, r3, #2
 8003634:	2b00      	cmp	r3, #0
 8003636:	d0ee      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003638:	4b1a      	ldr	r3, [pc, #104]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800363a:	6a1b      	ldr	r3, [r3, #32]
 800363c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	4917      	ldr	r1, [pc, #92]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003646:	4313      	orrs	r3, r2
 8003648:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800364a:	7dfb      	ldrb	r3, [r7, #23]
 800364c:	2b01      	cmp	r3, #1
 800364e:	d105      	bne.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003650:	4b14      	ldr	r3, [pc, #80]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003652:	69db      	ldr	r3, [r3, #28]
 8003654:	4a13      	ldr	r2, [pc, #76]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003656:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800365a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 0302 	and.w	r3, r3, #2
 8003664:	2b00      	cmp	r3, #0
 8003666:	d008      	beq.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003668:	4b0e      	ldr	r3, [pc, #56]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	490b      	ldr	r1, [pc, #44]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003676:	4313      	orrs	r3, r2
 8003678:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 0310 	and.w	r3, r3, #16
 8003682:	2b00      	cmp	r3, #0
 8003684:	d008      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003686:	4b07      	ldr	r3, [pc, #28]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	68db      	ldr	r3, [r3, #12]
 8003692:	4904      	ldr	r1, [pc, #16]	@ (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003694:	4313      	orrs	r3, r2
 8003696:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003698:	2300      	movs	r3, #0
}
 800369a:	4618      	mov	r0, r3
 800369c:	3718      	adds	r7, #24
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	40021000 	.word	0x40021000
 80036a8:	40007000 	.word	0x40007000
 80036ac:	42420440 	.word	0x42420440

080036b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b088      	sub	sp, #32
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80036b8:	2300      	movs	r3, #0
 80036ba:	617b      	str	r3, [r7, #20]
 80036bc:	2300      	movs	r3, #0
 80036be:	61fb      	str	r3, [r7, #28]
 80036c0:	2300      	movs	r3, #0
 80036c2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80036c4:	2300      	movs	r3, #0
 80036c6:	60fb      	str	r3, [r7, #12]
 80036c8:	2300      	movs	r3, #0
 80036ca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2b10      	cmp	r3, #16
 80036d0:	d00a      	beq.n	80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2b10      	cmp	r3, #16
 80036d6:	f200 808a 	bhi.w	80037ee <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d045      	beq.n	800376c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d075      	beq.n	80037d2 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80036e6:	e082      	b.n	80037ee <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80036e8:	4b46      	ldr	r3, [pc, #280]	@ (8003804 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80036ee:	4b45      	ldr	r3, [pc, #276]	@ (8003804 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d07b      	beq.n	80037f2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	0c9b      	lsrs	r3, r3, #18
 80036fe:	f003 030f 	and.w	r3, r3, #15
 8003702:	4a41      	ldr	r2, [pc, #260]	@ (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003704:	5cd3      	ldrb	r3, [r2, r3]
 8003706:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d015      	beq.n	800373e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003712:	4b3c      	ldr	r3, [pc, #240]	@ (8003804 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	0c5b      	lsrs	r3, r3, #17
 8003718:	f003 0301 	and.w	r3, r3, #1
 800371c:	4a3b      	ldr	r2, [pc, #236]	@ (800380c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800371e:	5cd3      	ldrb	r3, [r2, r3]
 8003720:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d00d      	beq.n	8003748 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800372c:	4a38      	ldr	r2, [pc, #224]	@ (8003810 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	fbb2 f2f3 	udiv	r2, r2, r3
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	fb02 f303 	mul.w	r3, r2, r3
 800373a:	61fb      	str	r3, [r7, #28]
 800373c:	e004      	b.n	8003748 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	4a34      	ldr	r2, [pc, #208]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003742:	fb02 f303 	mul.w	r3, r2, r3
 8003746:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003748:	4b2e      	ldr	r3, [pc, #184]	@ (8003804 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003750:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003754:	d102      	bne.n	800375c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	61bb      	str	r3, [r7, #24]
      break;
 800375a:	e04a      	b.n	80037f2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	005b      	lsls	r3, r3, #1
 8003760:	4a2d      	ldr	r2, [pc, #180]	@ (8003818 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003762:	fba2 2303 	umull	r2, r3, r2, r3
 8003766:	085b      	lsrs	r3, r3, #1
 8003768:	61bb      	str	r3, [r7, #24]
      break;
 800376a:	e042      	b.n	80037f2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800376c:	4b25      	ldr	r3, [pc, #148]	@ (8003804 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800376e:	6a1b      	ldr	r3, [r3, #32]
 8003770:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003778:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800377c:	d108      	bne.n	8003790 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	f003 0302 	and.w	r3, r3, #2
 8003784:	2b00      	cmp	r3, #0
 8003786:	d003      	beq.n	8003790 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003788:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800378c:	61bb      	str	r3, [r7, #24]
 800378e:	e01f      	b.n	80037d0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003796:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800379a:	d109      	bne.n	80037b0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800379c:	4b19      	ldr	r3, [pc, #100]	@ (8003804 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800379e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a0:	f003 0302 	and.w	r3, r3, #2
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d003      	beq.n	80037b0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80037a8:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80037ac:	61bb      	str	r3, [r7, #24]
 80037ae:	e00f      	b.n	80037d0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80037ba:	d11c      	bne.n	80037f6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80037bc:	4b11      	ldr	r3, [pc, #68]	@ (8003804 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d016      	beq.n	80037f6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80037c8:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80037cc:	61bb      	str	r3, [r7, #24]
      break;
 80037ce:	e012      	b.n	80037f6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80037d0:	e011      	b.n	80037f6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80037d2:	f7ff fe55 	bl	8003480 <HAL_RCC_GetPCLK2Freq>
 80037d6:	4602      	mov	r2, r0
 80037d8:	4b0a      	ldr	r3, [pc, #40]	@ (8003804 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	0b9b      	lsrs	r3, r3, #14
 80037de:	f003 0303 	and.w	r3, r3, #3
 80037e2:	3301      	adds	r3, #1
 80037e4:	005b      	lsls	r3, r3, #1
 80037e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ea:	61bb      	str	r3, [r7, #24]
      break;
 80037ec:	e004      	b.n	80037f8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80037ee:	bf00      	nop
 80037f0:	e002      	b.n	80037f8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80037f2:	bf00      	nop
 80037f4:	e000      	b.n	80037f8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80037f6:	bf00      	nop
    }
  }
  return (frequency);
 80037f8:	69bb      	ldr	r3, [r7, #24]
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3720      	adds	r7, #32
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	40021000 	.word	0x40021000
 8003808:	08008518 	.word	0x08008518
 800380c:	08008528 	.word	0x08008528
 8003810:	007a1200 	.word	0x007a1200
 8003814:	003d0900 	.word	0x003d0900
 8003818:	aaaaaaab 	.word	0xaaaaaaab

0800381c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d101      	bne.n	800382e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e041      	b.n	80038b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b00      	cmp	r3, #0
 8003838:	d106      	bne.n	8003848 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f000 f839 	bl	80038ba <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2202      	movs	r2, #2
 800384c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	3304      	adds	r3, #4
 8003858:	4619      	mov	r1, r3
 800385a:	4610      	mov	r0, r2
 800385c:	f000 f9b4 	bl	8003bc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2201      	movs	r2, #1
 80038a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2201      	movs	r2, #1
 80038ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80038b0:	2300      	movs	r3, #0
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3708      	adds	r7, #8
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}

080038ba <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80038ba:	b480      	push	{r7}
 80038bc:	b083      	sub	sp, #12
 80038be:	af00      	add	r7, sp, #0
 80038c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80038c2:	bf00      	nop
 80038c4:	370c      	adds	r7, #12
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bc80      	pop	{r7}
 80038ca:	4770      	bx	lr

080038cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b085      	sub	sp, #20
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d001      	beq.n	80038e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e03a      	b.n	800395a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2202      	movs	r2, #2
 80038e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	68da      	ldr	r2, [r3, #12]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f042 0201 	orr.w	r2, r2, #1
 80038fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a18      	ldr	r2, [pc, #96]	@ (8003964 <HAL_TIM_Base_Start_IT+0x98>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d00e      	beq.n	8003924 <HAL_TIM_Base_Start_IT+0x58>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800390e:	d009      	beq.n	8003924 <HAL_TIM_Base_Start_IT+0x58>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a14      	ldr	r2, [pc, #80]	@ (8003968 <HAL_TIM_Base_Start_IT+0x9c>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d004      	beq.n	8003924 <HAL_TIM_Base_Start_IT+0x58>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a13      	ldr	r2, [pc, #76]	@ (800396c <HAL_TIM_Base_Start_IT+0xa0>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d111      	bne.n	8003948 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	f003 0307 	and.w	r3, r3, #7
 800392e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2b06      	cmp	r3, #6
 8003934:	d010      	beq.n	8003958 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f042 0201 	orr.w	r2, r2, #1
 8003944:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003946:	e007      	b.n	8003958 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f042 0201 	orr.w	r2, r2, #1
 8003956:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003958:	2300      	movs	r3, #0
}
 800395a:	4618      	mov	r0, r3
 800395c:	3714      	adds	r7, #20
 800395e:	46bd      	mov	sp, r7
 8003960:	bc80      	pop	{r7}
 8003962:	4770      	bx	lr
 8003964:	40012c00 	.word	0x40012c00
 8003968:	40000400 	.word	0x40000400
 800396c:	40000800 	.word	0x40000800

08003970 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	691b      	ldr	r3, [r3, #16]
 800397e:	f003 0302 	and.w	r3, r3, #2
 8003982:	2b02      	cmp	r3, #2
 8003984:	d122      	bne.n	80039cc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	2b02      	cmp	r3, #2
 8003992:	d11b      	bne.n	80039cc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f06f 0202 	mvn.w	r2, #2
 800399c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2201      	movs	r2, #1
 80039a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	699b      	ldr	r3, [r3, #24]
 80039aa:	f003 0303 	and.w	r3, r3, #3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f000 f8ed 	bl	8003b92 <HAL_TIM_IC_CaptureCallback>
 80039b8:	e005      	b.n	80039c6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f000 f8e0 	bl	8003b80 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f000 f8ef 	bl	8003ba4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	691b      	ldr	r3, [r3, #16]
 80039d2:	f003 0304 	and.w	r3, r3, #4
 80039d6:	2b04      	cmp	r3, #4
 80039d8:	d122      	bne.n	8003a20 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	f003 0304 	and.w	r3, r3, #4
 80039e4:	2b04      	cmp	r3, #4
 80039e6:	d11b      	bne.n	8003a20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f06f 0204 	mvn.w	r2, #4
 80039f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2202      	movs	r2, #2
 80039f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	699b      	ldr	r3, [r3, #24]
 80039fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d003      	beq.n	8003a0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	f000 f8c3 	bl	8003b92 <HAL_TIM_IC_CaptureCallback>
 8003a0c:	e005      	b.n	8003a1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f000 f8b6 	bl	8003b80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	f000 f8c5 	bl	8003ba4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	691b      	ldr	r3, [r3, #16]
 8003a26:	f003 0308 	and.w	r3, r3, #8
 8003a2a:	2b08      	cmp	r3, #8
 8003a2c:	d122      	bne.n	8003a74 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	f003 0308 	and.w	r3, r3, #8
 8003a38:	2b08      	cmp	r3, #8
 8003a3a:	d11b      	bne.n	8003a74 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f06f 0208 	mvn.w	r2, #8
 8003a44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2204      	movs	r2, #4
 8003a4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	69db      	ldr	r3, [r3, #28]
 8003a52:	f003 0303 	and.w	r3, r3, #3
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d003      	beq.n	8003a62 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f000 f899 	bl	8003b92 <HAL_TIM_IC_CaptureCallback>
 8003a60:	e005      	b.n	8003a6e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f000 f88c 	bl	8003b80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f000 f89b 	bl	8003ba4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	691b      	ldr	r3, [r3, #16]
 8003a7a:	f003 0310 	and.w	r3, r3, #16
 8003a7e:	2b10      	cmp	r3, #16
 8003a80:	d122      	bne.n	8003ac8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	f003 0310 	and.w	r3, r3, #16
 8003a8c:	2b10      	cmp	r3, #16
 8003a8e:	d11b      	bne.n	8003ac8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f06f 0210 	mvn.w	r2, #16
 8003a98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2208      	movs	r2, #8
 8003a9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	69db      	ldr	r3, [r3, #28]
 8003aa6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d003      	beq.n	8003ab6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f000 f86f 	bl	8003b92 <HAL_TIM_IC_CaptureCallback>
 8003ab4:	e005      	b.n	8003ac2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f000 f862 	bl	8003b80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f000 f871 	bl	8003ba4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	691b      	ldr	r3, [r3, #16]
 8003ace:	f003 0301 	and.w	r3, r3, #1
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d10e      	bne.n	8003af4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	f003 0301 	and.w	r3, r3, #1
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d107      	bne.n	8003af4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f06f 0201 	mvn.w	r2, #1
 8003aec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f7fc ff00 	bl	80008f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	691b      	ldr	r3, [r3, #16]
 8003afa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003afe:	2b80      	cmp	r3, #128	@ 0x80
 8003b00:	d10e      	bne.n	8003b20 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b0c:	2b80      	cmp	r3, #128	@ 0x80
 8003b0e:	d107      	bne.n	8003b20 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003b18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 f8bf 	bl	8003c9e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b2a:	2b40      	cmp	r3, #64	@ 0x40
 8003b2c:	d10e      	bne.n	8003b4c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b38:	2b40      	cmp	r3, #64	@ 0x40
 8003b3a:	d107      	bne.n	8003b4c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003b44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f000 f835 	bl	8003bb6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	691b      	ldr	r3, [r3, #16]
 8003b52:	f003 0320 	and.w	r3, r3, #32
 8003b56:	2b20      	cmp	r3, #32
 8003b58:	d10e      	bne.n	8003b78 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	f003 0320 	and.w	r3, r3, #32
 8003b64:	2b20      	cmp	r3, #32
 8003b66:	d107      	bne.n	8003b78 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f06f 0220 	mvn.w	r2, #32
 8003b70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f000 f88a 	bl	8003c8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b78:	bf00      	nop
 8003b7a:	3708      	adds	r7, #8
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}

08003b80 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b083      	sub	sp, #12
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b88:	bf00      	nop
 8003b8a:	370c      	adds	r7, #12
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bc80      	pop	{r7}
 8003b90:	4770      	bx	lr

08003b92 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b92:	b480      	push	{r7}
 8003b94:	b083      	sub	sp, #12
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b9a:	bf00      	nop
 8003b9c:	370c      	adds	r7, #12
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bc80      	pop	{r7}
 8003ba2:	4770      	bx	lr

08003ba4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b083      	sub	sp, #12
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003bac:	bf00      	nop
 8003bae:	370c      	adds	r7, #12
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bc80      	pop	{r7}
 8003bb4:	4770      	bx	lr

08003bb6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003bb6:	b480      	push	{r7}
 8003bb8:	b083      	sub	sp, #12
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003bbe:	bf00      	nop
 8003bc0:	370c      	adds	r7, #12
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bc80      	pop	{r7}
 8003bc6:	4770      	bx	lr

08003bc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b085      	sub	sp, #20
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	4a29      	ldr	r2, [pc, #164]	@ (8003c80 <TIM_Base_SetConfig+0xb8>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d00b      	beq.n	8003bf8 <TIM_Base_SetConfig+0x30>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003be6:	d007      	beq.n	8003bf8 <TIM_Base_SetConfig+0x30>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	4a26      	ldr	r2, [pc, #152]	@ (8003c84 <TIM_Base_SetConfig+0xbc>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d003      	beq.n	8003bf8 <TIM_Base_SetConfig+0x30>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	4a25      	ldr	r2, [pc, #148]	@ (8003c88 <TIM_Base_SetConfig+0xc0>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d108      	bne.n	8003c0a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bfe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	68fa      	ldr	r2, [r7, #12]
 8003c06:	4313      	orrs	r3, r2
 8003c08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4a1c      	ldr	r2, [pc, #112]	@ (8003c80 <TIM_Base_SetConfig+0xb8>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d00b      	beq.n	8003c2a <TIM_Base_SetConfig+0x62>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c18:	d007      	beq.n	8003c2a <TIM_Base_SetConfig+0x62>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4a19      	ldr	r2, [pc, #100]	@ (8003c84 <TIM_Base_SetConfig+0xbc>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d003      	beq.n	8003c2a <TIM_Base_SetConfig+0x62>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4a18      	ldr	r2, [pc, #96]	@ (8003c88 <TIM_Base_SetConfig+0xc0>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d108      	bne.n	8003c3c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	68db      	ldr	r3, [r3, #12]
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	695b      	ldr	r3, [r3, #20]
 8003c46:	4313      	orrs	r3, r2
 8003c48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	68fa      	ldr	r2, [r7, #12]
 8003c4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	689a      	ldr	r2, [r3, #8]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	4a07      	ldr	r2, [pc, #28]	@ (8003c80 <TIM_Base_SetConfig+0xb8>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d103      	bne.n	8003c70 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	691a      	ldr	r2, [r3, #16]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2201      	movs	r2, #1
 8003c74:	615a      	str	r2, [r3, #20]
}
 8003c76:	bf00      	nop
 8003c78:	3714      	adds	r7, #20
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bc80      	pop	{r7}
 8003c7e:	4770      	bx	lr
 8003c80:	40012c00 	.word	0x40012c00
 8003c84:	40000400 	.word	0x40000400
 8003c88:	40000800 	.word	0x40000800

08003c8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bc80      	pop	{r7}
 8003c9c:	4770      	bx	lr

08003c9e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c9e:	b480      	push	{r7}
 8003ca0:	b083      	sub	sp, #12
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ca6:	bf00      	nop
 8003ca8:	370c      	adds	r7, #12
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bc80      	pop	{r7}
 8003cae:	4770      	bx	lr

08003cb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b082      	sub	sp, #8
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d101      	bne.n	8003cc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e042      	b.n	8003d48 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d106      	bne.n	8003cdc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f7fd f998 	bl	800100c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2224      	movs	r2, #36	@ 0x24
 8003ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	68da      	ldr	r2, [r3, #12]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003cf2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f000 f9af 	bl	8004058 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	691a      	ldr	r2, [r3, #16]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	695a      	ldr	r2, [r3, #20]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	68da      	ldr	r2, [r3, #12]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2220      	movs	r2, #32
 8003d34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2220      	movs	r2, #32
 8003d3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d46:	2300      	movs	r3, #0
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3708      	adds	r7, #8
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b08a      	sub	sp, #40	@ 0x28
 8003d54:	af02      	add	r7, sp, #8
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	603b      	str	r3, [r7, #0]
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d60:	2300      	movs	r3, #0
 8003d62:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	2b20      	cmp	r3, #32
 8003d6e:	d16d      	bne.n	8003e4c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d002      	beq.n	8003d7c <HAL_UART_Transmit+0x2c>
 8003d76:	88fb      	ldrh	r3, [r7, #6]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d101      	bne.n	8003d80 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e066      	b.n	8003e4e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2221      	movs	r2, #33	@ 0x21
 8003d8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d8e:	f7fd fab5 	bl	80012fc <HAL_GetTick>
 8003d92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	88fa      	ldrh	r2, [r7, #6]
 8003d98:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	88fa      	ldrh	r2, [r7, #6]
 8003d9e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003da8:	d108      	bne.n	8003dbc <HAL_UART_Transmit+0x6c>
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d104      	bne.n	8003dbc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003db2:	2300      	movs	r3, #0
 8003db4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	61bb      	str	r3, [r7, #24]
 8003dba:	e003      	b.n	8003dc4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003dc4:	e02a      	b.n	8003e1c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	9300      	str	r3, [sp, #0]
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	2180      	movs	r1, #128	@ 0x80
 8003dd0:	68f8      	ldr	r0, [r7, #12]
 8003dd2:	f000 f8d2 	bl	8003f7a <UART_WaitOnFlagUntilTimeout>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d001      	beq.n	8003de0 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e036      	b.n	8003e4e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003de0:	69fb      	ldr	r3, [r7, #28]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d10b      	bne.n	8003dfe <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	881b      	ldrh	r3, [r3, #0]
 8003dea:	461a      	mov	r2, r3
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003df4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003df6:	69bb      	ldr	r3, [r7, #24]
 8003df8:	3302      	adds	r3, #2
 8003dfa:	61bb      	str	r3, [r7, #24]
 8003dfc:	e007      	b.n	8003e0e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	781a      	ldrb	r2, [r3, #0]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	3301      	adds	r3, #1
 8003e0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e12:	b29b      	uxth	r3, r3
 8003e14:	3b01      	subs	r3, #1
 8003e16:	b29a      	uxth	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d1cf      	bne.n	8003dc6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	9300      	str	r3, [sp, #0]
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	2140      	movs	r1, #64	@ 0x40
 8003e30:	68f8      	ldr	r0, [r7, #12]
 8003e32:	f000 f8a2 	bl	8003f7a <UART_WaitOnFlagUntilTimeout>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d001      	beq.n	8003e40 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	e006      	b.n	8003e4e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2220      	movs	r2, #32
 8003e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	e000      	b.n	8003e4e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003e4c:	2302      	movs	r3, #2
  }
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3720      	adds	r7, #32
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}

08003e56 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e56:	b580      	push	{r7, lr}
 8003e58:	b08a      	sub	sp, #40	@ 0x28
 8003e5a:	af02      	add	r7, sp, #8
 8003e5c:	60f8      	str	r0, [r7, #12]
 8003e5e:	60b9      	str	r1, [r7, #8]
 8003e60:	603b      	str	r3, [r7, #0]
 8003e62:	4613      	mov	r3, r2
 8003e64:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003e66:	2300      	movs	r3, #0
 8003e68:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	2b20      	cmp	r3, #32
 8003e74:	d17c      	bne.n	8003f70 <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d002      	beq.n	8003e82 <HAL_UART_Receive+0x2c>
 8003e7c:	88fb      	ldrh	r3, [r7, #6]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d101      	bne.n	8003e86 <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e075      	b.n	8003f72 <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2222      	movs	r2, #34	@ 0x22
 8003e90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e9a:	f7fd fa2f 	bl	80012fc <HAL_GetTick>
 8003e9e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	88fa      	ldrh	r2, [r7, #6]
 8003ea4:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	88fa      	ldrh	r2, [r7, #6]
 8003eaa:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003eb4:	d108      	bne.n	8003ec8 <HAL_UART_Receive+0x72>
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d104      	bne.n	8003ec8 <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	61bb      	str	r3, [r7, #24]
 8003ec6:	e003      	b.n	8003ed0 <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003ed0:	e043      	b.n	8003f5a <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	9300      	str	r3, [sp, #0]
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	2120      	movs	r1, #32
 8003edc:	68f8      	ldr	r0, [r7, #12]
 8003ede:	f000 f84c 	bl	8003f7a <UART_WaitOnFlagUntilTimeout>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d001      	beq.n	8003eec <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e042      	b.n	8003f72 <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d10c      	bne.n	8003f0c <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003efe:	b29a      	uxth	r2, r3
 8003f00:	69bb      	ldr	r3, [r7, #24]
 8003f02:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003f04:	69bb      	ldr	r3, [r7, #24]
 8003f06:	3302      	adds	r3, #2
 8003f08:	61bb      	str	r3, [r7, #24]
 8003f0a:	e01f      	b.n	8003f4c <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f14:	d007      	beq.n	8003f26 <HAL_UART_Receive+0xd0>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d10a      	bne.n	8003f34 <HAL_UART_Receive+0xde>
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d106      	bne.n	8003f34 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	b2da      	uxtb	r2, r3
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	701a      	strb	r2, [r3, #0]
 8003f32:	e008      	b.n	8003f46 <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f40:	b2da      	uxtb	r2, r3
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003f46:	69fb      	ldr	r3, [r7, #28]
 8003f48:	3301      	adds	r3, #1
 8003f4a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f50:	b29b      	uxth	r3, r3
 8003f52:	3b01      	subs	r3, #1
 8003f54:	b29a      	uxth	r2, r3
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d1b6      	bne.n	8003ed2 <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2220      	movs	r2, #32
 8003f68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	e000      	b.n	8003f72 <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003f70:	2302      	movs	r3, #2
  }
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3720      	adds	r7, #32
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b090      	sub	sp, #64	@ 0x40
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	60f8      	str	r0, [r7, #12]
 8003f82:	60b9      	str	r1, [r7, #8]
 8003f84:	603b      	str	r3, [r7, #0]
 8003f86:	4613      	mov	r3, r2
 8003f88:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f8a:	e050      	b.n	800402e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f92:	d04c      	beq.n	800402e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003f94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d007      	beq.n	8003faa <UART_WaitOnFlagUntilTimeout+0x30>
 8003f9a:	f7fd f9af 	bl	80012fc <HAL_GetTick>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	1ad3      	subs	r3, r2, r3
 8003fa4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d241      	bcs.n	800402e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	330c      	adds	r3, #12
 8003fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb4:	e853 3f00 	ldrex	r3, [r3]
 8003fb8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fbc:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8003fc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	330c      	adds	r3, #12
 8003fc8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003fca:	637a      	str	r2, [r7, #52]	@ 0x34
 8003fcc:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003fd0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003fd2:	e841 2300 	strex	r3, r2, [r1]
 8003fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003fd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d1e5      	bne.n	8003faa <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	3314      	adds	r3, #20
 8003fe4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	e853 3f00 	ldrex	r3, [r3]
 8003fec:	613b      	str	r3, [r7, #16]
   return(result);
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	f023 0301 	bic.w	r3, r3, #1
 8003ff4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	3314      	adds	r3, #20
 8003ffc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003ffe:	623a      	str	r2, [r7, #32]
 8004000:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004002:	69f9      	ldr	r1, [r7, #28]
 8004004:	6a3a      	ldr	r2, [r7, #32]
 8004006:	e841 2300 	strex	r3, r2, [r1]
 800400a:	61bb      	str	r3, [r7, #24]
   return(result);
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1e5      	bne.n	8003fde <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2220      	movs	r2, #32
 8004016:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2220      	movs	r2, #32
 800401e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2200      	movs	r2, #0
 8004026:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e00f      	b.n	800404e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	4013      	ands	r3, r2
 8004038:	68ba      	ldr	r2, [r7, #8]
 800403a:	429a      	cmp	r2, r3
 800403c:	bf0c      	ite	eq
 800403e:	2301      	moveq	r3, #1
 8004040:	2300      	movne	r3, #0
 8004042:	b2db      	uxtb	r3, r3
 8004044:	461a      	mov	r2, r3
 8004046:	79fb      	ldrb	r3, [r7, #7]
 8004048:	429a      	cmp	r2, r3
 800404a:	d09f      	beq.n	8003f8c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3740      	adds	r7, #64	@ 0x40
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
	...

08004058 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	691b      	ldr	r3, [r3, #16]
 8004066:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	68da      	ldr	r2, [r3, #12]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	430a      	orrs	r2, r1
 8004074:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	689a      	ldr	r2, [r3, #8]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	691b      	ldr	r3, [r3, #16]
 800407e:	431a      	orrs	r2, r3
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	695b      	ldr	r3, [r3, #20]
 8004084:	4313      	orrs	r3, r2
 8004086:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004092:	f023 030c 	bic.w	r3, r3, #12
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	6812      	ldr	r2, [r2, #0]
 800409a:	68b9      	ldr	r1, [r7, #8]
 800409c:	430b      	orrs	r3, r1
 800409e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	695b      	ldr	r3, [r3, #20]
 80040a6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	699a      	ldr	r2, [r3, #24]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	430a      	orrs	r2, r1
 80040b4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a2c      	ldr	r2, [pc, #176]	@ (800416c <UART_SetConfig+0x114>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d103      	bne.n	80040c8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80040c0:	f7ff f9de 	bl	8003480 <HAL_RCC_GetPCLK2Freq>
 80040c4:	60f8      	str	r0, [r7, #12]
 80040c6:	e002      	b.n	80040ce <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80040c8:	f7ff f9c6 	bl	8003458 <HAL_RCC_GetPCLK1Freq>
 80040cc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040ce:	68fa      	ldr	r2, [r7, #12]
 80040d0:	4613      	mov	r3, r2
 80040d2:	009b      	lsls	r3, r3, #2
 80040d4:	4413      	add	r3, r2
 80040d6:	009a      	lsls	r2, r3, #2
 80040d8:	441a      	add	r2, r3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040e4:	4a22      	ldr	r2, [pc, #136]	@ (8004170 <UART_SetConfig+0x118>)
 80040e6:	fba2 2303 	umull	r2, r3, r2, r3
 80040ea:	095b      	lsrs	r3, r3, #5
 80040ec:	0119      	lsls	r1, r3, #4
 80040ee:	68fa      	ldr	r2, [r7, #12]
 80040f0:	4613      	mov	r3, r2
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	4413      	add	r3, r2
 80040f6:	009a      	lsls	r2, r3, #2
 80040f8:	441a      	add	r2, r3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	009b      	lsls	r3, r3, #2
 8004100:	fbb2 f2f3 	udiv	r2, r2, r3
 8004104:	4b1a      	ldr	r3, [pc, #104]	@ (8004170 <UART_SetConfig+0x118>)
 8004106:	fba3 0302 	umull	r0, r3, r3, r2
 800410a:	095b      	lsrs	r3, r3, #5
 800410c:	2064      	movs	r0, #100	@ 0x64
 800410e:	fb00 f303 	mul.w	r3, r0, r3
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	011b      	lsls	r3, r3, #4
 8004116:	3332      	adds	r3, #50	@ 0x32
 8004118:	4a15      	ldr	r2, [pc, #84]	@ (8004170 <UART_SetConfig+0x118>)
 800411a:	fba2 2303 	umull	r2, r3, r2, r3
 800411e:	095b      	lsrs	r3, r3, #5
 8004120:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004124:	4419      	add	r1, r3
 8004126:	68fa      	ldr	r2, [r7, #12]
 8004128:	4613      	mov	r3, r2
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	4413      	add	r3, r2
 800412e:	009a      	lsls	r2, r3, #2
 8004130:	441a      	add	r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	fbb2 f2f3 	udiv	r2, r2, r3
 800413c:	4b0c      	ldr	r3, [pc, #48]	@ (8004170 <UART_SetConfig+0x118>)
 800413e:	fba3 0302 	umull	r0, r3, r3, r2
 8004142:	095b      	lsrs	r3, r3, #5
 8004144:	2064      	movs	r0, #100	@ 0x64
 8004146:	fb00 f303 	mul.w	r3, r0, r3
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	011b      	lsls	r3, r3, #4
 800414e:	3332      	adds	r3, #50	@ 0x32
 8004150:	4a07      	ldr	r2, [pc, #28]	@ (8004170 <UART_SetConfig+0x118>)
 8004152:	fba2 2303 	umull	r2, r3, r2, r3
 8004156:	095b      	lsrs	r3, r3, #5
 8004158:	f003 020f 	and.w	r2, r3, #15
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	440a      	add	r2, r1
 8004162:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004164:	bf00      	nop
 8004166:	3710      	adds	r7, #16
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}
 800416c:	40013800 	.word	0x40013800
 8004170:	51eb851f 	.word	0x51eb851f

08004174 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004174:	b480      	push	{r7}
 8004176:	b085      	sub	sp, #20
 8004178:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800417a:	f3ef 8305 	mrs	r3, IPSR
 800417e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004180:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004182:	2b00      	cmp	r3, #0
 8004184:	d10f      	bne.n	80041a6 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004186:	f3ef 8310 	mrs	r3, PRIMASK
 800418a:	607b      	str	r3, [r7, #4]
  return(result);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d109      	bne.n	80041a6 <osKernelInitialize+0x32>
 8004192:	4b10      	ldr	r3, [pc, #64]	@ (80041d4 <osKernelInitialize+0x60>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	2b02      	cmp	r3, #2
 8004198:	d109      	bne.n	80041ae <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800419a:	f3ef 8311 	mrs	r3, BASEPRI
 800419e:	603b      	str	r3, [r7, #0]
  return(result);
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d003      	beq.n	80041ae <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80041a6:	f06f 0305 	mvn.w	r3, #5
 80041aa:	60fb      	str	r3, [r7, #12]
 80041ac:	e00c      	b.n	80041c8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80041ae:	4b09      	ldr	r3, [pc, #36]	@ (80041d4 <osKernelInitialize+0x60>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d105      	bne.n	80041c2 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80041b6:	4b07      	ldr	r3, [pc, #28]	@ (80041d4 <osKernelInitialize+0x60>)
 80041b8:	2201      	movs	r2, #1
 80041ba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80041bc:	2300      	movs	r3, #0
 80041be:	60fb      	str	r3, [r7, #12]
 80041c0:	e002      	b.n	80041c8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80041c2:	f04f 33ff 	mov.w	r3, #4294967295
 80041c6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80041c8:	68fb      	ldr	r3, [r7, #12]
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3714      	adds	r7, #20
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bc80      	pop	{r7}
 80041d2:	4770      	bx	lr
 80041d4:	200005c8 	.word	0x200005c8

080041d8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80041de:	f3ef 8305 	mrs	r3, IPSR
 80041e2:	60bb      	str	r3, [r7, #8]
  return(result);
 80041e4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d10f      	bne.n	800420a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041ea:	f3ef 8310 	mrs	r3, PRIMASK
 80041ee:	607b      	str	r3, [r7, #4]
  return(result);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d109      	bne.n	800420a <osKernelStart+0x32>
 80041f6:	4b11      	ldr	r3, [pc, #68]	@ (800423c <osKernelStart+0x64>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	d109      	bne.n	8004212 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80041fe:	f3ef 8311 	mrs	r3, BASEPRI
 8004202:	603b      	str	r3, [r7, #0]
  return(result);
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d003      	beq.n	8004212 <osKernelStart+0x3a>
    stat = osErrorISR;
 800420a:	f06f 0305 	mvn.w	r3, #5
 800420e:	60fb      	str	r3, [r7, #12]
 8004210:	e00e      	b.n	8004230 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8004212:	4b0a      	ldr	r3, [pc, #40]	@ (800423c <osKernelStart+0x64>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2b01      	cmp	r3, #1
 8004218:	d107      	bne.n	800422a <osKernelStart+0x52>
      KernelState = osKernelRunning;
 800421a:	4b08      	ldr	r3, [pc, #32]	@ (800423c <osKernelStart+0x64>)
 800421c:	2202      	movs	r2, #2
 800421e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8004220:	f001 f8a8 	bl	8005374 <vTaskStartScheduler>
      stat = osOK;
 8004224:	2300      	movs	r3, #0
 8004226:	60fb      	str	r3, [r7, #12]
 8004228:	e002      	b.n	8004230 <osKernelStart+0x58>
    } else {
      stat = osError;
 800422a:	f04f 33ff 	mov.w	r3, #4294967295
 800422e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004230:	68fb      	ldr	r3, [r7, #12]
}
 8004232:	4618      	mov	r0, r3
 8004234:	3710      	adds	r7, #16
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	200005c8 	.word	0x200005c8

08004240 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004240:	b580      	push	{r7, lr}
 8004242:	b092      	sub	sp, #72	@ 0x48
 8004244:	af04      	add	r7, sp, #16
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800424c:	2300      	movs	r3, #0
 800424e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004250:	f3ef 8305 	mrs	r3, IPSR
 8004254:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8004258:	2b00      	cmp	r3, #0
 800425a:	f040 8094 	bne.w	8004386 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800425e:	f3ef 8310 	mrs	r3, PRIMASK
 8004262:	623b      	str	r3, [r7, #32]
  return(result);
 8004264:	6a3b      	ldr	r3, [r7, #32]
 8004266:	2b00      	cmp	r3, #0
 8004268:	f040 808d 	bne.w	8004386 <osThreadNew+0x146>
 800426c:	4b48      	ldr	r3, [pc, #288]	@ (8004390 <osThreadNew+0x150>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2b02      	cmp	r3, #2
 8004272:	d106      	bne.n	8004282 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004274:	f3ef 8311 	mrs	r3, BASEPRI
 8004278:	61fb      	str	r3, [r7, #28]
  return(result);
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	2b00      	cmp	r3, #0
 800427e:	f040 8082 	bne.w	8004386 <osThreadNew+0x146>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d07e      	beq.n	8004386 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8004288:	2380      	movs	r3, #128	@ 0x80
 800428a:	633b      	str	r3, [r7, #48]	@ 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 800428c:	2318      	movs	r3, #24
 800428e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    empty = '\0';
 8004290:	2300      	movs	r3, #0
 8004292:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8004294:	f107 031b 	add.w	r3, r7, #27
 8004298:	637b      	str	r3, [r7, #52]	@ 0x34
    mem   = -1;
 800429a:	f04f 33ff 	mov.w	r3, #4294967295
 800429e:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (attr != NULL) {
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d045      	beq.n	8004332 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d002      	beq.n	80042b4 <osThreadNew+0x74>
        name = attr->name;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if (attr->priority != osPriorityNone) {
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	699b      	ldr	r3, [r3, #24]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d002      	beq.n	80042c2 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	699b      	ldr	r3, [r3, #24]
 80042c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80042c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d008      	beq.n	80042da <osThreadNew+0x9a>
 80042c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042ca:	2b38      	cmp	r3, #56	@ 0x38
 80042cc:	d805      	bhi.n	80042da <osThreadNew+0x9a>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f003 0301 	and.w	r3, r3, #1
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d001      	beq.n	80042de <osThreadNew+0x9e>
        return (NULL);
 80042da:	2300      	movs	r3, #0
 80042dc:	e054      	b.n	8004388 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	695b      	ldr	r3, [r3, #20]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d003      	beq.n	80042ee <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	695b      	ldr	r3, [r3, #20]
 80042ea:	089b      	lsrs	r3, r3, #2
 80042ec:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d00e      	beq.n	8004314 <osThreadNew+0xd4>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	2ba7      	cmp	r3, #167	@ 0xa7
 80042fc:	d90a      	bls.n	8004314 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004302:	2b00      	cmp	r3, #0
 8004304:	d006      	beq.n	8004314 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	695b      	ldr	r3, [r3, #20]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d002      	beq.n	8004314 <osThreadNew+0xd4>
        mem = 1;
 800430e:	2301      	movs	r3, #1
 8004310:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004312:	e010      	b.n	8004336 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d10c      	bne.n	8004336 <osThreadNew+0xf6>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d108      	bne.n	8004336 <osThreadNew+0xf6>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	691b      	ldr	r3, [r3, #16]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d104      	bne.n	8004336 <osThreadNew+0xf6>
          mem = 0;
 800432c:	2300      	movs	r3, #0
 800432e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004330:	e001      	b.n	8004336 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8004332:	2300      	movs	r3, #0
 8004334:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    if (mem == 1) {
 8004336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004338:	2b01      	cmp	r3, #1
 800433a:	d110      	bne.n	800435e <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004344:	9202      	str	r2, [sp, #8]
 8004346:	9301      	str	r3, [sp, #4]
 8004348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800434a:	9300      	str	r3, [sp, #0]
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004350:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004352:	68f8      	ldr	r0, [r7, #12]
 8004354:	f000 fe24 	bl	8004fa0 <xTaskCreateStatic>
 8004358:	4603      	mov	r3, r0
 800435a:	617b      	str	r3, [r7, #20]
 800435c:	e013      	b.n	8004386 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 800435e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004360:	2b00      	cmp	r3, #0
 8004362:	d110      	bne.n	8004386 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004366:	b29a      	uxth	r2, r3
 8004368:	f107 0314 	add.w	r3, r7, #20
 800436c:	9301      	str	r3, [sp, #4]
 800436e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004370:	9300      	str	r3, [sp, #0]
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004376:	68f8      	ldr	r0, [r7, #12]
 8004378:	f000 fe71 	bl	800505e <xTaskCreate>
 800437c:	4603      	mov	r3, r0
 800437e:	2b01      	cmp	r3, #1
 8004380:	d001      	beq.n	8004386 <osThreadNew+0x146>
          hTask = NULL;
 8004382:	2300      	movs	r3, #0
 8004384:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004386:	697b      	ldr	r3, [r7, #20]
}
 8004388:	4618      	mov	r0, r3
 800438a:	3738      	adds	r7, #56	@ 0x38
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}
 8004390:	200005c8 	.word	0x200005c8

08004394 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004394:	b580      	push	{r7, lr}
 8004396:	b086      	sub	sp, #24
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800439c:	f3ef 8305 	mrs	r3, IPSR
 80043a0:	613b      	str	r3, [r7, #16]
  return(result);
 80043a2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d10f      	bne.n	80043c8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043a8:	f3ef 8310 	mrs	r3, PRIMASK
 80043ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d109      	bne.n	80043c8 <osDelay+0x34>
 80043b4:	4b0d      	ldr	r3, [pc, #52]	@ (80043ec <osDelay+0x58>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2b02      	cmp	r3, #2
 80043ba:	d109      	bne.n	80043d0 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80043bc:	f3ef 8311 	mrs	r3, BASEPRI
 80043c0:	60bb      	str	r3, [r7, #8]
  return(result);
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d003      	beq.n	80043d0 <osDelay+0x3c>
    stat = osErrorISR;
 80043c8:	f06f 0305 	mvn.w	r3, #5
 80043cc:	617b      	str	r3, [r7, #20]
 80043ce:	e007      	b.n	80043e0 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80043d0:	2300      	movs	r3, #0
 80043d2:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d002      	beq.n	80043e0 <osDelay+0x4c>
      vTaskDelay(ticks);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 ff94 	bl	8005308 <vTaskDelay>
    }
  }

  return (stat);
 80043e0:	697b      	ldr	r3, [r7, #20]
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3718      	adds	r7, #24
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	200005c8 	.word	0x200005c8

080043f0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80043f0:	b480      	push	{r7}
 80043f2:	b085      	sub	sp, #20
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	4a06      	ldr	r2, [pc, #24]	@ (8004418 <vApplicationGetIdleTaskMemory+0x28>)
 8004400:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	4a05      	ldr	r2, [pc, #20]	@ (800441c <vApplicationGetIdleTaskMemory+0x2c>)
 8004406:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2280      	movs	r2, #128	@ 0x80
 800440c:	601a      	str	r2, [r3, #0]
}
 800440e:	bf00      	nop
 8004410:	3714      	adds	r7, #20
 8004412:	46bd      	mov	sp, r7
 8004414:	bc80      	pop	{r7}
 8004416:	4770      	bx	lr
 8004418:	200005cc 	.word	0x200005cc
 800441c:	20000674 	.word	0x20000674

08004420 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004420:	b480      	push	{r7}
 8004422:	b085      	sub	sp, #20
 8004424:	af00      	add	r7, sp, #0
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	60b9      	str	r1, [r7, #8]
 800442a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	4a07      	ldr	r2, [pc, #28]	@ (800444c <vApplicationGetTimerTaskMemory+0x2c>)
 8004430:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	4a06      	ldr	r2, [pc, #24]	@ (8004450 <vApplicationGetTimerTaskMemory+0x30>)
 8004436:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800443e:	601a      	str	r2, [r3, #0]
}
 8004440:	bf00      	nop
 8004442:	3714      	adds	r7, #20
 8004444:	46bd      	mov	sp, r7
 8004446:	bc80      	pop	{r7}
 8004448:	4770      	bx	lr
 800444a:	bf00      	nop
 800444c:	20000874 	.word	0x20000874
 8004450:	2000091c 	.word	0x2000091c

08004454 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f103 0208 	add.w	r2, r3, #8
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	f04f 32ff 	mov.w	r2, #4294967295
 800446c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f103 0208 	add.w	r2, r3, #8
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f103 0208 	add.w	r2, r3, #8
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004488:	bf00      	nop
 800448a:	370c      	adds	r7, #12
 800448c:	46bd      	mov	sp, r7
 800448e:	bc80      	pop	{r7}
 8004490:	4770      	bx	lr

08004492 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004492:	b480      	push	{r7}
 8004494:	b083      	sub	sp, #12
 8004496:	af00      	add	r7, sp, #0
 8004498:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80044a0:	bf00      	nop
 80044a2:	370c      	adds	r7, #12
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bc80      	pop	{r7}
 80044a8:	4770      	bx	lr

080044aa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80044aa:	b480      	push	{r7}
 80044ac:	b085      	sub	sp, #20
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
 80044b2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	68fa      	ldr	r2, [r7, #12]
 80044be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	689a      	ldr	r2, [r3, #8]
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	683a      	ldr	r2, [r7, #0]
 80044ce:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	683a      	ldr	r2, [r7, #0]
 80044d4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	1c5a      	adds	r2, r3, #1
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	601a      	str	r2, [r3, #0]
}
 80044e6:	bf00      	nop
 80044e8:	3714      	adds	r7, #20
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bc80      	pop	{r7}
 80044ee:	4770      	bx	lr

080044f0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80044f0:	b480      	push	{r7}
 80044f2:	b085      	sub	sp, #20
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004506:	d103      	bne.n	8004510 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	691b      	ldr	r3, [r3, #16]
 800450c:	60fb      	str	r3, [r7, #12]
 800450e:	e00c      	b.n	800452a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	3308      	adds	r3, #8
 8004514:	60fb      	str	r3, [r7, #12]
 8004516:	e002      	b.n	800451e <vListInsert+0x2e>
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	60fb      	str	r3, [r7, #12]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	68ba      	ldr	r2, [r7, #8]
 8004526:	429a      	cmp	r2, r3
 8004528:	d2f6      	bcs.n	8004518 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	685a      	ldr	r2, [r3, #4]
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	683a      	ldr	r2, [r7, #0]
 8004538:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	68fa      	ldr	r2, [r7, #12]
 800453e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	683a      	ldr	r2, [r7, #0]
 8004544:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	687a      	ldr	r2, [r7, #4]
 800454a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	1c5a      	adds	r2, r3, #1
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	601a      	str	r2, [r3, #0]
}
 8004556:	bf00      	nop
 8004558:	3714      	adds	r7, #20
 800455a:	46bd      	mov	sp, r7
 800455c:	bc80      	pop	{r7}
 800455e:	4770      	bx	lr

08004560 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004560:	b480      	push	{r7}
 8004562:	b085      	sub	sp, #20
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	691b      	ldr	r3, [r3, #16]
 800456c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	687a      	ldr	r2, [r7, #4]
 8004574:	6892      	ldr	r2, [r2, #8]
 8004576:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	6852      	ldr	r2, [r2, #4]
 8004580:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	429a      	cmp	r2, r3
 800458a:	d103      	bne.n	8004594 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	689a      	ldr	r2, [r3, #8]
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	1e5a      	subs	r2, r3, #1
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3714      	adds	r7, #20
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bc80      	pop	{r7}
 80045b0:	4770      	bx	lr
	...

080045b4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b084      	sub	sp, #16
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d10b      	bne.n	80045e0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80045c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045cc:	f383 8811 	msr	BASEPRI, r3
 80045d0:	f3bf 8f6f 	isb	sy
 80045d4:	f3bf 8f4f 	dsb	sy
 80045d8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80045da:	bf00      	nop
 80045dc:	bf00      	nop
 80045de:	e7fd      	b.n	80045dc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80045e0:	f002 f824 	bl	800662c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ec:	68f9      	ldr	r1, [r7, #12]
 80045ee:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80045f0:	fb01 f303 	mul.w	r3, r1, r3
 80045f4:	441a      	add	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2200      	movs	r2, #0
 80045fe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004610:	3b01      	subs	r3, #1
 8004612:	68f9      	ldr	r1, [r7, #12]
 8004614:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004616:	fb01 f303 	mul.w	r3, r1, r3
 800461a:	441a      	add	r2, r3
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	22ff      	movs	r2, #255	@ 0xff
 8004624:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	22ff      	movs	r2, #255	@ 0xff
 800462c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d114      	bne.n	8004660 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d01a      	beq.n	8004674 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	3310      	adds	r3, #16
 8004642:	4618      	mov	r0, r3
 8004644:	f001 f936 	bl	80058b4 <xTaskRemoveFromEventList>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d012      	beq.n	8004674 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800464e:	4b0d      	ldr	r3, [pc, #52]	@ (8004684 <xQueueGenericReset+0xd0>)
 8004650:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004654:	601a      	str	r2, [r3, #0]
 8004656:	f3bf 8f4f 	dsb	sy
 800465a:	f3bf 8f6f 	isb	sy
 800465e:	e009      	b.n	8004674 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	3310      	adds	r3, #16
 8004664:	4618      	mov	r0, r3
 8004666:	f7ff fef5 	bl	8004454 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	3324      	adds	r3, #36	@ 0x24
 800466e:	4618      	mov	r0, r3
 8004670:	f7ff fef0 	bl	8004454 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004674:	f002 f80a 	bl	800668c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004678:	2301      	movs	r3, #1
}
 800467a:	4618      	mov	r0, r3
 800467c:	3710      	adds	r7, #16
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	e000ed04 	.word	0xe000ed04

08004688 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004688:	b580      	push	{r7, lr}
 800468a:	b08e      	sub	sp, #56	@ 0x38
 800468c:	af02      	add	r7, sp, #8
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	607a      	str	r2, [r7, #4]
 8004694:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d10b      	bne.n	80046b4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800469c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046a0:	f383 8811 	msr	BASEPRI, r3
 80046a4:	f3bf 8f6f 	isb	sy
 80046a8:	f3bf 8f4f 	dsb	sy
 80046ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80046ae:	bf00      	nop
 80046b0:	bf00      	nop
 80046b2:	e7fd      	b.n	80046b0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d10b      	bne.n	80046d2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80046ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046be:	f383 8811 	msr	BASEPRI, r3
 80046c2:	f3bf 8f6f 	isb	sy
 80046c6:	f3bf 8f4f 	dsb	sy
 80046ca:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80046cc:	bf00      	nop
 80046ce:	bf00      	nop
 80046d0:	e7fd      	b.n	80046ce <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d002      	beq.n	80046de <xQueueGenericCreateStatic+0x56>
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d001      	beq.n	80046e2 <xQueueGenericCreateStatic+0x5a>
 80046de:	2301      	movs	r3, #1
 80046e0:	e000      	b.n	80046e4 <xQueueGenericCreateStatic+0x5c>
 80046e2:	2300      	movs	r3, #0
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d10b      	bne.n	8004700 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80046e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046ec:	f383 8811 	msr	BASEPRI, r3
 80046f0:	f3bf 8f6f 	isb	sy
 80046f4:	f3bf 8f4f 	dsb	sy
 80046f8:	623b      	str	r3, [r7, #32]
}
 80046fa:	bf00      	nop
 80046fc:	bf00      	nop
 80046fe:	e7fd      	b.n	80046fc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d102      	bne.n	800470c <xQueueGenericCreateStatic+0x84>
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d101      	bne.n	8004710 <xQueueGenericCreateStatic+0x88>
 800470c:	2301      	movs	r3, #1
 800470e:	e000      	b.n	8004712 <xQueueGenericCreateStatic+0x8a>
 8004710:	2300      	movs	r3, #0
 8004712:	2b00      	cmp	r3, #0
 8004714:	d10b      	bne.n	800472e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800471a:	f383 8811 	msr	BASEPRI, r3
 800471e:	f3bf 8f6f 	isb	sy
 8004722:	f3bf 8f4f 	dsb	sy
 8004726:	61fb      	str	r3, [r7, #28]
}
 8004728:	bf00      	nop
 800472a:	bf00      	nop
 800472c:	e7fd      	b.n	800472a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800472e:	2350      	movs	r3, #80	@ 0x50
 8004730:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	2b50      	cmp	r3, #80	@ 0x50
 8004736:	d00b      	beq.n	8004750 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800473c:	f383 8811 	msr	BASEPRI, r3
 8004740:	f3bf 8f6f 	isb	sy
 8004744:	f3bf 8f4f 	dsb	sy
 8004748:	61bb      	str	r3, [r7, #24]
}
 800474a:	bf00      	nop
 800474c:	bf00      	nop
 800474e:	e7fd      	b.n	800474c <xQueueGenericCreateStatic+0xc4>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004756:	2b00      	cmp	r3, #0
 8004758:	d00d      	beq.n	8004776 <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800475a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800475c:	2201      	movs	r2, #1
 800475e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004762:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004768:	9300      	str	r3, [sp, #0]
 800476a:	4613      	mov	r3, r2
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	68b9      	ldr	r1, [r7, #8]
 8004770:	68f8      	ldr	r0, [r7, #12]
 8004772:	f000 f805 	bl	8004780 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004778:	4618      	mov	r0, r3
 800477a:	3730      	adds	r7, #48	@ 0x30
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}

08004780 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	607a      	str	r2, [r7, #4]
 800478c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d103      	bne.n	800479c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004794:	69bb      	ldr	r3, [r7, #24]
 8004796:	69ba      	ldr	r2, [r7, #24]
 8004798:	601a      	str	r2, [r3, #0]
 800479a:	e002      	b.n	80047a2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800479c:	69bb      	ldr	r3, [r7, #24]
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	68fa      	ldr	r2, [r7, #12]
 80047a6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80047a8:	69bb      	ldr	r3, [r7, #24]
 80047aa:	68ba      	ldr	r2, [r7, #8]
 80047ac:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80047ae:	2101      	movs	r1, #1
 80047b0:	69b8      	ldr	r0, [r7, #24]
 80047b2:	f7ff feff 	bl	80045b4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	78fa      	ldrb	r2, [r7, #3]
 80047ba:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80047be:	bf00      	nop
 80047c0:	3710      	adds	r7, #16
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
	...

080047c8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b08e      	sub	sp, #56	@ 0x38
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	607a      	str	r2, [r7, #4]
 80047d4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80047d6:	2300      	movs	r3, #0
 80047d8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80047de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d10b      	bne.n	80047fc <xQueueGenericSend+0x34>
	__asm volatile
 80047e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047e8:	f383 8811 	msr	BASEPRI, r3
 80047ec:	f3bf 8f6f 	isb	sy
 80047f0:	f3bf 8f4f 	dsb	sy
 80047f4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80047f6:	bf00      	nop
 80047f8:	bf00      	nop
 80047fa:	e7fd      	b.n	80047f8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d103      	bne.n	800480a <xQueueGenericSend+0x42>
 8004802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <xQueueGenericSend+0x46>
 800480a:	2301      	movs	r3, #1
 800480c:	e000      	b.n	8004810 <xQueueGenericSend+0x48>
 800480e:	2300      	movs	r3, #0
 8004810:	2b00      	cmp	r3, #0
 8004812:	d10b      	bne.n	800482c <xQueueGenericSend+0x64>
	__asm volatile
 8004814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004818:	f383 8811 	msr	BASEPRI, r3
 800481c:	f3bf 8f6f 	isb	sy
 8004820:	f3bf 8f4f 	dsb	sy
 8004824:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004826:	bf00      	nop
 8004828:	bf00      	nop
 800482a:	e7fd      	b.n	8004828 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	2b02      	cmp	r3, #2
 8004830:	d103      	bne.n	800483a <xQueueGenericSend+0x72>
 8004832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004834:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004836:	2b01      	cmp	r3, #1
 8004838:	d101      	bne.n	800483e <xQueueGenericSend+0x76>
 800483a:	2301      	movs	r3, #1
 800483c:	e000      	b.n	8004840 <xQueueGenericSend+0x78>
 800483e:	2300      	movs	r3, #0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d10b      	bne.n	800485c <xQueueGenericSend+0x94>
	__asm volatile
 8004844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004848:	f383 8811 	msr	BASEPRI, r3
 800484c:	f3bf 8f6f 	isb	sy
 8004850:	f3bf 8f4f 	dsb	sy
 8004854:	623b      	str	r3, [r7, #32]
}
 8004856:	bf00      	nop
 8004858:	bf00      	nop
 800485a:	e7fd      	b.n	8004858 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800485c:	f001 f9f4 	bl	8005c48 <xTaskGetSchedulerState>
 8004860:	4603      	mov	r3, r0
 8004862:	2b00      	cmp	r3, #0
 8004864:	d102      	bne.n	800486c <xQueueGenericSend+0xa4>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d101      	bne.n	8004870 <xQueueGenericSend+0xa8>
 800486c:	2301      	movs	r3, #1
 800486e:	e000      	b.n	8004872 <xQueueGenericSend+0xaa>
 8004870:	2300      	movs	r3, #0
 8004872:	2b00      	cmp	r3, #0
 8004874:	d10b      	bne.n	800488e <xQueueGenericSend+0xc6>
	__asm volatile
 8004876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800487a:	f383 8811 	msr	BASEPRI, r3
 800487e:	f3bf 8f6f 	isb	sy
 8004882:	f3bf 8f4f 	dsb	sy
 8004886:	61fb      	str	r3, [r7, #28]
}
 8004888:	bf00      	nop
 800488a:	bf00      	nop
 800488c:	e7fd      	b.n	800488a <xQueueGenericSend+0xc2>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800488e:	f001 fecd 	bl	800662c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004894:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004898:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800489a:	429a      	cmp	r2, r3
 800489c:	d302      	bcc.n	80048a4 <xQueueGenericSend+0xdc>
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	2b02      	cmp	r3, #2
 80048a2:	d129      	bne.n	80048f8 <xQueueGenericSend+0x130>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80048a4:	683a      	ldr	r2, [r7, #0]
 80048a6:	68b9      	ldr	r1, [r7, #8]
 80048a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80048aa:	f000 fa0d 	bl	8004cc8 <prvCopyDataToQueue>
 80048ae:	62f8      	str	r0, [r7, #44]	@ 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80048b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d010      	beq.n	80048da <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80048b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ba:	3324      	adds	r3, #36	@ 0x24
 80048bc:	4618      	mov	r0, r3
 80048be:	f000 fff9 	bl	80058b4 <xTaskRemoveFromEventList>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d013      	beq.n	80048f0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80048c8:	4b3f      	ldr	r3, [pc, #252]	@ (80049c8 <xQueueGenericSend+0x200>)
 80048ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048ce:	601a      	str	r2, [r3, #0]
 80048d0:	f3bf 8f4f 	dsb	sy
 80048d4:	f3bf 8f6f 	isb	sy
 80048d8:	e00a      	b.n	80048f0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80048da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d007      	beq.n	80048f0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80048e0:	4b39      	ldr	r3, [pc, #228]	@ (80049c8 <xQueueGenericSend+0x200>)
 80048e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048e6:	601a      	str	r2, [r3, #0]
 80048e8:	f3bf 8f4f 	dsb	sy
 80048ec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80048f0:	f001 fecc 	bl	800668c <vPortExitCritical>
				return pdPASS;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e063      	b.n	80049c0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d103      	bne.n	8004906 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80048fe:	f001 fec5 	bl	800668c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004902:	2300      	movs	r3, #0
 8004904:	e05c      	b.n	80049c0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004906:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004908:	2b00      	cmp	r3, #0
 800490a:	d106      	bne.n	800491a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800490c:	f107 0314 	add.w	r3, r7, #20
 8004910:	4618      	mov	r0, r3
 8004912:	f001 f833 	bl	800597c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004916:	2301      	movs	r3, #1
 8004918:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800491a:	f001 feb7 	bl	800668c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800491e:	f000 fd99 	bl	8005454 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004922:	f001 fe83 	bl	800662c <vPortEnterCritical>
 8004926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004928:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800492c:	b25b      	sxtb	r3, r3
 800492e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004932:	d103      	bne.n	800493c <xQueueGenericSend+0x174>
 8004934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004936:	2200      	movs	r2, #0
 8004938:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800493c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800493e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004942:	b25b      	sxtb	r3, r3
 8004944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004948:	d103      	bne.n	8004952 <xQueueGenericSend+0x18a>
 800494a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800494c:	2200      	movs	r2, #0
 800494e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004952:	f001 fe9b 	bl	800668c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004956:	1d3a      	adds	r2, r7, #4
 8004958:	f107 0314 	add.w	r3, r7, #20
 800495c:	4611      	mov	r1, r2
 800495e:	4618      	mov	r0, r3
 8004960:	f001 f822 	bl	80059a8 <xTaskCheckForTimeOut>
 8004964:	4603      	mov	r3, r0
 8004966:	2b00      	cmp	r3, #0
 8004968:	d124      	bne.n	80049b4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800496a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800496c:	f000 faa4 	bl	8004eb8 <prvIsQueueFull>
 8004970:	4603      	mov	r3, r0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d018      	beq.n	80049a8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004978:	3310      	adds	r3, #16
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	4611      	mov	r1, r2
 800497e:	4618      	mov	r0, r3
 8004980:	f000 ff46 	bl	8005810 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004984:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004986:	f000 fa2f 	bl	8004de8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800498a:	f000 fd71 	bl	8005470 <xTaskResumeAll>
 800498e:	4603      	mov	r3, r0
 8004990:	2b00      	cmp	r3, #0
 8004992:	f47f af7c 	bne.w	800488e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004996:	4b0c      	ldr	r3, [pc, #48]	@ (80049c8 <xQueueGenericSend+0x200>)
 8004998:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800499c:	601a      	str	r2, [r3, #0]
 800499e:	f3bf 8f4f 	dsb	sy
 80049a2:	f3bf 8f6f 	isb	sy
 80049a6:	e772      	b.n	800488e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80049a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80049aa:	f000 fa1d 	bl	8004de8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80049ae:	f000 fd5f 	bl	8005470 <xTaskResumeAll>
 80049b2:	e76c      	b.n	800488e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80049b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80049b6:	f000 fa17 	bl	8004de8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80049ba:	f000 fd59 	bl	8005470 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80049be:	2300      	movs	r3, #0
		}
	}
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	3738      	adds	r7, #56	@ 0x38
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}
 80049c8:	e000ed04 	.word	0xe000ed04

080049cc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b08e      	sub	sp, #56	@ 0x38
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	60f8      	str	r0, [r7, #12]
 80049d4:	60b9      	str	r1, [r7, #8]
 80049d6:	607a      	str	r2, [r7, #4]
 80049d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80049de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d10b      	bne.n	80049fc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80049e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049e8:	f383 8811 	msr	BASEPRI, r3
 80049ec:	f3bf 8f6f 	isb	sy
 80049f0:	f3bf 8f4f 	dsb	sy
 80049f4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80049f6:	bf00      	nop
 80049f8:	bf00      	nop
 80049fa:	e7fd      	b.n	80049f8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d103      	bne.n	8004a0a <xQueueGenericSendFromISR+0x3e>
 8004a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d101      	bne.n	8004a0e <xQueueGenericSendFromISR+0x42>
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e000      	b.n	8004a10 <xQueueGenericSendFromISR+0x44>
 8004a0e:	2300      	movs	r3, #0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d10b      	bne.n	8004a2c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a18:	f383 8811 	msr	BASEPRI, r3
 8004a1c:	f3bf 8f6f 	isb	sy
 8004a20:	f3bf 8f4f 	dsb	sy
 8004a24:	623b      	str	r3, [r7, #32]
}
 8004a26:	bf00      	nop
 8004a28:	bf00      	nop
 8004a2a:	e7fd      	b.n	8004a28 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d103      	bne.n	8004a3a <xQueueGenericSendFromISR+0x6e>
 8004a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d101      	bne.n	8004a3e <xQueueGenericSendFromISR+0x72>
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e000      	b.n	8004a40 <xQueueGenericSendFromISR+0x74>
 8004a3e:	2300      	movs	r3, #0
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d10b      	bne.n	8004a5c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a48:	f383 8811 	msr	BASEPRI, r3
 8004a4c:	f3bf 8f6f 	isb	sy
 8004a50:	f3bf 8f4f 	dsb	sy
 8004a54:	61fb      	str	r3, [r7, #28]
}
 8004a56:	bf00      	nop
 8004a58:	bf00      	nop
 8004a5a:	e7fd      	b.n	8004a58 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004a5c:	f001 fea8 	bl	80067b0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004a60:	f3ef 8211 	mrs	r2, BASEPRI
 8004a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a68:	f383 8811 	msr	BASEPRI, r3
 8004a6c:	f3bf 8f6f 	isb	sy
 8004a70:	f3bf 8f4f 	dsb	sy
 8004a74:	61ba      	str	r2, [r7, #24]
 8004a76:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004a78:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a7e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d302      	bcc.n	8004a8e <xQueueGenericSendFromISR+0xc2>
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	2b02      	cmp	r3, #2
 8004a8c:	d12c      	bne.n	8004ae8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a90:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004a98:	683a      	ldr	r2, [r7, #0]
 8004a9a:	68b9      	ldr	r1, [r7, #8]
 8004a9c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a9e:	f000 f913 	bl	8004cc8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004aa2:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8004aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aaa:	d112      	bne.n	8004ad2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d016      	beq.n	8004ae2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ab6:	3324      	adds	r3, #36	@ 0x24
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f000 fefb 	bl	80058b4 <xTaskRemoveFromEventList>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d00e      	beq.n	8004ae2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d00b      	beq.n	8004ae2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2201      	movs	r2, #1
 8004ace:	601a      	str	r2, [r3, #0]
 8004ad0:	e007      	b.n	8004ae2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004ad2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	b25a      	sxtb	r2, r3
 8004adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ade:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8004ae6:	e001      	b.n	8004aec <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	637b      	str	r3, [r7, #52]	@ 0x34
 8004aec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004aee:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004af6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004af8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3738      	adds	r7, #56	@ 0x38
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}
	...

08004b04 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b08c      	sub	sp, #48	@ 0x30
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	60b9      	str	r1, [r7, #8]
 8004b0e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004b10:	2300      	movs	r3, #0
 8004b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d10b      	bne.n	8004b36 <xQueueReceive+0x32>
	__asm volatile
 8004b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b22:	f383 8811 	msr	BASEPRI, r3
 8004b26:	f3bf 8f6f 	isb	sy
 8004b2a:	f3bf 8f4f 	dsb	sy
 8004b2e:	623b      	str	r3, [r7, #32]
}
 8004b30:	bf00      	nop
 8004b32:	bf00      	nop
 8004b34:	e7fd      	b.n	8004b32 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d103      	bne.n	8004b44 <xQueueReceive+0x40>
 8004b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d101      	bne.n	8004b48 <xQueueReceive+0x44>
 8004b44:	2301      	movs	r3, #1
 8004b46:	e000      	b.n	8004b4a <xQueueReceive+0x46>
 8004b48:	2300      	movs	r3, #0
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d10b      	bne.n	8004b66 <xQueueReceive+0x62>
	__asm volatile
 8004b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b52:	f383 8811 	msr	BASEPRI, r3
 8004b56:	f3bf 8f6f 	isb	sy
 8004b5a:	f3bf 8f4f 	dsb	sy
 8004b5e:	61fb      	str	r3, [r7, #28]
}
 8004b60:	bf00      	nop
 8004b62:	bf00      	nop
 8004b64:	e7fd      	b.n	8004b62 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004b66:	f001 f86f 	bl	8005c48 <xTaskGetSchedulerState>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d102      	bne.n	8004b76 <xQueueReceive+0x72>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d101      	bne.n	8004b7a <xQueueReceive+0x76>
 8004b76:	2301      	movs	r3, #1
 8004b78:	e000      	b.n	8004b7c <xQueueReceive+0x78>
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d10b      	bne.n	8004b98 <xQueueReceive+0x94>
	__asm volatile
 8004b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b84:	f383 8811 	msr	BASEPRI, r3
 8004b88:	f3bf 8f6f 	isb	sy
 8004b8c:	f3bf 8f4f 	dsb	sy
 8004b90:	61bb      	str	r3, [r7, #24]
}
 8004b92:	bf00      	nop
 8004b94:	bf00      	nop
 8004b96:	e7fd      	b.n	8004b94 <xQueueReceive+0x90>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004b98:	f001 fd48 	bl	800662c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d01f      	beq.n	8004be8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004ba8:	68b9      	ldr	r1, [r7, #8]
 8004baa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004bac:	f000 f8f6 	bl	8004d9c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb2:	1e5a      	subs	r2, r3, #1
 8004bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bb6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bba:	691b      	ldr	r3, [r3, #16]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d00f      	beq.n	8004be0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bc2:	3310      	adds	r3, #16
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f000 fe75 	bl	80058b4 <xTaskRemoveFromEventList>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d007      	beq.n	8004be0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004bd0:	4b3c      	ldr	r3, [pc, #240]	@ (8004cc4 <xQueueReceive+0x1c0>)
 8004bd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bd6:	601a      	str	r2, [r3, #0]
 8004bd8:	f3bf 8f4f 	dsb	sy
 8004bdc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004be0:	f001 fd54 	bl	800668c <vPortExitCritical>
				return pdPASS;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e069      	b.n	8004cbc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d103      	bne.n	8004bf6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004bee:	f001 fd4d 	bl	800668c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	e062      	b.n	8004cbc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d106      	bne.n	8004c0a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004bfc:	f107 0310 	add.w	r3, r7, #16
 8004c00:	4618      	mov	r0, r3
 8004c02:	f000 febb 	bl	800597c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004c06:	2301      	movs	r3, #1
 8004c08:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004c0a:	f001 fd3f 	bl	800668c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004c0e:	f000 fc21 	bl	8005454 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004c12:	f001 fd0b 	bl	800662c <vPortEnterCritical>
 8004c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c1c:	b25b      	sxtb	r3, r3
 8004c1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c22:	d103      	bne.n	8004c2c <xQueueReceive+0x128>
 8004c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c26:	2200      	movs	r2, #0
 8004c28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c32:	b25b      	sxtb	r3, r3
 8004c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c38:	d103      	bne.n	8004c42 <xQueueReceive+0x13e>
 8004c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c42:	f001 fd23 	bl	800668c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004c46:	1d3a      	adds	r2, r7, #4
 8004c48:	f107 0310 	add.w	r3, r7, #16
 8004c4c:	4611      	mov	r1, r2
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f000 feaa 	bl	80059a8 <xTaskCheckForTimeOut>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d123      	bne.n	8004ca2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004c5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c5c:	f000 f916 	bl	8004e8c <prvIsQueueEmpty>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d017      	beq.n	8004c96 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c68:	3324      	adds	r3, #36	@ 0x24
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	4611      	mov	r1, r2
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f000 fdce 	bl	8005810 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004c74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c76:	f000 f8b7 	bl	8004de8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004c7a:	f000 fbf9 	bl	8005470 <xTaskResumeAll>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d189      	bne.n	8004b98 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004c84:	4b0f      	ldr	r3, [pc, #60]	@ (8004cc4 <xQueueReceive+0x1c0>)
 8004c86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c8a:	601a      	str	r2, [r3, #0]
 8004c8c:	f3bf 8f4f 	dsb	sy
 8004c90:	f3bf 8f6f 	isb	sy
 8004c94:	e780      	b.n	8004b98 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004c96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c98:	f000 f8a6 	bl	8004de8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004c9c:	f000 fbe8 	bl	8005470 <xTaskResumeAll>
 8004ca0:	e77a      	b.n	8004b98 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004ca2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ca4:	f000 f8a0 	bl	8004de8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ca8:	f000 fbe2 	bl	8005470 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004cac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004cae:	f000 f8ed 	bl	8004e8c <prvIsQueueEmpty>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	f43f af6f 	beq.w	8004b98 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004cba:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3730      	adds	r7, #48	@ 0x30
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}
 8004cc4:	e000ed04 	.word	0xe000ed04

08004cc8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b086      	sub	sp, #24
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	60b9      	str	r1, [r7, #8]
 8004cd2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cdc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d10d      	bne.n	8004d02 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d14d      	bne.n	8004d8a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f000 ffc6 	bl	8005c84 <xTaskPriorityDisinherit>
 8004cf8:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	605a      	str	r2, [r3, #4]
 8004d00:	e043      	b.n	8004d8a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d119      	bne.n	8004d3c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6898      	ldr	r0, [r3, #8]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d10:	461a      	mov	r2, r3
 8004d12:	68b9      	ldr	r1, [r7, #8]
 8004d14:	f002 f814 	bl	8006d40 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	689a      	ldr	r2, [r3, #8]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d20:	441a      	add	r2, r3
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	689a      	ldr	r2, [r3, #8]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d32b      	bcc.n	8004d8a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	609a      	str	r2, [r3, #8]
 8004d3a:	e026      	b.n	8004d8a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	68d8      	ldr	r0, [r3, #12]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d44:	461a      	mov	r2, r3
 8004d46:	68b9      	ldr	r1, [r7, #8]
 8004d48:	f001 fffa 	bl	8006d40 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	68da      	ldr	r2, [r3, #12]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d54:	425b      	negs	r3, r3
 8004d56:	441a      	add	r2, r3
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	68da      	ldr	r2, [r3, #12]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d207      	bcs.n	8004d78 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	685a      	ldr	r2, [r3, #4]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d70:	425b      	negs	r3, r3
 8004d72:	441a      	add	r2, r3
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2b02      	cmp	r3, #2
 8004d7c:	d105      	bne.n	8004d8a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d002      	beq.n	8004d8a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	3b01      	subs	r3, #1
 8004d88:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	1c5a      	adds	r2, r3, #1
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004d92:	697b      	ldr	r3, [r7, #20]
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3718      	adds	r7, #24
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}

08004d9c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b082      	sub	sp, #8
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
 8004da4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d018      	beq.n	8004de0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	68da      	ldr	r2, [r3, #12]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004db6:	441a      	add	r2, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	68da      	ldr	r2, [r3, #12]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	d303      	bcc.n	8004dd0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	68d9      	ldr	r1, [r3, #12]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dd8:	461a      	mov	r2, r3
 8004dda:	6838      	ldr	r0, [r7, #0]
 8004ddc:	f001 ffb0 	bl	8006d40 <memcpy>
	}
}
 8004de0:	bf00      	nop
 8004de2:	3708      	adds	r7, #8
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004df0:	f001 fc1c 	bl	800662c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004dfa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004dfc:	e011      	b.n	8004e22 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d012      	beq.n	8004e2c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	3324      	adds	r3, #36	@ 0x24
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f000 fd52 	bl	80058b4 <xTaskRemoveFromEventList>
 8004e10:	4603      	mov	r3, r0
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d001      	beq.n	8004e1a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004e16:	f000 fe2b 	bl	8005a70 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004e1a:	7bfb      	ldrb	r3, [r7, #15]
 8004e1c:	3b01      	subs	r3, #1
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004e22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	dce9      	bgt.n	8004dfe <prvUnlockQueue+0x16>
 8004e2a:	e000      	b.n	8004e2e <prvUnlockQueue+0x46>
					break;
 8004e2c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	22ff      	movs	r2, #255	@ 0xff
 8004e32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004e36:	f001 fc29 	bl	800668c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004e3a:	f001 fbf7 	bl	800662c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004e44:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e46:	e011      	b.n	8004e6c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	691b      	ldr	r3, [r3, #16]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d012      	beq.n	8004e76 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	3310      	adds	r3, #16
 8004e54:	4618      	mov	r0, r3
 8004e56:	f000 fd2d 	bl	80058b4 <xTaskRemoveFromEventList>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d001      	beq.n	8004e64 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004e60:	f000 fe06 	bl	8005a70 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004e64:	7bbb      	ldrb	r3, [r7, #14]
 8004e66:	3b01      	subs	r3, #1
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	dce9      	bgt.n	8004e48 <prvUnlockQueue+0x60>
 8004e74:	e000      	b.n	8004e78 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004e76:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	22ff      	movs	r2, #255	@ 0xff
 8004e7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004e80:	f001 fc04 	bl	800668c <vPortExitCritical>
}
 8004e84:	bf00      	nop
 8004e86:	3710      	adds	r7, #16
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}

08004e8c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004e94:	f001 fbca 	bl	800662c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d102      	bne.n	8004ea6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	60fb      	str	r3, [r7, #12]
 8004ea4:	e001      	b.n	8004eaa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004eaa:	f001 fbef 	bl	800668c <vPortExitCritical>

	return xReturn;
 8004eae:	68fb      	ldr	r3, [r7, #12]
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3710      	adds	r7, #16
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ec0:	f001 fbb4 	bl	800662c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d102      	bne.n	8004ed6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	60fb      	str	r3, [r7, #12]
 8004ed4:	e001      	b.n	8004eda <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004eda:	f001 fbd7 	bl	800668c <vPortExitCritical>

	return xReturn;
 8004ede:	68fb      	ldr	r3, [r7, #12]
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3710      	adds	r7, #16
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004ee8:	b480      	push	{r7}
 8004eea:	b085      	sub	sp, #20
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	60fb      	str	r3, [r7, #12]
 8004ef6:	e014      	b.n	8004f22 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004ef8:	4a0e      	ldr	r2, [pc, #56]	@ (8004f34 <vQueueAddToRegistry+0x4c>)
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d10b      	bne.n	8004f1c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004f04:	490b      	ldr	r1, [pc, #44]	@ (8004f34 <vQueueAddToRegistry+0x4c>)
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	683a      	ldr	r2, [r7, #0]
 8004f0a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004f0e:	4a09      	ldr	r2, [pc, #36]	@ (8004f34 <vQueueAddToRegistry+0x4c>)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	00db      	lsls	r3, r3, #3
 8004f14:	4413      	add	r3, r2
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004f1a:	e006      	b.n	8004f2a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	3301      	adds	r3, #1
 8004f20:	60fb      	str	r3, [r7, #12]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2b07      	cmp	r3, #7
 8004f26:	d9e7      	bls.n	8004ef8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004f28:	bf00      	nop
 8004f2a:	bf00      	nop
 8004f2c:	3714      	adds	r7, #20
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bc80      	pop	{r7}
 8004f32:	4770      	bx	lr
 8004f34:	20000d1c 	.word	0x20000d1c

08004f38 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b086      	sub	sp, #24
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004f48:	f001 fb70 	bl	800662c <vPortEnterCritical>
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f52:	b25b      	sxtb	r3, r3
 8004f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f58:	d103      	bne.n	8004f62 <vQueueWaitForMessageRestricted+0x2a>
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f68:	b25b      	sxtb	r3, r3
 8004f6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f6e:	d103      	bne.n	8004f78 <vQueueWaitForMessageRestricted+0x40>
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f78:	f001 fb88 	bl	800668c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d106      	bne.n	8004f92 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	3324      	adds	r3, #36	@ 0x24
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	68b9      	ldr	r1, [r7, #8]
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	f000 fc65 	bl	800585c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004f92:	6978      	ldr	r0, [r7, #20]
 8004f94:	f7ff ff28 	bl	8004de8 <prvUnlockQueue>
	}
 8004f98:	bf00      	nop
 8004f9a:	3718      	adds	r7, #24
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}

08004fa0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b08e      	sub	sp, #56	@ 0x38
 8004fa4:	af04      	add	r7, sp, #16
 8004fa6:	60f8      	str	r0, [r7, #12]
 8004fa8:	60b9      	str	r1, [r7, #8]
 8004faa:	607a      	str	r2, [r7, #4]
 8004fac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004fae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d10b      	bne.n	8004fcc <xTaskCreateStatic+0x2c>
	__asm volatile
 8004fb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fb8:	f383 8811 	msr	BASEPRI, r3
 8004fbc:	f3bf 8f6f 	isb	sy
 8004fc0:	f3bf 8f4f 	dsb	sy
 8004fc4:	623b      	str	r3, [r7, #32]
}
 8004fc6:	bf00      	nop
 8004fc8:	bf00      	nop
 8004fca:	e7fd      	b.n	8004fc8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004fcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d10b      	bne.n	8004fea <xTaskCreateStatic+0x4a>
	__asm volatile
 8004fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fd6:	f383 8811 	msr	BASEPRI, r3
 8004fda:	f3bf 8f6f 	isb	sy
 8004fde:	f3bf 8f4f 	dsb	sy
 8004fe2:	61fb      	str	r3, [r7, #28]
}
 8004fe4:	bf00      	nop
 8004fe6:	bf00      	nop
 8004fe8:	e7fd      	b.n	8004fe6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004fea:	23a8      	movs	r3, #168	@ 0xa8
 8004fec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	2ba8      	cmp	r3, #168	@ 0xa8
 8004ff2:	d00b      	beq.n	800500c <xTaskCreateStatic+0x6c>
	__asm volatile
 8004ff4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ff8:	f383 8811 	msr	BASEPRI, r3
 8004ffc:	f3bf 8f6f 	isb	sy
 8005000:	f3bf 8f4f 	dsb	sy
 8005004:	61bb      	str	r3, [r7, #24]
}
 8005006:	bf00      	nop
 8005008:	bf00      	nop
 800500a:	e7fd      	b.n	8005008 <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800500c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800500e:	2b00      	cmp	r3, #0
 8005010:	d01e      	beq.n	8005050 <xTaskCreateStatic+0xb0>
 8005012:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005014:	2b00      	cmp	r3, #0
 8005016:	d01b      	beq.n	8005050 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800501a:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800501c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800501e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005020:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005024:	2202      	movs	r2, #2
 8005026:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800502a:	2300      	movs	r3, #0
 800502c:	9303      	str	r3, [sp, #12]
 800502e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005030:	9302      	str	r3, [sp, #8]
 8005032:	f107 0314 	add.w	r3, r7, #20
 8005036:	9301      	str	r3, [sp, #4]
 8005038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800503a:	9300      	str	r3, [sp, #0]
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	68b9      	ldr	r1, [r7, #8]
 8005042:	68f8      	ldr	r0, [r7, #12]
 8005044:	f000 f850 	bl	80050e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005048:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800504a:	f000 f8ed 	bl	8005228 <prvAddNewTaskToReadyList>
 800504e:	e001      	b.n	8005054 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 8005050:	2300      	movs	r3, #0
 8005052:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005054:	697b      	ldr	r3, [r7, #20]
	}
 8005056:	4618      	mov	r0, r3
 8005058:	3728      	adds	r7, #40	@ 0x28
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}

0800505e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800505e:	b580      	push	{r7, lr}
 8005060:	b08c      	sub	sp, #48	@ 0x30
 8005062:	af04      	add	r7, sp, #16
 8005064:	60f8      	str	r0, [r7, #12]
 8005066:	60b9      	str	r1, [r7, #8]
 8005068:	603b      	str	r3, [r7, #0]
 800506a:	4613      	mov	r3, r2
 800506c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800506e:	88fb      	ldrh	r3, [r7, #6]
 8005070:	009b      	lsls	r3, r3, #2
 8005072:	4618      	mov	r0, r3
 8005074:	f001 fbdc 	bl	8006830 <pvPortMalloc>
 8005078:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d00e      	beq.n	800509e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005080:	20a8      	movs	r0, #168	@ 0xa8
 8005082:	f001 fbd5 	bl	8006830 <pvPortMalloc>
 8005086:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d003      	beq.n	8005096 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	697a      	ldr	r2, [r7, #20]
 8005092:	631a      	str	r2, [r3, #48]	@ 0x30
 8005094:	e005      	b.n	80050a2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005096:	6978      	ldr	r0, [r7, #20]
 8005098:	f001 fc92 	bl	80069c0 <vPortFree>
 800509c:	e001      	b.n	80050a2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800509e:	2300      	movs	r3, #0
 80050a0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d017      	beq.n	80050d8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80050a8:	69fb      	ldr	r3, [r7, #28]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80050b0:	88fa      	ldrh	r2, [r7, #6]
 80050b2:	2300      	movs	r3, #0
 80050b4:	9303      	str	r3, [sp, #12]
 80050b6:	69fb      	ldr	r3, [r7, #28]
 80050b8:	9302      	str	r3, [sp, #8]
 80050ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050bc:	9301      	str	r3, [sp, #4]
 80050be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c0:	9300      	str	r3, [sp, #0]
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	68b9      	ldr	r1, [r7, #8]
 80050c6:	68f8      	ldr	r0, [r7, #12]
 80050c8:	f000 f80e 	bl	80050e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80050cc:	69f8      	ldr	r0, [r7, #28]
 80050ce:	f000 f8ab 	bl	8005228 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80050d2:	2301      	movs	r3, #1
 80050d4:	61bb      	str	r3, [r7, #24]
 80050d6:	e002      	b.n	80050de <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80050d8:	f04f 33ff 	mov.w	r3, #4294967295
 80050dc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80050de:	69bb      	ldr	r3, [r7, #24]
	}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3720      	adds	r7, #32
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}

080050e8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b088      	sub	sp, #32
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	60b9      	str	r1, [r7, #8]
 80050f2:	607a      	str	r2, [r7, #4]
 80050f4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80050f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	009b      	lsls	r3, r3, #2
 80050fe:	461a      	mov	r2, r3
 8005100:	21a5      	movs	r1, #165	@ 0xa5
 8005102:	f001 fd93 	bl	8006c2c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005108:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005110:	3b01      	subs	r3, #1
 8005112:	009b      	lsls	r3, r3, #2
 8005114:	4413      	add	r3, r2
 8005116:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005118:	69bb      	ldr	r3, [r7, #24]
 800511a:	f023 0307 	bic.w	r3, r3, #7
 800511e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005120:	69bb      	ldr	r3, [r7, #24]
 8005122:	f003 0307 	and.w	r3, r3, #7
 8005126:	2b00      	cmp	r3, #0
 8005128:	d00b      	beq.n	8005142 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800512a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800512e:	f383 8811 	msr	BASEPRI, r3
 8005132:	f3bf 8f6f 	isb	sy
 8005136:	f3bf 8f4f 	dsb	sy
 800513a:	617b      	str	r3, [r7, #20]
}
 800513c:	bf00      	nop
 800513e:	bf00      	nop
 8005140:	e7fd      	b.n	800513e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005142:	2300      	movs	r3, #0
 8005144:	61fb      	str	r3, [r7, #28]
 8005146:	e012      	b.n	800516e <prvInitialiseNewTask+0x86>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005148:	68ba      	ldr	r2, [r7, #8]
 800514a:	69fb      	ldr	r3, [r7, #28]
 800514c:	4413      	add	r3, r2
 800514e:	7819      	ldrb	r1, [r3, #0]
 8005150:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	4413      	add	r3, r2
 8005156:	3334      	adds	r3, #52	@ 0x34
 8005158:	460a      	mov	r2, r1
 800515a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800515c:	68ba      	ldr	r2, [r7, #8]
 800515e:	69fb      	ldr	r3, [r7, #28]
 8005160:	4413      	add	r3, r2
 8005162:	781b      	ldrb	r3, [r3, #0]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d006      	beq.n	8005176 <prvInitialiseNewTask+0x8e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005168:	69fb      	ldr	r3, [r7, #28]
 800516a:	3301      	adds	r3, #1
 800516c:	61fb      	str	r3, [r7, #28]
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	2b0f      	cmp	r3, #15
 8005172:	d9e9      	bls.n	8005148 <prvInitialiseNewTask+0x60>
 8005174:	e000      	b.n	8005178 <prvInitialiseNewTask+0x90>
		{
			break;
 8005176:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800517a:	2200      	movs	r2, #0
 800517c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005182:	2b37      	cmp	r3, #55	@ 0x37
 8005184:	d901      	bls.n	800518a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005186:	2337      	movs	r3, #55	@ 0x37
 8005188:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800518a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800518c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800518e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005192:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005194:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005198:	2200      	movs	r2, #0
 800519a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800519c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800519e:	3304      	adds	r3, #4
 80051a0:	4618      	mov	r0, r3
 80051a2:	f7ff f976 	bl	8004492 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80051a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051a8:	3318      	adds	r3, #24
 80051aa:	4618      	mov	r0, r3
 80051ac:	f7ff f971 	bl	8004492 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80051b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051b4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80051bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051be:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80051c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051c4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80051c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051c8:	2200      	movs	r2, #0
 80051ca:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80051ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051d0:	2200      	movs	r2, #0
 80051d2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80051d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051d8:	3354      	adds	r3, #84	@ 0x54
 80051da:	224c      	movs	r2, #76	@ 0x4c
 80051dc:	2100      	movs	r1, #0
 80051de:	4618      	mov	r0, r3
 80051e0:	f001 fd24 	bl	8006c2c <memset>
 80051e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051e6:	4a0d      	ldr	r2, [pc, #52]	@ (800521c <prvInitialiseNewTask+0x134>)
 80051e8:	659a      	str	r2, [r3, #88]	@ 0x58
 80051ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ec:	4a0c      	ldr	r2, [pc, #48]	@ (8005220 <prvInitialiseNewTask+0x138>)
 80051ee:	65da      	str	r2, [r3, #92]	@ 0x5c
 80051f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f2:	4a0c      	ldr	r2, [pc, #48]	@ (8005224 <prvInitialiseNewTask+0x13c>)
 80051f4:	661a      	str	r2, [r3, #96]	@ 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80051f6:	683a      	ldr	r2, [r7, #0]
 80051f8:	68f9      	ldr	r1, [r7, #12]
 80051fa:	69b8      	ldr	r0, [r7, #24]
 80051fc:	f001 f926 	bl	800644c <pxPortInitialiseStack>
 8005200:	4602      	mov	r2, r0
 8005202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005204:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005208:	2b00      	cmp	r3, #0
 800520a:	d002      	beq.n	8005212 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800520c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800520e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005210:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005212:	bf00      	nop
 8005214:	3720      	adds	r7, #32
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
 800521a:	bf00      	nop
 800521c:	200021b8 	.word	0x200021b8
 8005220:	20002220 	.word	0x20002220
 8005224:	20002288 	.word	0x20002288

08005228 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b082      	sub	sp, #8
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005230:	f001 f9fc 	bl	800662c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005234:	4b2d      	ldr	r3, [pc, #180]	@ (80052ec <prvAddNewTaskToReadyList+0xc4>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	3301      	adds	r3, #1
 800523a:	4a2c      	ldr	r2, [pc, #176]	@ (80052ec <prvAddNewTaskToReadyList+0xc4>)
 800523c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800523e:	4b2c      	ldr	r3, [pc, #176]	@ (80052f0 <prvAddNewTaskToReadyList+0xc8>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d109      	bne.n	800525a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005246:	4a2a      	ldr	r2, [pc, #168]	@ (80052f0 <prvAddNewTaskToReadyList+0xc8>)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800524c:	4b27      	ldr	r3, [pc, #156]	@ (80052ec <prvAddNewTaskToReadyList+0xc4>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2b01      	cmp	r3, #1
 8005252:	d110      	bne.n	8005276 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005254:	f000 fc30 	bl	8005ab8 <prvInitialiseTaskLists>
 8005258:	e00d      	b.n	8005276 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800525a:	4b26      	ldr	r3, [pc, #152]	@ (80052f4 <prvAddNewTaskToReadyList+0xcc>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d109      	bne.n	8005276 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005262:	4b23      	ldr	r3, [pc, #140]	@ (80052f0 <prvAddNewTaskToReadyList+0xc8>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800526c:	429a      	cmp	r2, r3
 800526e:	d802      	bhi.n	8005276 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005270:	4a1f      	ldr	r2, [pc, #124]	@ (80052f0 <prvAddNewTaskToReadyList+0xc8>)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005276:	4b20      	ldr	r3, [pc, #128]	@ (80052f8 <prvAddNewTaskToReadyList+0xd0>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	3301      	adds	r3, #1
 800527c:	4a1e      	ldr	r2, [pc, #120]	@ (80052f8 <prvAddNewTaskToReadyList+0xd0>)
 800527e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005280:	4b1d      	ldr	r3, [pc, #116]	@ (80052f8 <prvAddNewTaskToReadyList+0xd0>)
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800528c:	4b1b      	ldr	r3, [pc, #108]	@ (80052fc <prvAddNewTaskToReadyList+0xd4>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	429a      	cmp	r2, r3
 8005292:	d903      	bls.n	800529c <prvAddNewTaskToReadyList+0x74>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005298:	4a18      	ldr	r2, [pc, #96]	@ (80052fc <prvAddNewTaskToReadyList+0xd4>)
 800529a:	6013      	str	r3, [r2, #0]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052a0:	4613      	mov	r3, r2
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	4413      	add	r3, r2
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	4a15      	ldr	r2, [pc, #84]	@ (8005300 <prvAddNewTaskToReadyList+0xd8>)
 80052aa:	441a      	add	r2, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	3304      	adds	r3, #4
 80052b0:	4619      	mov	r1, r3
 80052b2:	4610      	mov	r0, r2
 80052b4:	f7ff f8f9 	bl	80044aa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80052b8:	f001 f9e8 	bl	800668c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80052bc:	4b0d      	ldr	r3, [pc, #52]	@ (80052f4 <prvAddNewTaskToReadyList+0xcc>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d00e      	beq.n	80052e2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80052c4:	4b0a      	ldr	r3, [pc, #40]	@ (80052f0 <prvAddNewTaskToReadyList+0xc8>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ce:	429a      	cmp	r2, r3
 80052d0:	d207      	bcs.n	80052e2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80052d2:	4b0c      	ldr	r3, [pc, #48]	@ (8005304 <prvAddNewTaskToReadyList+0xdc>)
 80052d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052d8:	601a      	str	r2, [r3, #0]
 80052da:	f3bf 8f4f 	dsb	sy
 80052de:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052e2:	bf00      	nop
 80052e4:	3708      	adds	r7, #8
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop
 80052ec:	20001230 	.word	0x20001230
 80052f0:	20000d5c 	.word	0x20000d5c
 80052f4:	2000123c 	.word	0x2000123c
 80052f8:	2000124c 	.word	0x2000124c
 80052fc:	20001238 	.word	0x20001238
 8005300:	20000d60 	.word	0x20000d60
 8005304:	e000ed04 	.word	0xe000ed04

08005308 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005308:	b580      	push	{r7, lr}
 800530a:	b084      	sub	sp, #16
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005310:	2300      	movs	r3, #0
 8005312:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d018      	beq.n	800534c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800531a:	4b14      	ldr	r3, [pc, #80]	@ (800536c <vTaskDelay+0x64>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d00b      	beq.n	800533a <vTaskDelay+0x32>
	__asm volatile
 8005322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005326:	f383 8811 	msr	BASEPRI, r3
 800532a:	f3bf 8f6f 	isb	sy
 800532e:	f3bf 8f4f 	dsb	sy
 8005332:	60bb      	str	r3, [r7, #8]
}
 8005334:	bf00      	nop
 8005336:	bf00      	nop
 8005338:	e7fd      	b.n	8005336 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800533a:	f000 f88b 	bl	8005454 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800533e:	2100      	movs	r1, #0
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f000 fd0f 	bl	8005d64 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005346:	f000 f893 	bl	8005470 <xTaskResumeAll>
 800534a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d107      	bne.n	8005362 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005352:	4b07      	ldr	r3, [pc, #28]	@ (8005370 <vTaskDelay+0x68>)
 8005354:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005358:	601a      	str	r2, [r3, #0]
 800535a:	f3bf 8f4f 	dsb	sy
 800535e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005362:	bf00      	nop
 8005364:	3710      	adds	r7, #16
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	20001258 	.word	0x20001258
 8005370:	e000ed04 	.word	0xe000ed04

08005374 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b08a      	sub	sp, #40	@ 0x28
 8005378:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800537a:	2300      	movs	r3, #0
 800537c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800537e:	2300      	movs	r3, #0
 8005380:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005382:	463a      	mov	r2, r7
 8005384:	1d39      	adds	r1, r7, #4
 8005386:	f107 0308 	add.w	r3, r7, #8
 800538a:	4618      	mov	r0, r3
 800538c:	f7ff f830 	bl	80043f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005390:	6839      	ldr	r1, [r7, #0]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	68ba      	ldr	r2, [r7, #8]
 8005396:	9202      	str	r2, [sp, #8]
 8005398:	9301      	str	r3, [sp, #4]
 800539a:	2300      	movs	r3, #0
 800539c:	9300      	str	r3, [sp, #0]
 800539e:	2300      	movs	r3, #0
 80053a0:	460a      	mov	r2, r1
 80053a2:	4924      	ldr	r1, [pc, #144]	@ (8005434 <vTaskStartScheduler+0xc0>)
 80053a4:	4824      	ldr	r0, [pc, #144]	@ (8005438 <vTaskStartScheduler+0xc4>)
 80053a6:	f7ff fdfb 	bl	8004fa0 <xTaskCreateStatic>
 80053aa:	4603      	mov	r3, r0
 80053ac:	4a23      	ldr	r2, [pc, #140]	@ (800543c <vTaskStartScheduler+0xc8>)
 80053ae:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80053b0:	4b22      	ldr	r3, [pc, #136]	@ (800543c <vTaskStartScheduler+0xc8>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d002      	beq.n	80053be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80053b8:	2301      	movs	r3, #1
 80053ba:	617b      	str	r3, [r7, #20]
 80053bc:	e001      	b.n	80053c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80053be:	2300      	movs	r3, #0
 80053c0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	d102      	bne.n	80053ce <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80053c8:	f000 fd20 	bl	8005e0c <xTimerCreateTimerTask>
 80053cc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d11b      	bne.n	800540c <vTaskStartScheduler+0x98>
	__asm volatile
 80053d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053d8:	f383 8811 	msr	BASEPRI, r3
 80053dc:	f3bf 8f6f 	isb	sy
 80053e0:	f3bf 8f4f 	dsb	sy
 80053e4:	613b      	str	r3, [r7, #16]
}
 80053e6:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80053e8:	4b15      	ldr	r3, [pc, #84]	@ (8005440 <vTaskStartScheduler+0xcc>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	3354      	adds	r3, #84	@ 0x54
 80053ee:	4a15      	ldr	r2, [pc, #84]	@ (8005444 <vTaskStartScheduler+0xd0>)
 80053f0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80053f2:	4b15      	ldr	r3, [pc, #84]	@ (8005448 <vTaskStartScheduler+0xd4>)
 80053f4:	f04f 32ff 	mov.w	r2, #4294967295
 80053f8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80053fa:	4b14      	ldr	r3, [pc, #80]	@ (800544c <vTaskStartScheduler+0xd8>)
 80053fc:	2201      	movs	r2, #1
 80053fe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005400:	4b13      	ldr	r3, [pc, #76]	@ (8005450 <vTaskStartScheduler+0xdc>)
 8005402:	2200      	movs	r2, #0
 8005404:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005406:	f001 f89f 	bl	8006548 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800540a:	e00f      	b.n	800542c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005412:	d10b      	bne.n	800542c <vTaskStartScheduler+0xb8>
	__asm volatile
 8005414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005418:	f383 8811 	msr	BASEPRI, r3
 800541c:	f3bf 8f6f 	isb	sy
 8005420:	f3bf 8f4f 	dsb	sy
 8005424:	60fb      	str	r3, [r7, #12]
}
 8005426:	bf00      	nop
 8005428:	bf00      	nop
 800542a:	e7fd      	b.n	8005428 <vTaskStartScheduler+0xb4>
}
 800542c:	bf00      	nop
 800542e:	3718      	adds	r7, #24
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}
 8005434:	080076c4 	.word	0x080076c4
 8005438:	08005a89 	.word	0x08005a89
 800543c:	20001254 	.word	0x20001254
 8005440:	20000d5c 	.word	0x20000d5c
 8005444:	20000018 	.word	0x20000018
 8005448:	20001250 	.word	0x20001250
 800544c:	2000123c 	.word	0x2000123c
 8005450:	20001234 	.word	0x20001234

08005454 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005454:	b480      	push	{r7}
 8005456:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005458:	4b04      	ldr	r3, [pc, #16]	@ (800546c <vTaskSuspendAll+0x18>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	3301      	adds	r3, #1
 800545e:	4a03      	ldr	r2, [pc, #12]	@ (800546c <vTaskSuspendAll+0x18>)
 8005460:	6013      	str	r3, [r2, #0]
}
 8005462:	bf00      	nop
 8005464:	46bd      	mov	sp, r7
 8005466:	bc80      	pop	{r7}
 8005468:	4770      	bx	lr
 800546a:	bf00      	nop
 800546c:	20001258 	.word	0x20001258

08005470 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b084      	sub	sp, #16
 8005474:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005476:	2300      	movs	r3, #0
 8005478:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800547a:	2300      	movs	r3, #0
 800547c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800547e:	4b42      	ldr	r3, [pc, #264]	@ (8005588 <xTaskResumeAll+0x118>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d10b      	bne.n	800549e <xTaskResumeAll+0x2e>
	__asm volatile
 8005486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800548a:	f383 8811 	msr	BASEPRI, r3
 800548e:	f3bf 8f6f 	isb	sy
 8005492:	f3bf 8f4f 	dsb	sy
 8005496:	603b      	str	r3, [r7, #0]
}
 8005498:	bf00      	nop
 800549a:	bf00      	nop
 800549c:	e7fd      	b.n	800549a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800549e:	f001 f8c5 	bl	800662c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80054a2:	4b39      	ldr	r3, [pc, #228]	@ (8005588 <xTaskResumeAll+0x118>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	3b01      	subs	r3, #1
 80054a8:	4a37      	ldr	r2, [pc, #220]	@ (8005588 <xTaskResumeAll+0x118>)
 80054aa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054ac:	4b36      	ldr	r3, [pc, #216]	@ (8005588 <xTaskResumeAll+0x118>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d162      	bne.n	800557a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80054b4:	4b35      	ldr	r3, [pc, #212]	@ (800558c <xTaskResumeAll+0x11c>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d05e      	beq.n	800557a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80054bc:	e02f      	b.n	800551e <xTaskResumeAll+0xae>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80054be:	4b34      	ldr	r3, [pc, #208]	@ (8005590 <xTaskResumeAll+0x120>)
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	68db      	ldr	r3, [r3, #12]
 80054c4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	3318      	adds	r3, #24
 80054ca:	4618      	mov	r0, r3
 80054cc:	f7ff f848 	bl	8004560 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	3304      	adds	r3, #4
 80054d4:	4618      	mov	r0, r3
 80054d6:	f7ff f843 	bl	8004560 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054de:	4b2d      	ldr	r3, [pc, #180]	@ (8005594 <xTaskResumeAll+0x124>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d903      	bls.n	80054ee <xTaskResumeAll+0x7e>
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ea:	4a2a      	ldr	r2, [pc, #168]	@ (8005594 <xTaskResumeAll+0x124>)
 80054ec:	6013      	str	r3, [r2, #0]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054f2:	4613      	mov	r3, r2
 80054f4:	009b      	lsls	r3, r3, #2
 80054f6:	4413      	add	r3, r2
 80054f8:	009b      	lsls	r3, r3, #2
 80054fa:	4a27      	ldr	r2, [pc, #156]	@ (8005598 <xTaskResumeAll+0x128>)
 80054fc:	441a      	add	r2, r3
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	3304      	adds	r3, #4
 8005502:	4619      	mov	r1, r3
 8005504:	4610      	mov	r0, r2
 8005506:	f7fe ffd0 	bl	80044aa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800550e:	4b23      	ldr	r3, [pc, #140]	@ (800559c <xTaskResumeAll+0x12c>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005514:	429a      	cmp	r2, r3
 8005516:	d302      	bcc.n	800551e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005518:	4b21      	ldr	r3, [pc, #132]	@ (80055a0 <xTaskResumeAll+0x130>)
 800551a:	2201      	movs	r2, #1
 800551c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800551e:	4b1c      	ldr	r3, [pc, #112]	@ (8005590 <xTaskResumeAll+0x120>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d1cb      	bne.n	80054be <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d001      	beq.n	8005530 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800552c:	f000 fb68 	bl	8005c00 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005530:	4b1c      	ldr	r3, [pc, #112]	@ (80055a4 <xTaskResumeAll+0x134>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d010      	beq.n	800555e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800553c:	f000 f844 	bl	80055c8 <xTaskIncrementTick>
 8005540:	4603      	mov	r3, r0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d002      	beq.n	800554c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005546:	4b16      	ldr	r3, [pc, #88]	@ (80055a0 <xTaskResumeAll+0x130>)
 8005548:	2201      	movs	r2, #1
 800554a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	3b01      	subs	r3, #1
 8005550:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d1f1      	bne.n	800553c <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 8005558:	4b12      	ldr	r3, [pc, #72]	@ (80055a4 <xTaskResumeAll+0x134>)
 800555a:	2200      	movs	r2, #0
 800555c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800555e:	4b10      	ldr	r3, [pc, #64]	@ (80055a0 <xTaskResumeAll+0x130>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d009      	beq.n	800557a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005566:	2301      	movs	r3, #1
 8005568:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800556a:	4b0f      	ldr	r3, [pc, #60]	@ (80055a8 <xTaskResumeAll+0x138>)
 800556c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005570:	601a      	str	r2, [r3, #0]
 8005572:	f3bf 8f4f 	dsb	sy
 8005576:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800557a:	f001 f887 	bl	800668c <vPortExitCritical>

	return xAlreadyYielded;
 800557e:	68bb      	ldr	r3, [r7, #8]
}
 8005580:	4618      	mov	r0, r3
 8005582:	3710      	adds	r7, #16
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	20001258 	.word	0x20001258
 800558c:	20001230 	.word	0x20001230
 8005590:	200011f0 	.word	0x200011f0
 8005594:	20001238 	.word	0x20001238
 8005598:	20000d60 	.word	0x20000d60
 800559c:	20000d5c 	.word	0x20000d5c
 80055a0:	20001244 	.word	0x20001244
 80055a4:	20001240 	.word	0x20001240
 80055a8:	e000ed04 	.word	0xe000ed04

080055ac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80055ac:	b480      	push	{r7}
 80055ae:	b083      	sub	sp, #12
 80055b0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80055b2:	4b04      	ldr	r3, [pc, #16]	@ (80055c4 <xTaskGetTickCount+0x18>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80055b8:	687b      	ldr	r3, [r7, #4]
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	370c      	adds	r7, #12
 80055be:	46bd      	mov	sp, r7
 80055c0:	bc80      	pop	{r7}
 80055c2:	4770      	bx	lr
 80055c4:	20001234 	.word	0x20001234

080055c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b086      	sub	sp, #24
 80055cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80055ce:	2300      	movs	r3, #0
 80055d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055d2:	4b52      	ldr	r3, [pc, #328]	@ (800571c <xTaskIncrementTick+0x154>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	f040 808f 	bne.w	80056fa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80055dc:	4b50      	ldr	r3, [pc, #320]	@ (8005720 <xTaskIncrementTick+0x158>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	3301      	adds	r3, #1
 80055e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80055e4:	4a4e      	ldr	r2, [pc, #312]	@ (8005720 <xTaskIncrementTick+0x158>)
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d121      	bne.n	8005634 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80055f0:	4b4c      	ldr	r3, [pc, #304]	@ (8005724 <xTaskIncrementTick+0x15c>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d00b      	beq.n	8005612 <xTaskIncrementTick+0x4a>
	__asm volatile
 80055fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055fe:	f383 8811 	msr	BASEPRI, r3
 8005602:	f3bf 8f6f 	isb	sy
 8005606:	f3bf 8f4f 	dsb	sy
 800560a:	603b      	str	r3, [r7, #0]
}
 800560c:	bf00      	nop
 800560e:	bf00      	nop
 8005610:	e7fd      	b.n	800560e <xTaskIncrementTick+0x46>
 8005612:	4b44      	ldr	r3, [pc, #272]	@ (8005724 <xTaskIncrementTick+0x15c>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	60fb      	str	r3, [r7, #12]
 8005618:	4b43      	ldr	r3, [pc, #268]	@ (8005728 <xTaskIncrementTick+0x160>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a41      	ldr	r2, [pc, #260]	@ (8005724 <xTaskIncrementTick+0x15c>)
 800561e:	6013      	str	r3, [r2, #0]
 8005620:	4a41      	ldr	r2, [pc, #260]	@ (8005728 <xTaskIncrementTick+0x160>)
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	6013      	str	r3, [r2, #0]
 8005626:	4b41      	ldr	r3, [pc, #260]	@ (800572c <xTaskIncrementTick+0x164>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	3301      	adds	r3, #1
 800562c:	4a3f      	ldr	r2, [pc, #252]	@ (800572c <xTaskIncrementTick+0x164>)
 800562e:	6013      	str	r3, [r2, #0]
 8005630:	f000 fae6 	bl	8005c00 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005634:	4b3e      	ldr	r3, [pc, #248]	@ (8005730 <xTaskIncrementTick+0x168>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	693a      	ldr	r2, [r7, #16]
 800563a:	429a      	cmp	r2, r3
 800563c:	d34e      	bcc.n	80056dc <xTaskIncrementTick+0x114>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800563e:	4b39      	ldr	r3, [pc, #228]	@ (8005724 <xTaskIncrementTick+0x15c>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d101      	bne.n	800564c <xTaskIncrementTick+0x84>
 8005648:	2301      	movs	r3, #1
 800564a:	e000      	b.n	800564e <xTaskIncrementTick+0x86>
 800564c:	2300      	movs	r3, #0
 800564e:	2b00      	cmp	r3, #0
 8005650:	d004      	beq.n	800565c <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005652:	4b37      	ldr	r3, [pc, #220]	@ (8005730 <xTaskIncrementTick+0x168>)
 8005654:	f04f 32ff 	mov.w	r2, #4294967295
 8005658:	601a      	str	r2, [r3, #0]
					break;
 800565a:	e03f      	b.n	80056dc <xTaskIncrementTick+0x114>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800565c:	4b31      	ldr	r3, [pc, #196]	@ (8005724 <xTaskIncrementTick+0x15c>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	68db      	ldr	r3, [r3, #12]
 8005664:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800566c:	693a      	ldr	r2, [r7, #16]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	429a      	cmp	r2, r3
 8005672:	d203      	bcs.n	800567c <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005674:	4a2e      	ldr	r2, [pc, #184]	@ (8005730 <xTaskIncrementTick+0x168>)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6013      	str	r3, [r2, #0]
						break;
 800567a:	e02f      	b.n	80056dc <xTaskIncrementTick+0x114>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	3304      	adds	r3, #4
 8005680:	4618      	mov	r0, r3
 8005682:	f7fe ff6d 	bl	8004560 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800568a:	2b00      	cmp	r3, #0
 800568c:	d004      	beq.n	8005698 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	3318      	adds	r3, #24
 8005692:	4618      	mov	r0, r3
 8005694:	f7fe ff64 	bl	8004560 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800569c:	4b25      	ldr	r3, [pc, #148]	@ (8005734 <xTaskIncrementTick+0x16c>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d903      	bls.n	80056ac <xTaskIncrementTick+0xe4>
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056a8:	4a22      	ldr	r2, [pc, #136]	@ (8005734 <xTaskIncrementTick+0x16c>)
 80056aa:	6013      	str	r3, [r2, #0]
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056b0:	4613      	mov	r3, r2
 80056b2:	009b      	lsls	r3, r3, #2
 80056b4:	4413      	add	r3, r2
 80056b6:	009b      	lsls	r3, r3, #2
 80056b8:	4a1f      	ldr	r2, [pc, #124]	@ (8005738 <xTaskIncrementTick+0x170>)
 80056ba:	441a      	add	r2, r3
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	3304      	adds	r3, #4
 80056c0:	4619      	mov	r1, r3
 80056c2:	4610      	mov	r0, r2
 80056c4:	f7fe fef1 	bl	80044aa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056cc:	4b1b      	ldr	r3, [pc, #108]	@ (800573c <xTaskIncrementTick+0x174>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056d2:	429a      	cmp	r2, r3
 80056d4:	d3b3      	bcc.n	800563e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80056d6:	2301      	movs	r3, #1
 80056d8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80056da:	e7b0      	b.n	800563e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80056dc:	4b17      	ldr	r3, [pc, #92]	@ (800573c <xTaskIncrementTick+0x174>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056e2:	4915      	ldr	r1, [pc, #84]	@ (8005738 <xTaskIncrementTick+0x170>)
 80056e4:	4613      	mov	r3, r2
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	4413      	add	r3, r2
 80056ea:	009b      	lsls	r3, r3, #2
 80056ec:	440b      	add	r3, r1
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	d907      	bls.n	8005704 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80056f4:	2301      	movs	r3, #1
 80056f6:	617b      	str	r3, [r7, #20]
 80056f8:	e004      	b.n	8005704 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80056fa:	4b11      	ldr	r3, [pc, #68]	@ (8005740 <xTaskIncrementTick+0x178>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	3301      	adds	r3, #1
 8005700:	4a0f      	ldr	r2, [pc, #60]	@ (8005740 <xTaskIncrementTick+0x178>)
 8005702:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005704:	4b0f      	ldr	r3, [pc, #60]	@ (8005744 <xTaskIncrementTick+0x17c>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d001      	beq.n	8005710 <xTaskIncrementTick+0x148>
		{
			xSwitchRequired = pdTRUE;
 800570c:	2301      	movs	r3, #1
 800570e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005710:	697b      	ldr	r3, [r7, #20]
}
 8005712:	4618      	mov	r0, r3
 8005714:	3718      	adds	r7, #24
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}
 800571a:	bf00      	nop
 800571c:	20001258 	.word	0x20001258
 8005720:	20001234 	.word	0x20001234
 8005724:	200011e8 	.word	0x200011e8
 8005728:	200011ec 	.word	0x200011ec
 800572c:	20001248 	.word	0x20001248
 8005730:	20001250 	.word	0x20001250
 8005734:	20001238 	.word	0x20001238
 8005738:	20000d60 	.word	0x20000d60
 800573c:	20000d5c 	.word	0x20000d5c
 8005740:	20001240 	.word	0x20001240
 8005744:	20001244 	.word	0x20001244

08005748 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005748:	b480      	push	{r7}
 800574a:	b085      	sub	sp, #20
 800574c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800574e:	4b2a      	ldr	r3, [pc, #168]	@ (80057f8 <vTaskSwitchContext+0xb0>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d003      	beq.n	800575e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005756:	4b29      	ldr	r3, [pc, #164]	@ (80057fc <vTaskSwitchContext+0xb4>)
 8005758:	2201      	movs	r2, #1
 800575a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800575c:	e047      	b.n	80057ee <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800575e:	4b27      	ldr	r3, [pc, #156]	@ (80057fc <vTaskSwitchContext+0xb4>)
 8005760:	2200      	movs	r2, #0
 8005762:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005764:	4b26      	ldr	r3, [pc, #152]	@ (8005800 <vTaskSwitchContext+0xb8>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	60fb      	str	r3, [r7, #12]
 800576a:	e011      	b.n	8005790 <vTaskSwitchContext+0x48>
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d10b      	bne.n	800578a <vTaskSwitchContext+0x42>
	__asm volatile
 8005772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005776:	f383 8811 	msr	BASEPRI, r3
 800577a:	f3bf 8f6f 	isb	sy
 800577e:	f3bf 8f4f 	dsb	sy
 8005782:	607b      	str	r3, [r7, #4]
}
 8005784:	bf00      	nop
 8005786:	bf00      	nop
 8005788:	e7fd      	b.n	8005786 <vTaskSwitchContext+0x3e>
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	3b01      	subs	r3, #1
 800578e:	60fb      	str	r3, [r7, #12]
 8005790:	491c      	ldr	r1, [pc, #112]	@ (8005804 <vTaskSwitchContext+0xbc>)
 8005792:	68fa      	ldr	r2, [r7, #12]
 8005794:	4613      	mov	r3, r2
 8005796:	009b      	lsls	r3, r3, #2
 8005798:	4413      	add	r3, r2
 800579a:	009b      	lsls	r3, r3, #2
 800579c:	440b      	add	r3, r1
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d0e3      	beq.n	800576c <vTaskSwitchContext+0x24>
 80057a4:	68fa      	ldr	r2, [r7, #12]
 80057a6:	4613      	mov	r3, r2
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	4413      	add	r3, r2
 80057ac:	009b      	lsls	r3, r3, #2
 80057ae:	4a15      	ldr	r2, [pc, #84]	@ (8005804 <vTaskSwitchContext+0xbc>)
 80057b0:	4413      	add	r3, r2
 80057b2:	60bb      	str	r3, [r7, #8]
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	685a      	ldr	r2, [r3, #4]
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	605a      	str	r2, [r3, #4]
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	685a      	ldr	r2, [r3, #4]
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	3308      	adds	r3, #8
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d104      	bne.n	80057d4 <vTaskSwitchContext+0x8c>
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	685a      	ldr	r2, [r3, #4]
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	605a      	str	r2, [r3, #4]
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	68db      	ldr	r3, [r3, #12]
 80057da:	4a0b      	ldr	r2, [pc, #44]	@ (8005808 <vTaskSwitchContext+0xc0>)
 80057dc:	6013      	str	r3, [r2, #0]
 80057de:	4a08      	ldr	r2, [pc, #32]	@ (8005800 <vTaskSwitchContext+0xb8>)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80057e4:	4b08      	ldr	r3, [pc, #32]	@ (8005808 <vTaskSwitchContext+0xc0>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	3354      	adds	r3, #84	@ 0x54
 80057ea:	4a08      	ldr	r2, [pc, #32]	@ (800580c <vTaskSwitchContext+0xc4>)
 80057ec:	6013      	str	r3, [r2, #0]
}
 80057ee:	bf00      	nop
 80057f0:	3714      	adds	r7, #20
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bc80      	pop	{r7}
 80057f6:	4770      	bx	lr
 80057f8:	20001258 	.word	0x20001258
 80057fc:	20001244 	.word	0x20001244
 8005800:	20001238 	.word	0x20001238
 8005804:	20000d60 	.word	0x20000d60
 8005808:	20000d5c 	.word	0x20000d5c
 800580c:	20000018 	.word	0x20000018

08005810 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b084      	sub	sp, #16
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
 8005818:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d10b      	bne.n	8005838 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005824:	f383 8811 	msr	BASEPRI, r3
 8005828:	f3bf 8f6f 	isb	sy
 800582c:	f3bf 8f4f 	dsb	sy
 8005830:	60fb      	str	r3, [r7, #12]
}
 8005832:	bf00      	nop
 8005834:	bf00      	nop
 8005836:	e7fd      	b.n	8005834 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005838:	4b07      	ldr	r3, [pc, #28]	@ (8005858 <vTaskPlaceOnEventList+0x48>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	3318      	adds	r3, #24
 800583e:	4619      	mov	r1, r3
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f7fe fe55 	bl	80044f0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005846:	2101      	movs	r1, #1
 8005848:	6838      	ldr	r0, [r7, #0]
 800584a:	f000 fa8b 	bl	8005d64 <prvAddCurrentTaskToDelayedList>
}
 800584e:	bf00      	nop
 8005850:	3710      	adds	r7, #16
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}
 8005856:	bf00      	nop
 8005858:	20000d5c 	.word	0x20000d5c

0800585c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800585c:	b580      	push	{r7, lr}
 800585e:	b086      	sub	sp, #24
 8005860:	af00      	add	r7, sp, #0
 8005862:	60f8      	str	r0, [r7, #12]
 8005864:	60b9      	str	r1, [r7, #8]
 8005866:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d10b      	bne.n	8005886 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800586e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005872:	f383 8811 	msr	BASEPRI, r3
 8005876:	f3bf 8f6f 	isb	sy
 800587a:	f3bf 8f4f 	dsb	sy
 800587e:	617b      	str	r3, [r7, #20]
}
 8005880:	bf00      	nop
 8005882:	bf00      	nop
 8005884:	e7fd      	b.n	8005882 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005886:	4b0a      	ldr	r3, [pc, #40]	@ (80058b0 <vTaskPlaceOnEventListRestricted+0x54>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	3318      	adds	r3, #24
 800588c:	4619      	mov	r1, r3
 800588e:	68f8      	ldr	r0, [r7, #12]
 8005890:	f7fe fe0b 	bl	80044aa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d002      	beq.n	80058a0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800589a:	f04f 33ff 	mov.w	r3, #4294967295
 800589e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80058a0:	6879      	ldr	r1, [r7, #4]
 80058a2:	68b8      	ldr	r0, [r7, #8]
 80058a4:	f000 fa5e 	bl	8005d64 <prvAddCurrentTaskToDelayedList>
	}
 80058a8:	bf00      	nop
 80058aa:	3718      	adds	r7, #24
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	20000d5c 	.word	0x20000d5c

080058b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b086      	sub	sp, #24
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	68db      	ldr	r3, [r3, #12]
 80058c0:	68db      	ldr	r3, [r3, #12]
 80058c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d10b      	bne.n	80058e2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80058ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ce:	f383 8811 	msr	BASEPRI, r3
 80058d2:	f3bf 8f6f 	isb	sy
 80058d6:	f3bf 8f4f 	dsb	sy
 80058da:	60fb      	str	r3, [r7, #12]
}
 80058dc:	bf00      	nop
 80058de:	bf00      	nop
 80058e0:	e7fd      	b.n	80058de <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	3318      	adds	r3, #24
 80058e6:	4618      	mov	r0, r3
 80058e8:	f7fe fe3a 	bl	8004560 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80058ec:	4b1d      	ldr	r3, [pc, #116]	@ (8005964 <xTaskRemoveFromEventList+0xb0>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d11d      	bne.n	8005930 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	3304      	adds	r3, #4
 80058f8:	4618      	mov	r0, r3
 80058fa:	f7fe fe31 	bl	8004560 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005902:	4b19      	ldr	r3, [pc, #100]	@ (8005968 <xTaskRemoveFromEventList+0xb4>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	429a      	cmp	r2, r3
 8005908:	d903      	bls.n	8005912 <xTaskRemoveFromEventList+0x5e>
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800590e:	4a16      	ldr	r2, [pc, #88]	@ (8005968 <xTaskRemoveFromEventList+0xb4>)
 8005910:	6013      	str	r3, [r2, #0]
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005916:	4613      	mov	r3, r2
 8005918:	009b      	lsls	r3, r3, #2
 800591a:	4413      	add	r3, r2
 800591c:	009b      	lsls	r3, r3, #2
 800591e:	4a13      	ldr	r2, [pc, #76]	@ (800596c <xTaskRemoveFromEventList+0xb8>)
 8005920:	441a      	add	r2, r3
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	3304      	adds	r3, #4
 8005926:	4619      	mov	r1, r3
 8005928:	4610      	mov	r0, r2
 800592a:	f7fe fdbe 	bl	80044aa <vListInsertEnd>
 800592e:	e005      	b.n	800593c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	3318      	adds	r3, #24
 8005934:	4619      	mov	r1, r3
 8005936:	480e      	ldr	r0, [pc, #56]	@ (8005970 <xTaskRemoveFromEventList+0xbc>)
 8005938:	f7fe fdb7 	bl	80044aa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005940:	4b0c      	ldr	r3, [pc, #48]	@ (8005974 <xTaskRemoveFromEventList+0xc0>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005946:	429a      	cmp	r2, r3
 8005948:	d905      	bls.n	8005956 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800594a:	2301      	movs	r3, #1
 800594c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800594e:	4b0a      	ldr	r3, [pc, #40]	@ (8005978 <xTaskRemoveFromEventList+0xc4>)
 8005950:	2201      	movs	r2, #1
 8005952:	601a      	str	r2, [r3, #0]
 8005954:	e001      	b.n	800595a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005956:	2300      	movs	r3, #0
 8005958:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800595a:	697b      	ldr	r3, [r7, #20]
}
 800595c:	4618      	mov	r0, r3
 800595e:	3718      	adds	r7, #24
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}
 8005964:	20001258 	.word	0x20001258
 8005968:	20001238 	.word	0x20001238
 800596c:	20000d60 	.word	0x20000d60
 8005970:	200011f0 	.word	0x200011f0
 8005974:	20000d5c 	.word	0x20000d5c
 8005978:	20001244 	.word	0x20001244

0800597c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800597c:	b480      	push	{r7}
 800597e:	b083      	sub	sp, #12
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005984:	4b06      	ldr	r3, [pc, #24]	@ (80059a0 <vTaskInternalSetTimeOutState+0x24>)
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800598c:	4b05      	ldr	r3, [pc, #20]	@ (80059a4 <vTaskInternalSetTimeOutState+0x28>)
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	605a      	str	r2, [r3, #4]
}
 8005994:	bf00      	nop
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	bc80      	pop	{r7}
 800599c:	4770      	bx	lr
 800599e:	bf00      	nop
 80059a0:	20001248 	.word	0x20001248
 80059a4:	20001234 	.word	0x20001234

080059a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b088      	sub	sp, #32
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
 80059b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d10b      	bne.n	80059d0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80059b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059bc:	f383 8811 	msr	BASEPRI, r3
 80059c0:	f3bf 8f6f 	isb	sy
 80059c4:	f3bf 8f4f 	dsb	sy
 80059c8:	613b      	str	r3, [r7, #16]
}
 80059ca:	bf00      	nop
 80059cc:	bf00      	nop
 80059ce:	e7fd      	b.n	80059cc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10b      	bne.n	80059ee <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80059d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059da:	f383 8811 	msr	BASEPRI, r3
 80059de:	f3bf 8f6f 	isb	sy
 80059e2:	f3bf 8f4f 	dsb	sy
 80059e6:	60fb      	str	r3, [r7, #12]
}
 80059e8:	bf00      	nop
 80059ea:	bf00      	nop
 80059ec:	e7fd      	b.n	80059ea <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80059ee:	f000 fe1d 	bl	800662c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80059f2:	4b1d      	ldr	r3, [pc, #116]	@ (8005a68 <xTaskCheckForTimeOut+0xc0>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	69ba      	ldr	r2, [r7, #24]
 80059fe:	1ad3      	subs	r3, r2, r3
 8005a00:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a0a:	d102      	bne.n	8005a12 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	61fb      	str	r3, [r7, #28]
 8005a10:	e023      	b.n	8005a5a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	4b15      	ldr	r3, [pc, #84]	@ (8005a6c <xTaskCheckForTimeOut+0xc4>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	429a      	cmp	r2, r3
 8005a1c:	d007      	beq.n	8005a2e <xTaskCheckForTimeOut+0x86>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	69ba      	ldr	r2, [r7, #24]
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d302      	bcc.n	8005a2e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	61fb      	str	r3, [r7, #28]
 8005a2c:	e015      	b.n	8005a5a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	697a      	ldr	r2, [r7, #20]
 8005a34:	429a      	cmp	r2, r3
 8005a36:	d20b      	bcs.n	8005a50 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	1ad2      	subs	r2, r2, r3
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005a44:	6878      	ldr	r0, [r7, #4]
 8005a46:	f7ff ff99 	bl	800597c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	61fb      	str	r3, [r7, #28]
 8005a4e:	e004      	b.n	8005a5a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	2200      	movs	r2, #0
 8005a54:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005a56:	2301      	movs	r3, #1
 8005a58:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005a5a:	f000 fe17 	bl	800668c <vPortExitCritical>

	return xReturn;
 8005a5e:	69fb      	ldr	r3, [r7, #28]
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3720      	adds	r7, #32
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}
 8005a68:	20001234 	.word	0x20001234
 8005a6c:	20001248 	.word	0x20001248

08005a70 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005a70:	b480      	push	{r7}
 8005a72:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005a74:	4b03      	ldr	r3, [pc, #12]	@ (8005a84 <vTaskMissedYield+0x14>)
 8005a76:	2201      	movs	r2, #1
 8005a78:	601a      	str	r2, [r3, #0]
}
 8005a7a:	bf00      	nop
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bc80      	pop	{r7}
 8005a80:	4770      	bx	lr
 8005a82:	bf00      	nop
 8005a84:	20001244 	.word	0x20001244

08005a88 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b082      	sub	sp, #8
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005a90:	f000 f852 	bl	8005b38 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005a94:	4b06      	ldr	r3, [pc, #24]	@ (8005ab0 <prvIdleTask+0x28>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	d9f9      	bls.n	8005a90 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005a9c:	4b05      	ldr	r3, [pc, #20]	@ (8005ab4 <prvIdleTask+0x2c>)
 8005a9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005aa2:	601a      	str	r2, [r3, #0]
 8005aa4:	f3bf 8f4f 	dsb	sy
 8005aa8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005aac:	e7f0      	b.n	8005a90 <prvIdleTask+0x8>
 8005aae:	bf00      	nop
 8005ab0:	20000d60 	.word	0x20000d60
 8005ab4:	e000ed04 	.word	0xe000ed04

08005ab8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b082      	sub	sp, #8
 8005abc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005abe:	2300      	movs	r3, #0
 8005ac0:	607b      	str	r3, [r7, #4]
 8005ac2:	e00c      	b.n	8005ade <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005ac4:	687a      	ldr	r2, [r7, #4]
 8005ac6:	4613      	mov	r3, r2
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	4413      	add	r3, r2
 8005acc:	009b      	lsls	r3, r3, #2
 8005ace:	4a12      	ldr	r2, [pc, #72]	@ (8005b18 <prvInitialiseTaskLists+0x60>)
 8005ad0:	4413      	add	r3, r2
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f7fe fcbe 	bl	8004454 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	3301      	adds	r3, #1
 8005adc:	607b      	str	r3, [r7, #4]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2b37      	cmp	r3, #55	@ 0x37
 8005ae2:	d9ef      	bls.n	8005ac4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005ae4:	480d      	ldr	r0, [pc, #52]	@ (8005b1c <prvInitialiseTaskLists+0x64>)
 8005ae6:	f7fe fcb5 	bl	8004454 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005aea:	480d      	ldr	r0, [pc, #52]	@ (8005b20 <prvInitialiseTaskLists+0x68>)
 8005aec:	f7fe fcb2 	bl	8004454 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005af0:	480c      	ldr	r0, [pc, #48]	@ (8005b24 <prvInitialiseTaskLists+0x6c>)
 8005af2:	f7fe fcaf 	bl	8004454 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005af6:	480c      	ldr	r0, [pc, #48]	@ (8005b28 <prvInitialiseTaskLists+0x70>)
 8005af8:	f7fe fcac 	bl	8004454 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005afc:	480b      	ldr	r0, [pc, #44]	@ (8005b2c <prvInitialiseTaskLists+0x74>)
 8005afe:	f7fe fca9 	bl	8004454 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005b02:	4b0b      	ldr	r3, [pc, #44]	@ (8005b30 <prvInitialiseTaskLists+0x78>)
 8005b04:	4a05      	ldr	r2, [pc, #20]	@ (8005b1c <prvInitialiseTaskLists+0x64>)
 8005b06:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005b08:	4b0a      	ldr	r3, [pc, #40]	@ (8005b34 <prvInitialiseTaskLists+0x7c>)
 8005b0a:	4a05      	ldr	r2, [pc, #20]	@ (8005b20 <prvInitialiseTaskLists+0x68>)
 8005b0c:	601a      	str	r2, [r3, #0]
}
 8005b0e:	bf00      	nop
 8005b10:	3708      	adds	r7, #8
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	bf00      	nop
 8005b18:	20000d60 	.word	0x20000d60
 8005b1c:	200011c0 	.word	0x200011c0
 8005b20:	200011d4 	.word	0x200011d4
 8005b24:	200011f0 	.word	0x200011f0
 8005b28:	20001204 	.word	0x20001204
 8005b2c:	2000121c 	.word	0x2000121c
 8005b30:	200011e8 	.word	0x200011e8
 8005b34:	200011ec 	.word	0x200011ec

08005b38 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b082      	sub	sp, #8
 8005b3c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005b3e:	e019      	b.n	8005b74 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005b40:	f000 fd74 	bl	800662c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005b44:	4b10      	ldr	r3, [pc, #64]	@ (8005b88 <prvCheckTasksWaitingTermination+0x50>)
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	3304      	adds	r3, #4
 8005b50:	4618      	mov	r0, r3
 8005b52:	f7fe fd05 	bl	8004560 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005b56:	4b0d      	ldr	r3, [pc, #52]	@ (8005b8c <prvCheckTasksWaitingTermination+0x54>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	3b01      	subs	r3, #1
 8005b5c:	4a0b      	ldr	r2, [pc, #44]	@ (8005b8c <prvCheckTasksWaitingTermination+0x54>)
 8005b5e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005b60:	4b0b      	ldr	r3, [pc, #44]	@ (8005b90 <prvCheckTasksWaitingTermination+0x58>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	3b01      	subs	r3, #1
 8005b66:	4a0a      	ldr	r2, [pc, #40]	@ (8005b90 <prvCheckTasksWaitingTermination+0x58>)
 8005b68:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005b6a:	f000 fd8f 	bl	800668c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f000 f810 	bl	8005b94 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005b74:	4b06      	ldr	r3, [pc, #24]	@ (8005b90 <prvCheckTasksWaitingTermination+0x58>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d1e1      	bne.n	8005b40 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005b7c:	bf00      	nop
 8005b7e:	bf00      	nop
 8005b80:	3708      	adds	r7, #8
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd80      	pop	{r7, pc}
 8005b86:	bf00      	nop
 8005b88:	20001204 	.word	0x20001204
 8005b8c:	20001230 	.word	0x20001230
 8005b90:	20001218 	.word	0x20001218

08005b94 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b084      	sub	sp, #16
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	3354      	adds	r3, #84	@ 0x54
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f001 f84b 	bl	8006c3c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d108      	bne.n	8005bc2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f000 ff03 	bl	80069c0 <vPortFree>
				vPortFree( pxTCB );
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f000 ff00 	bl	80069c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005bc0:	e019      	b.n	8005bf6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d103      	bne.n	8005bd4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f000 fef7 	bl	80069c0 <vPortFree>
	}
 8005bd2:	e010      	b.n	8005bf6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005bda:	2b02      	cmp	r3, #2
 8005bdc:	d00b      	beq.n	8005bf6 <prvDeleteTCB+0x62>
	__asm volatile
 8005bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005be2:	f383 8811 	msr	BASEPRI, r3
 8005be6:	f3bf 8f6f 	isb	sy
 8005bea:	f3bf 8f4f 	dsb	sy
 8005bee:	60fb      	str	r3, [r7, #12]
}
 8005bf0:	bf00      	nop
 8005bf2:	bf00      	nop
 8005bf4:	e7fd      	b.n	8005bf2 <prvDeleteTCB+0x5e>
	}
 8005bf6:	bf00      	nop
 8005bf8:	3710      	adds	r7, #16
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
	...

08005c00 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005c00:	b480      	push	{r7}
 8005c02:	b083      	sub	sp, #12
 8005c04:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c06:	4b0e      	ldr	r3, [pc, #56]	@ (8005c40 <prvResetNextTaskUnblockTime+0x40>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d101      	bne.n	8005c14 <prvResetNextTaskUnblockTime+0x14>
 8005c10:	2301      	movs	r3, #1
 8005c12:	e000      	b.n	8005c16 <prvResetNextTaskUnblockTime+0x16>
 8005c14:	2300      	movs	r3, #0
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d004      	beq.n	8005c24 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005c1a:	4b0a      	ldr	r3, [pc, #40]	@ (8005c44 <prvResetNextTaskUnblockTime+0x44>)
 8005c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8005c20:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005c22:	e008      	b.n	8005c36 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005c24:	4b06      	ldr	r3, [pc, #24]	@ (8005c40 <prvResetNextTaskUnblockTime+0x40>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	68db      	ldr	r3, [r3, #12]
 8005c2a:	68db      	ldr	r3, [r3, #12]
 8005c2c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	4a04      	ldr	r2, [pc, #16]	@ (8005c44 <prvResetNextTaskUnblockTime+0x44>)
 8005c34:	6013      	str	r3, [r2, #0]
}
 8005c36:	bf00      	nop
 8005c38:	370c      	adds	r7, #12
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bc80      	pop	{r7}
 8005c3e:	4770      	bx	lr
 8005c40:	200011e8 	.word	0x200011e8
 8005c44:	20001250 	.word	0x20001250

08005c48 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005c4e:	4b0b      	ldr	r3, [pc, #44]	@ (8005c7c <xTaskGetSchedulerState+0x34>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d102      	bne.n	8005c5c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005c56:	2301      	movs	r3, #1
 8005c58:	607b      	str	r3, [r7, #4]
 8005c5a:	e008      	b.n	8005c6e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c5c:	4b08      	ldr	r3, [pc, #32]	@ (8005c80 <xTaskGetSchedulerState+0x38>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d102      	bne.n	8005c6a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005c64:	2302      	movs	r3, #2
 8005c66:	607b      	str	r3, [r7, #4]
 8005c68:	e001      	b.n	8005c6e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005c6e:	687b      	ldr	r3, [r7, #4]
	}
 8005c70:	4618      	mov	r0, r3
 8005c72:	370c      	adds	r7, #12
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bc80      	pop	{r7}
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	2000123c 	.word	0x2000123c
 8005c80:	20001258 	.word	0x20001258

08005c84 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b086      	sub	sp, #24
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005c90:	2300      	movs	r3, #0
 8005c92:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d058      	beq.n	8005d4c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005c9a:	4b2f      	ldr	r3, [pc, #188]	@ (8005d58 <xTaskPriorityDisinherit+0xd4>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	693a      	ldr	r2, [r7, #16]
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d00b      	beq.n	8005cbc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ca8:	f383 8811 	msr	BASEPRI, r3
 8005cac:	f3bf 8f6f 	isb	sy
 8005cb0:	f3bf 8f4f 	dsb	sy
 8005cb4:	60fb      	str	r3, [r7, #12]
}
 8005cb6:	bf00      	nop
 8005cb8:	bf00      	nop
 8005cba:	e7fd      	b.n	8005cb8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d10b      	bne.n	8005cdc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cc8:	f383 8811 	msr	BASEPRI, r3
 8005ccc:	f3bf 8f6f 	isb	sy
 8005cd0:	f3bf 8f4f 	dsb	sy
 8005cd4:	60bb      	str	r3, [r7, #8]
}
 8005cd6:	bf00      	nop
 8005cd8:	bf00      	nop
 8005cda:	e7fd      	b.n	8005cd8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ce0:	1e5a      	subs	r2, r3, #1
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d02c      	beq.n	8005d4c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d128      	bne.n	8005d4c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	3304      	adds	r3, #4
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f7fe fc2e 	bl	8004560 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d10:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d1c:	4b0f      	ldr	r3, [pc, #60]	@ (8005d5c <xTaskPriorityDisinherit+0xd8>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d903      	bls.n	8005d2c <xTaskPriorityDisinherit+0xa8>
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d28:	4a0c      	ldr	r2, [pc, #48]	@ (8005d5c <xTaskPriorityDisinherit+0xd8>)
 8005d2a:	6013      	str	r3, [r2, #0]
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d30:	4613      	mov	r3, r2
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	4413      	add	r3, r2
 8005d36:	009b      	lsls	r3, r3, #2
 8005d38:	4a09      	ldr	r2, [pc, #36]	@ (8005d60 <xTaskPriorityDisinherit+0xdc>)
 8005d3a:	441a      	add	r2, r3
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	3304      	adds	r3, #4
 8005d40:	4619      	mov	r1, r3
 8005d42:	4610      	mov	r0, r2
 8005d44:	f7fe fbb1 	bl	80044aa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005d4c:	697b      	ldr	r3, [r7, #20]
	}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3718      	adds	r7, #24
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	20000d5c 	.word	0x20000d5c
 8005d5c:	20001238 	.word	0x20001238
 8005d60:	20000d60 	.word	0x20000d60

08005d64 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
 8005d6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005d6e:	4b21      	ldr	r3, [pc, #132]	@ (8005df4 <prvAddCurrentTaskToDelayedList+0x90>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d74:	4b20      	ldr	r3, [pc, #128]	@ (8005df8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	3304      	adds	r3, #4
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f7fe fbf0 	bl	8004560 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d86:	d10a      	bne.n	8005d9e <prvAddCurrentTaskToDelayedList+0x3a>
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d007      	beq.n	8005d9e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d8e:	4b1a      	ldr	r3, [pc, #104]	@ (8005df8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	3304      	adds	r3, #4
 8005d94:	4619      	mov	r1, r3
 8005d96:	4819      	ldr	r0, [pc, #100]	@ (8005dfc <prvAddCurrentTaskToDelayedList+0x98>)
 8005d98:	f7fe fb87 	bl	80044aa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005d9c:	e026      	b.n	8005dec <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005d9e:	68fa      	ldr	r2, [r7, #12]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	4413      	add	r3, r2
 8005da4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005da6:	4b14      	ldr	r3, [pc, #80]	@ (8005df8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68ba      	ldr	r2, [r7, #8]
 8005dac:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005dae:	68ba      	ldr	r2, [r7, #8]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	429a      	cmp	r2, r3
 8005db4:	d209      	bcs.n	8005dca <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005db6:	4b12      	ldr	r3, [pc, #72]	@ (8005e00 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005db8:	681a      	ldr	r2, [r3, #0]
 8005dba:	4b0f      	ldr	r3, [pc, #60]	@ (8005df8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	3304      	adds	r3, #4
 8005dc0:	4619      	mov	r1, r3
 8005dc2:	4610      	mov	r0, r2
 8005dc4:	f7fe fb94 	bl	80044f0 <vListInsert>
}
 8005dc8:	e010      	b.n	8005dec <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005dca:	4b0e      	ldr	r3, [pc, #56]	@ (8005e04 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	4b0a      	ldr	r3, [pc, #40]	@ (8005df8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	3304      	adds	r3, #4
 8005dd4:	4619      	mov	r1, r3
 8005dd6:	4610      	mov	r0, r2
 8005dd8:	f7fe fb8a 	bl	80044f0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005ddc:	4b0a      	ldr	r3, [pc, #40]	@ (8005e08 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	68ba      	ldr	r2, [r7, #8]
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d202      	bcs.n	8005dec <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005de6:	4a08      	ldr	r2, [pc, #32]	@ (8005e08 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	6013      	str	r3, [r2, #0]
}
 8005dec:	bf00      	nop
 8005dee:	3710      	adds	r7, #16
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}
 8005df4:	20001234 	.word	0x20001234
 8005df8:	20000d5c 	.word	0x20000d5c
 8005dfc:	2000121c 	.word	0x2000121c
 8005e00:	200011ec 	.word	0x200011ec
 8005e04:	200011e8 	.word	0x200011e8
 8005e08:	20001250 	.word	0x20001250

08005e0c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b08a      	sub	sp, #40	@ 0x28
 8005e10:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005e12:	2300      	movs	r3, #0
 8005e14:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005e16:	f000 fad9 	bl	80063cc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005e1a:	4b1d      	ldr	r3, [pc, #116]	@ (8005e90 <xTimerCreateTimerTask+0x84>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d021      	beq.n	8005e66 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005e22:	2300      	movs	r3, #0
 8005e24:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005e26:	2300      	movs	r3, #0
 8005e28:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005e2a:	1d3a      	adds	r2, r7, #4
 8005e2c:	f107 0108 	add.w	r1, r7, #8
 8005e30:	f107 030c 	add.w	r3, r7, #12
 8005e34:	4618      	mov	r0, r3
 8005e36:	f7fe faf3 	bl	8004420 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005e3a:	6879      	ldr	r1, [r7, #4]
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	68fa      	ldr	r2, [r7, #12]
 8005e40:	9202      	str	r2, [sp, #8]
 8005e42:	9301      	str	r3, [sp, #4]
 8005e44:	2302      	movs	r3, #2
 8005e46:	9300      	str	r3, [sp, #0]
 8005e48:	2300      	movs	r3, #0
 8005e4a:	460a      	mov	r2, r1
 8005e4c:	4911      	ldr	r1, [pc, #68]	@ (8005e94 <xTimerCreateTimerTask+0x88>)
 8005e4e:	4812      	ldr	r0, [pc, #72]	@ (8005e98 <xTimerCreateTimerTask+0x8c>)
 8005e50:	f7ff f8a6 	bl	8004fa0 <xTaskCreateStatic>
 8005e54:	4603      	mov	r3, r0
 8005e56:	4a11      	ldr	r2, [pc, #68]	@ (8005e9c <xTimerCreateTimerTask+0x90>)
 8005e58:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005e5a:	4b10      	ldr	r3, [pc, #64]	@ (8005e9c <xTimerCreateTimerTask+0x90>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d001      	beq.n	8005e66 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005e62:	2301      	movs	r3, #1
 8005e64:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d10b      	bne.n	8005e84 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e70:	f383 8811 	msr	BASEPRI, r3
 8005e74:	f3bf 8f6f 	isb	sy
 8005e78:	f3bf 8f4f 	dsb	sy
 8005e7c:	613b      	str	r3, [r7, #16]
}
 8005e7e:	bf00      	nop
 8005e80:	bf00      	nop
 8005e82:	e7fd      	b.n	8005e80 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005e84:	697b      	ldr	r3, [r7, #20]
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3718      	adds	r7, #24
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	2000128c 	.word	0x2000128c
 8005e94:	080076cc 	.word	0x080076cc
 8005e98:	08005fc1 	.word	0x08005fc1
 8005e9c:	20001290 	.word	0x20001290

08005ea0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b08a      	sub	sp, #40	@ 0x28
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	60f8      	str	r0, [r7, #12]
 8005ea8:	60b9      	str	r1, [r7, #8]
 8005eaa:	607a      	str	r2, [r7, #4]
 8005eac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d10b      	bne.n	8005ed0 <xTimerGenericCommand+0x30>
	__asm volatile
 8005eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ebc:	f383 8811 	msr	BASEPRI, r3
 8005ec0:	f3bf 8f6f 	isb	sy
 8005ec4:	f3bf 8f4f 	dsb	sy
 8005ec8:	623b      	str	r3, [r7, #32]
}
 8005eca:	bf00      	nop
 8005ecc:	bf00      	nop
 8005ece:	e7fd      	b.n	8005ecc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005ed0:	4b19      	ldr	r3, [pc, #100]	@ (8005f38 <xTimerGenericCommand+0x98>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d02a      	beq.n	8005f2e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	2b05      	cmp	r3, #5
 8005ee8:	dc18      	bgt.n	8005f1c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005eea:	f7ff fead 	bl	8005c48 <xTaskGetSchedulerState>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	2b02      	cmp	r3, #2
 8005ef2:	d109      	bne.n	8005f08 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005ef4:	4b10      	ldr	r3, [pc, #64]	@ (8005f38 <xTimerGenericCommand+0x98>)
 8005ef6:	6818      	ldr	r0, [r3, #0]
 8005ef8:	f107 0110 	add.w	r1, r7, #16
 8005efc:	2300      	movs	r3, #0
 8005efe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f00:	f7fe fc62 	bl	80047c8 <xQueueGenericSend>
 8005f04:	6278      	str	r0, [r7, #36]	@ 0x24
 8005f06:	e012      	b.n	8005f2e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005f08:	4b0b      	ldr	r3, [pc, #44]	@ (8005f38 <xTimerGenericCommand+0x98>)
 8005f0a:	6818      	ldr	r0, [r3, #0]
 8005f0c:	f107 0110 	add.w	r1, r7, #16
 8005f10:	2300      	movs	r3, #0
 8005f12:	2200      	movs	r2, #0
 8005f14:	f7fe fc58 	bl	80047c8 <xQueueGenericSend>
 8005f18:	6278      	str	r0, [r7, #36]	@ 0x24
 8005f1a:	e008      	b.n	8005f2e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005f1c:	4b06      	ldr	r3, [pc, #24]	@ (8005f38 <xTimerGenericCommand+0x98>)
 8005f1e:	6818      	ldr	r0, [r3, #0]
 8005f20:	f107 0110 	add.w	r1, r7, #16
 8005f24:	2300      	movs	r3, #0
 8005f26:	683a      	ldr	r2, [r7, #0]
 8005f28:	f7fe fd50 	bl	80049cc <xQueueGenericSendFromISR>
 8005f2c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	3728      	adds	r7, #40	@ 0x28
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bd80      	pop	{r7, pc}
 8005f38:	2000128c 	.word	0x2000128c

08005f3c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b088      	sub	sp, #32
 8005f40:	af02      	add	r7, sp, #8
 8005f42:	6078      	str	r0, [r7, #4]
 8005f44:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005f46:	4b1d      	ldr	r3, [pc, #116]	@ (8005fbc <prvProcessExpiredTimer+0x80>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	68db      	ldr	r3, [r3, #12]
 8005f4c:	68db      	ldr	r3, [r3, #12]
 8005f4e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	3304      	adds	r3, #4
 8005f54:	4618      	mov	r0, r3
 8005f56:	f7fe fb03 	bl	8004560 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	69db      	ldr	r3, [r3, #28]
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d123      	bne.n	8005faa <prvProcessExpiredTimer+0x6e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	699a      	ldr	r2, [r3, #24]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	18d1      	adds	r1, r2, r3
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	683a      	ldr	r2, [r7, #0]
 8005f6e:	6978      	ldr	r0, [r7, #20]
 8005f70:	f000 f8cc 	bl	800610c <prvInsertTimerInActiveList>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d017      	beq.n	8005faa <prvProcessExpiredTimer+0x6e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	9300      	str	r3, [sp, #0]
 8005f7e:	2300      	movs	r3, #0
 8005f80:	687a      	ldr	r2, [r7, #4]
 8005f82:	2100      	movs	r1, #0
 8005f84:	6978      	ldr	r0, [r7, #20]
 8005f86:	f7ff ff8b 	bl	8005ea0 <xTimerGenericCommand>
 8005f8a:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d10b      	bne.n	8005faa <prvProcessExpiredTimer+0x6e>
	__asm volatile
 8005f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f96:	f383 8811 	msr	BASEPRI, r3
 8005f9a:	f3bf 8f6f 	isb	sy
 8005f9e:	f3bf 8f4f 	dsb	sy
 8005fa2:	60fb      	str	r3, [r7, #12]
}
 8005fa4:	bf00      	nop
 8005fa6:	bf00      	nop
 8005fa8:	e7fd      	b.n	8005fa6 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fae:	6978      	ldr	r0, [r7, #20]
 8005fb0:	4798      	blx	r3
}
 8005fb2:	bf00      	nop
 8005fb4:	3718      	adds	r7, #24
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}
 8005fba:	bf00      	nop
 8005fbc:	20001284 	.word	0x20001284

08005fc0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b084      	sub	sp, #16
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005fc8:	f107 0308 	add.w	r3, r7, #8
 8005fcc:	4618      	mov	r0, r3
 8005fce:	f000 f859 	bl	8006084 <prvGetNextExpireTime>
 8005fd2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	4619      	mov	r1, r3
 8005fd8:	68f8      	ldr	r0, [r7, #12]
 8005fda:	f000 f805 	bl	8005fe8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005fde:	f000 f8d7 	bl	8006190 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005fe2:	bf00      	nop
 8005fe4:	e7f0      	b.n	8005fc8 <prvTimerTask+0x8>
	...

08005fe8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b084      	sub	sp, #16
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
 8005ff0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005ff2:	f7ff fa2f 	bl	8005454 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005ff6:	f107 0308 	add.w	r3, r7, #8
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f000 f866 	bl	80060cc <prvSampleTimeNow>
 8006000:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d130      	bne.n	800606a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d10a      	bne.n	8006024 <prvProcessTimerOrBlockTask+0x3c>
 800600e:	687a      	ldr	r2, [r7, #4]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	429a      	cmp	r2, r3
 8006014:	d806      	bhi.n	8006024 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006016:	f7ff fa2b 	bl	8005470 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800601a:	68f9      	ldr	r1, [r7, #12]
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	f7ff ff8d 	bl	8005f3c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006022:	e024      	b.n	800606e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d008      	beq.n	800603c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800602a:	4b13      	ldr	r3, [pc, #76]	@ (8006078 <prvProcessTimerOrBlockTask+0x90>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2b00      	cmp	r3, #0
 8006032:	bf0c      	ite	eq
 8006034:	2301      	moveq	r3, #1
 8006036:	2300      	movne	r3, #0
 8006038:	b2db      	uxtb	r3, r3
 800603a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800603c:	4b0f      	ldr	r3, [pc, #60]	@ (800607c <prvProcessTimerOrBlockTask+0x94>)
 800603e:	6818      	ldr	r0, [r3, #0]
 8006040:	687a      	ldr	r2, [r7, #4]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	1ad3      	subs	r3, r2, r3
 8006046:	683a      	ldr	r2, [r7, #0]
 8006048:	4619      	mov	r1, r3
 800604a:	f7fe ff75 	bl	8004f38 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800604e:	f7ff fa0f 	bl	8005470 <xTaskResumeAll>
 8006052:	4603      	mov	r3, r0
 8006054:	2b00      	cmp	r3, #0
 8006056:	d10a      	bne.n	800606e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006058:	4b09      	ldr	r3, [pc, #36]	@ (8006080 <prvProcessTimerOrBlockTask+0x98>)
 800605a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800605e:	601a      	str	r2, [r3, #0]
 8006060:	f3bf 8f4f 	dsb	sy
 8006064:	f3bf 8f6f 	isb	sy
}
 8006068:	e001      	b.n	800606e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800606a:	f7ff fa01 	bl	8005470 <xTaskResumeAll>
}
 800606e:	bf00      	nop
 8006070:	3710      	adds	r7, #16
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}
 8006076:	bf00      	nop
 8006078:	20001288 	.word	0x20001288
 800607c:	2000128c 	.word	0x2000128c
 8006080:	e000ed04 	.word	0xe000ed04

08006084 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006084:	b480      	push	{r7}
 8006086:	b085      	sub	sp, #20
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800608c:	4b0e      	ldr	r3, [pc, #56]	@ (80060c8 <prvGetNextExpireTime+0x44>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2b00      	cmp	r3, #0
 8006094:	bf0c      	ite	eq
 8006096:	2301      	moveq	r3, #1
 8006098:	2300      	movne	r3, #0
 800609a:	b2db      	uxtb	r3, r3
 800609c:	461a      	mov	r2, r3
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d105      	bne.n	80060b6 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80060aa:	4b07      	ldr	r3, [pc, #28]	@ (80060c8 <prvGetNextExpireTime+0x44>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	68db      	ldr	r3, [r3, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	60fb      	str	r3, [r7, #12]
 80060b4:	e001      	b.n	80060ba <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80060b6:	2300      	movs	r3, #0
 80060b8:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80060ba:	68fb      	ldr	r3, [r7, #12]
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3714      	adds	r7, #20
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bc80      	pop	{r7}
 80060c4:	4770      	bx	lr
 80060c6:	bf00      	nop
 80060c8:	20001284 	.word	0x20001284

080060cc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b084      	sub	sp, #16
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80060d4:	f7ff fa6a 	bl	80055ac <xTaskGetTickCount>
 80060d8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80060da:	4b0b      	ldr	r3, [pc, #44]	@ (8006108 <prvSampleTimeNow+0x3c>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	68fa      	ldr	r2, [r7, #12]
 80060e0:	429a      	cmp	r2, r3
 80060e2:	d205      	bcs.n	80060f0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80060e4:	f000 f910 	bl	8006308 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2201      	movs	r2, #1
 80060ec:	601a      	str	r2, [r3, #0]
 80060ee:	e002      	b.n	80060f6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80060f6:	4a04      	ldr	r2, [pc, #16]	@ (8006108 <prvSampleTimeNow+0x3c>)
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80060fc:	68fb      	ldr	r3, [r7, #12]
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3710      	adds	r7, #16
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
 8006106:	bf00      	nop
 8006108:	20001294 	.word	0x20001294

0800610c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b086      	sub	sp, #24
 8006110:	af00      	add	r7, sp, #0
 8006112:	60f8      	str	r0, [r7, #12]
 8006114:	60b9      	str	r1, [r7, #8]
 8006116:	607a      	str	r2, [r7, #4]
 8006118:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800611a:	2300      	movs	r3, #0
 800611c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	68ba      	ldr	r2, [r7, #8]
 8006122:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	68fa      	ldr	r2, [r7, #12]
 8006128:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800612a:	68ba      	ldr	r2, [r7, #8]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	429a      	cmp	r2, r3
 8006130:	d812      	bhi.n	8006158 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006132:	687a      	ldr	r2, [r7, #4]
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	1ad2      	subs	r2, r2, r3
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	699b      	ldr	r3, [r3, #24]
 800613c:	429a      	cmp	r2, r3
 800613e:	d302      	bcc.n	8006146 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006140:	2301      	movs	r3, #1
 8006142:	617b      	str	r3, [r7, #20]
 8006144:	e01b      	b.n	800617e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006146:	4b10      	ldr	r3, [pc, #64]	@ (8006188 <prvInsertTimerInActiveList+0x7c>)
 8006148:	681a      	ldr	r2, [r3, #0]
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	3304      	adds	r3, #4
 800614e:	4619      	mov	r1, r3
 8006150:	4610      	mov	r0, r2
 8006152:	f7fe f9cd 	bl	80044f0 <vListInsert>
 8006156:	e012      	b.n	800617e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	429a      	cmp	r2, r3
 800615e:	d206      	bcs.n	800616e <prvInsertTimerInActiveList+0x62>
 8006160:	68ba      	ldr	r2, [r7, #8]
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	429a      	cmp	r2, r3
 8006166:	d302      	bcc.n	800616e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006168:	2301      	movs	r3, #1
 800616a:	617b      	str	r3, [r7, #20]
 800616c:	e007      	b.n	800617e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800616e:	4b07      	ldr	r3, [pc, #28]	@ (800618c <prvInsertTimerInActiveList+0x80>)
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	3304      	adds	r3, #4
 8006176:	4619      	mov	r1, r3
 8006178:	4610      	mov	r0, r2
 800617a:	f7fe f9b9 	bl	80044f0 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800617e:	697b      	ldr	r3, [r7, #20]
}
 8006180:	4618      	mov	r0, r3
 8006182:	3718      	adds	r7, #24
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}
 8006188:	20001288 	.word	0x20001288
 800618c:	20001284 	.word	0x20001284

08006190 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b08e      	sub	sp, #56	@ 0x38
 8006194:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006196:	e0a5      	b.n	80062e4 <prvProcessReceivedCommands+0x154>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2b00      	cmp	r3, #0
 800619c:	da19      	bge.n	80061d2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800619e:	1d3b      	adds	r3, r7, #4
 80061a0:	3304      	adds	r3, #4
 80061a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80061a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d10b      	bne.n	80061c2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80061aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ae:	f383 8811 	msr	BASEPRI, r3
 80061b2:	f3bf 8f6f 	isb	sy
 80061b6:	f3bf 8f4f 	dsb	sy
 80061ba:	61fb      	str	r3, [r7, #28]
}
 80061bc:	bf00      	nop
 80061be:	bf00      	nop
 80061c0:	e7fd      	b.n	80061be <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80061c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061c8:	6850      	ldr	r0, [r2, #4]
 80061ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061cc:	6892      	ldr	r2, [r2, #8]
 80061ce:	4611      	mov	r1, r2
 80061d0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	f2c0 8085 	blt.w	80062e4 <prvProcessReceivedCommands+0x154>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80061de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061e0:	695b      	ldr	r3, [r3, #20]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d004      	beq.n	80061f0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80061e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061e8:	3304      	adds	r3, #4
 80061ea:	4618      	mov	r0, r3
 80061ec:	f7fe f9b8 	bl	8004560 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80061f0:	463b      	mov	r3, r7
 80061f2:	4618      	mov	r0, r3
 80061f4:	f7ff ff6a 	bl	80060cc <prvSampleTimeNow>
 80061f8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2b09      	cmp	r3, #9
 80061fe:	d86c      	bhi.n	80062da <prvProcessReceivedCommands+0x14a>
 8006200:	a201      	add	r2, pc, #4	@ (adr r2, 8006208 <prvProcessReceivedCommands+0x78>)
 8006202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006206:	bf00      	nop
 8006208:	08006231 	.word	0x08006231
 800620c:	08006231 	.word	0x08006231
 8006210:	08006231 	.word	0x08006231
 8006214:	080062db 	.word	0x080062db
 8006218:	0800628f 	.word	0x0800628f
 800621c:	080062c9 	.word	0x080062c9
 8006220:	08006231 	.word	0x08006231
 8006224:	08006231 	.word	0x08006231
 8006228:	080062db 	.word	0x080062db
 800622c:	0800628f 	.word	0x0800628f
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006230:	68ba      	ldr	r2, [r7, #8]
 8006232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006234:	699b      	ldr	r3, [r3, #24]
 8006236:	18d1      	adds	r1, r2, r3
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800623c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800623e:	f7ff ff65 	bl	800610c <prvInsertTimerInActiveList>
 8006242:	4603      	mov	r3, r0
 8006244:	2b00      	cmp	r3, #0
 8006246:	d04a      	beq.n	80062de <prvProcessReceivedCommands+0x14e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800624a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800624c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800624e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006252:	69db      	ldr	r3, [r3, #28]
 8006254:	2b01      	cmp	r3, #1
 8006256:	d142      	bne.n	80062de <prvProcessReceivedCommands+0x14e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006258:	68ba      	ldr	r2, [r7, #8]
 800625a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800625c:	699b      	ldr	r3, [r3, #24]
 800625e:	441a      	add	r2, r3
 8006260:	2300      	movs	r3, #0
 8006262:	9300      	str	r3, [sp, #0]
 8006264:	2300      	movs	r3, #0
 8006266:	2100      	movs	r1, #0
 8006268:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800626a:	f7ff fe19 	bl	8005ea0 <xTimerGenericCommand>
 800626e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006270:	6a3b      	ldr	r3, [r7, #32]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d133      	bne.n	80062de <prvProcessReceivedCommands+0x14e>
	__asm volatile
 8006276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800627a:	f383 8811 	msr	BASEPRI, r3
 800627e:	f3bf 8f6f 	isb	sy
 8006282:	f3bf 8f4f 	dsb	sy
 8006286:	61bb      	str	r3, [r7, #24]
}
 8006288:	bf00      	nop
 800628a:	bf00      	nop
 800628c:	e7fd      	b.n	800628a <prvProcessReceivedCommands+0xfa>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800628e:	68ba      	ldr	r2, [r7, #8]
 8006290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006292:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006296:	699b      	ldr	r3, [r3, #24]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d10b      	bne.n	80062b4 <prvProcessReceivedCommands+0x124>
	__asm volatile
 800629c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062a0:	f383 8811 	msr	BASEPRI, r3
 80062a4:	f3bf 8f6f 	isb	sy
 80062a8:	f3bf 8f4f 	dsb	sy
 80062ac:	617b      	str	r3, [r7, #20]
}
 80062ae:	bf00      	nop
 80062b0:	bf00      	nop
 80062b2:	e7fd      	b.n	80062b0 <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80062b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062b6:	699a      	ldr	r2, [r3, #24]
 80062b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ba:	18d1      	adds	r1, r2, r3
 80062bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062c2:	f7ff ff23 	bl	800610c <prvInsertTimerInActiveList>
					break;
 80062c6:	e00d      	b.n	80062e4 <prvProcessReceivedCommands+0x154>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80062c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ca:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d107      	bne.n	80062e2 <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 80062d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062d4:	f000 fb74 	bl	80069c0 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80062d8:	e003      	b.n	80062e2 <prvProcessReceivedCommands+0x152>

				default	:
					/* Don't expect to get here. */
					break;
 80062da:	bf00      	nop
 80062dc:	e002      	b.n	80062e4 <prvProcessReceivedCommands+0x154>
					break;
 80062de:	bf00      	nop
 80062e0:	e000      	b.n	80062e4 <prvProcessReceivedCommands+0x154>
					break;
 80062e2:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80062e4:	4b07      	ldr	r3, [pc, #28]	@ (8006304 <prvProcessReceivedCommands+0x174>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	1d39      	adds	r1, r7, #4
 80062ea:	2200      	movs	r2, #0
 80062ec:	4618      	mov	r0, r3
 80062ee:	f7fe fc09 	bl	8004b04 <xQueueReceive>
 80062f2:	4603      	mov	r3, r0
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	f47f af4f 	bne.w	8006198 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80062fa:	bf00      	nop
 80062fc:	bf00      	nop
 80062fe:	3730      	adds	r7, #48	@ 0x30
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}
 8006304:	2000128c 	.word	0x2000128c

08006308 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b088      	sub	sp, #32
 800630c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800630e:	e046      	b.n	800639e <prvSwitchTimerLists+0x96>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006310:	4b2c      	ldr	r3, [pc, #176]	@ (80063c4 <prvSwitchTimerLists+0xbc>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	68db      	ldr	r3, [r3, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800631a:	4b2a      	ldr	r3, [pc, #168]	@ (80063c4 <prvSwitchTimerLists+0xbc>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	68db      	ldr	r3, [r3, #12]
 8006320:	68db      	ldr	r3, [r3, #12]
 8006322:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	3304      	adds	r3, #4
 8006328:	4618      	mov	r0, r3
 800632a:	f7fe f919 	bl	8004560 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006332:	68f8      	ldr	r0, [r7, #12]
 8006334:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	69db      	ldr	r3, [r3, #28]
 800633a:	2b01      	cmp	r3, #1
 800633c:	d12f      	bne.n	800639e <prvSwitchTimerLists+0x96>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	699b      	ldr	r3, [r3, #24]
 8006342:	693a      	ldr	r2, [r7, #16]
 8006344:	4413      	add	r3, r2
 8006346:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006348:	68ba      	ldr	r2, [r7, #8]
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	429a      	cmp	r2, r3
 800634e:	d90e      	bls.n	800636e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	68ba      	ldr	r2, [r7, #8]
 8006354:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	68fa      	ldr	r2, [r7, #12]
 800635a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800635c:	4b19      	ldr	r3, [pc, #100]	@ (80063c4 <prvSwitchTimerLists+0xbc>)
 800635e:	681a      	ldr	r2, [r3, #0]
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	3304      	adds	r3, #4
 8006364:	4619      	mov	r1, r3
 8006366:	4610      	mov	r0, r2
 8006368:	f7fe f8c2 	bl	80044f0 <vListInsert>
 800636c:	e017      	b.n	800639e <prvSwitchTimerLists+0x96>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800636e:	2300      	movs	r3, #0
 8006370:	9300      	str	r3, [sp, #0]
 8006372:	2300      	movs	r3, #0
 8006374:	693a      	ldr	r2, [r7, #16]
 8006376:	2100      	movs	r1, #0
 8006378:	68f8      	ldr	r0, [r7, #12]
 800637a:	f7ff fd91 	bl	8005ea0 <xTimerGenericCommand>
 800637e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d10b      	bne.n	800639e <prvSwitchTimerLists+0x96>
	__asm volatile
 8006386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800638a:	f383 8811 	msr	BASEPRI, r3
 800638e:	f3bf 8f6f 	isb	sy
 8006392:	f3bf 8f4f 	dsb	sy
 8006396:	603b      	str	r3, [r7, #0]
}
 8006398:	bf00      	nop
 800639a:	bf00      	nop
 800639c:	e7fd      	b.n	800639a <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800639e:	4b09      	ldr	r3, [pc, #36]	@ (80063c4 <prvSwitchTimerLists+0xbc>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d1b3      	bne.n	8006310 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80063a8:	4b06      	ldr	r3, [pc, #24]	@ (80063c4 <prvSwitchTimerLists+0xbc>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80063ae:	4b06      	ldr	r3, [pc, #24]	@ (80063c8 <prvSwitchTimerLists+0xc0>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4a04      	ldr	r2, [pc, #16]	@ (80063c4 <prvSwitchTimerLists+0xbc>)
 80063b4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80063b6:	4a04      	ldr	r2, [pc, #16]	@ (80063c8 <prvSwitchTimerLists+0xc0>)
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	6013      	str	r3, [r2, #0]
}
 80063bc:	bf00      	nop
 80063be:	3718      	adds	r7, #24
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}
 80063c4:	20001284 	.word	0x20001284
 80063c8:	20001288 	.word	0x20001288

080063cc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b082      	sub	sp, #8
 80063d0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80063d2:	f000 f92b 	bl	800662c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80063d6:	4b15      	ldr	r3, [pc, #84]	@ (800642c <prvCheckForValidListAndQueue+0x60>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d120      	bne.n	8006420 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80063de:	4814      	ldr	r0, [pc, #80]	@ (8006430 <prvCheckForValidListAndQueue+0x64>)
 80063e0:	f7fe f838 	bl	8004454 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80063e4:	4813      	ldr	r0, [pc, #76]	@ (8006434 <prvCheckForValidListAndQueue+0x68>)
 80063e6:	f7fe f835 	bl	8004454 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80063ea:	4b13      	ldr	r3, [pc, #76]	@ (8006438 <prvCheckForValidListAndQueue+0x6c>)
 80063ec:	4a10      	ldr	r2, [pc, #64]	@ (8006430 <prvCheckForValidListAndQueue+0x64>)
 80063ee:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80063f0:	4b12      	ldr	r3, [pc, #72]	@ (800643c <prvCheckForValidListAndQueue+0x70>)
 80063f2:	4a10      	ldr	r2, [pc, #64]	@ (8006434 <prvCheckForValidListAndQueue+0x68>)
 80063f4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80063f6:	2300      	movs	r3, #0
 80063f8:	9300      	str	r3, [sp, #0]
 80063fa:	4b11      	ldr	r3, [pc, #68]	@ (8006440 <prvCheckForValidListAndQueue+0x74>)
 80063fc:	4a11      	ldr	r2, [pc, #68]	@ (8006444 <prvCheckForValidListAndQueue+0x78>)
 80063fe:	2110      	movs	r1, #16
 8006400:	200a      	movs	r0, #10
 8006402:	f7fe f941 	bl	8004688 <xQueueGenericCreateStatic>
 8006406:	4603      	mov	r3, r0
 8006408:	4a08      	ldr	r2, [pc, #32]	@ (800642c <prvCheckForValidListAndQueue+0x60>)
 800640a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800640c:	4b07      	ldr	r3, [pc, #28]	@ (800642c <prvCheckForValidListAndQueue+0x60>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d005      	beq.n	8006420 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006414:	4b05      	ldr	r3, [pc, #20]	@ (800642c <prvCheckForValidListAndQueue+0x60>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	490b      	ldr	r1, [pc, #44]	@ (8006448 <prvCheckForValidListAndQueue+0x7c>)
 800641a:	4618      	mov	r0, r3
 800641c:	f7fe fd64 	bl	8004ee8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006420:	f000 f934 	bl	800668c <vPortExitCritical>
}
 8006424:	bf00      	nop
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	2000128c 	.word	0x2000128c
 8006430:	2000125c 	.word	0x2000125c
 8006434:	20001270 	.word	0x20001270
 8006438:	20001284 	.word	0x20001284
 800643c:	20001288 	.word	0x20001288
 8006440:	20001338 	.word	0x20001338
 8006444:	20001298 	.word	0x20001298
 8006448:	080076d4 	.word	0x080076d4

0800644c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800644c:	b480      	push	{r7}
 800644e:	b085      	sub	sp, #20
 8006450:	af00      	add	r7, sp, #0
 8006452:	60f8      	str	r0, [r7, #12]
 8006454:	60b9      	str	r1, [r7, #8]
 8006456:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	3b04      	subs	r3, #4
 800645c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006464:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	3b04      	subs	r3, #4
 800646a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	f023 0201 	bic.w	r2, r3, #1
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	3b04      	subs	r3, #4
 800647a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800647c:	4a08      	ldr	r2, [pc, #32]	@ (80064a0 <pxPortInitialiseStack+0x54>)
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	3b14      	subs	r3, #20
 8006486:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006488:	687a      	ldr	r2, [r7, #4]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	3b20      	subs	r3, #32
 8006492:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006494:	68fb      	ldr	r3, [r7, #12]
}
 8006496:	4618      	mov	r0, r3
 8006498:	3714      	adds	r7, #20
 800649a:	46bd      	mov	sp, r7
 800649c:	bc80      	pop	{r7}
 800649e:	4770      	bx	lr
 80064a0:	080064a5 	.word	0x080064a5

080064a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80064a4:	b480      	push	{r7}
 80064a6:	b085      	sub	sp, #20
 80064a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80064aa:	2300      	movs	r3, #0
 80064ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80064ae:	4b12      	ldr	r3, [pc, #72]	@ (80064f8 <prvTaskExitError+0x54>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064b6:	d00b      	beq.n	80064d0 <prvTaskExitError+0x2c>
	__asm volatile
 80064b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064bc:	f383 8811 	msr	BASEPRI, r3
 80064c0:	f3bf 8f6f 	isb	sy
 80064c4:	f3bf 8f4f 	dsb	sy
 80064c8:	60fb      	str	r3, [r7, #12]
}
 80064ca:	bf00      	nop
 80064cc:	bf00      	nop
 80064ce:	e7fd      	b.n	80064cc <prvTaskExitError+0x28>
	__asm volatile
 80064d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064d4:	f383 8811 	msr	BASEPRI, r3
 80064d8:	f3bf 8f6f 	isb	sy
 80064dc:	f3bf 8f4f 	dsb	sy
 80064e0:	60bb      	str	r3, [r7, #8]
}
 80064e2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80064e4:	bf00      	nop
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d0fc      	beq.n	80064e6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80064ec:	bf00      	nop
 80064ee:	bf00      	nop
 80064f0:	3714      	adds	r7, #20
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bc80      	pop	{r7}
 80064f6:	4770      	bx	lr
 80064f8:	20000014 	.word	0x20000014
 80064fc:	00000000 	.word	0x00000000

08006500 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006500:	4b07      	ldr	r3, [pc, #28]	@ (8006520 <pxCurrentTCBConst2>)
 8006502:	6819      	ldr	r1, [r3, #0]
 8006504:	6808      	ldr	r0, [r1, #0]
 8006506:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800650a:	f380 8809 	msr	PSP, r0
 800650e:	f3bf 8f6f 	isb	sy
 8006512:	f04f 0000 	mov.w	r0, #0
 8006516:	f380 8811 	msr	BASEPRI, r0
 800651a:	f04e 0e0d 	orr.w	lr, lr, #13
 800651e:	4770      	bx	lr

08006520 <pxCurrentTCBConst2>:
 8006520:	20000d5c 	.word	0x20000d5c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006524:	bf00      	nop
 8006526:	bf00      	nop

08006528 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006528:	4806      	ldr	r0, [pc, #24]	@ (8006544 <prvPortStartFirstTask+0x1c>)
 800652a:	6800      	ldr	r0, [r0, #0]
 800652c:	6800      	ldr	r0, [r0, #0]
 800652e:	f380 8808 	msr	MSP, r0
 8006532:	b662      	cpsie	i
 8006534:	b661      	cpsie	f
 8006536:	f3bf 8f4f 	dsb	sy
 800653a:	f3bf 8f6f 	isb	sy
 800653e:	df00      	svc	0
 8006540:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006542:	bf00      	nop
 8006544:	e000ed08 	.word	0xe000ed08

08006548 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800654e:	4b32      	ldr	r3, [pc, #200]	@ (8006618 <xPortStartScheduler+0xd0>)
 8006550:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	781b      	ldrb	r3, [r3, #0]
 8006556:	b2db      	uxtb	r3, r3
 8006558:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	22ff      	movs	r2, #255	@ 0xff
 800655e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	b2db      	uxtb	r3, r3
 8006566:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006568:	78fb      	ldrb	r3, [r7, #3]
 800656a:	b2db      	uxtb	r3, r3
 800656c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006570:	b2da      	uxtb	r2, r3
 8006572:	4b2a      	ldr	r3, [pc, #168]	@ (800661c <xPortStartScheduler+0xd4>)
 8006574:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006576:	4b2a      	ldr	r3, [pc, #168]	@ (8006620 <xPortStartScheduler+0xd8>)
 8006578:	2207      	movs	r2, #7
 800657a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800657c:	e009      	b.n	8006592 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800657e:	4b28      	ldr	r3, [pc, #160]	@ (8006620 <xPortStartScheduler+0xd8>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	3b01      	subs	r3, #1
 8006584:	4a26      	ldr	r2, [pc, #152]	@ (8006620 <xPortStartScheduler+0xd8>)
 8006586:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006588:	78fb      	ldrb	r3, [r7, #3]
 800658a:	b2db      	uxtb	r3, r3
 800658c:	005b      	lsls	r3, r3, #1
 800658e:	b2db      	uxtb	r3, r3
 8006590:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006592:	78fb      	ldrb	r3, [r7, #3]
 8006594:	b2db      	uxtb	r3, r3
 8006596:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800659a:	2b80      	cmp	r3, #128	@ 0x80
 800659c:	d0ef      	beq.n	800657e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800659e:	4b20      	ldr	r3, [pc, #128]	@ (8006620 <xPortStartScheduler+0xd8>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f1c3 0307 	rsb	r3, r3, #7
 80065a6:	2b04      	cmp	r3, #4
 80065a8:	d00b      	beq.n	80065c2 <xPortStartScheduler+0x7a>
	__asm volatile
 80065aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ae:	f383 8811 	msr	BASEPRI, r3
 80065b2:	f3bf 8f6f 	isb	sy
 80065b6:	f3bf 8f4f 	dsb	sy
 80065ba:	60bb      	str	r3, [r7, #8]
}
 80065bc:	bf00      	nop
 80065be:	bf00      	nop
 80065c0:	e7fd      	b.n	80065be <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80065c2:	4b17      	ldr	r3, [pc, #92]	@ (8006620 <xPortStartScheduler+0xd8>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	021b      	lsls	r3, r3, #8
 80065c8:	4a15      	ldr	r2, [pc, #84]	@ (8006620 <xPortStartScheduler+0xd8>)
 80065ca:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80065cc:	4b14      	ldr	r3, [pc, #80]	@ (8006620 <xPortStartScheduler+0xd8>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80065d4:	4a12      	ldr	r2, [pc, #72]	@ (8006620 <xPortStartScheduler+0xd8>)
 80065d6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	b2da      	uxtb	r2, r3
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80065e0:	4b10      	ldr	r3, [pc, #64]	@ (8006624 <xPortStartScheduler+0xdc>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4a0f      	ldr	r2, [pc, #60]	@ (8006624 <xPortStartScheduler+0xdc>)
 80065e6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80065ea:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80065ec:	4b0d      	ldr	r3, [pc, #52]	@ (8006624 <xPortStartScheduler+0xdc>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a0c      	ldr	r2, [pc, #48]	@ (8006624 <xPortStartScheduler+0xdc>)
 80065f2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80065f6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80065f8:	f000 f8b8 	bl	800676c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80065fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006628 <xPortStartScheduler+0xe0>)
 80065fe:	2200      	movs	r2, #0
 8006600:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006602:	f7ff ff91 	bl	8006528 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006606:	f7ff f89f 	bl	8005748 <vTaskSwitchContext>
	prvTaskExitError();
 800660a:	f7ff ff4b 	bl	80064a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800660e:	2300      	movs	r3, #0
}
 8006610:	4618      	mov	r0, r3
 8006612:	3710      	adds	r7, #16
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}
 8006618:	e000e400 	.word	0xe000e400
 800661c:	20001388 	.word	0x20001388
 8006620:	2000138c 	.word	0x2000138c
 8006624:	e000ed20 	.word	0xe000ed20
 8006628:	20000014 	.word	0x20000014

0800662c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800662c:	b480      	push	{r7}
 800662e:	b083      	sub	sp, #12
 8006630:	af00      	add	r7, sp, #0
	__asm volatile
 8006632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006636:	f383 8811 	msr	BASEPRI, r3
 800663a:	f3bf 8f6f 	isb	sy
 800663e:	f3bf 8f4f 	dsb	sy
 8006642:	607b      	str	r3, [r7, #4]
}
 8006644:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006646:	4b0f      	ldr	r3, [pc, #60]	@ (8006684 <vPortEnterCritical+0x58>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	3301      	adds	r3, #1
 800664c:	4a0d      	ldr	r2, [pc, #52]	@ (8006684 <vPortEnterCritical+0x58>)
 800664e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006650:	4b0c      	ldr	r3, [pc, #48]	@ (8006684 <vPortEnterCritical+0x58>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	2b01      	cmp	r3, #1
 8006656:	d110      	bne.n	800667a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006658:	4b0b      	ldr	r3, [pc, #44]	@ (8006688 <vPortEnterCritical+0x5c>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	b2db      	uxtb	r3, r3
 800665e:	2b00      	cmp	r3, #0
 8006660:	d00b      	beq.n	800667a <vPortEnterCritical+0x4e>
	__asm volatile
 8006662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006666:	f383 8811 	msr	BASEPRI, r3
 800666a:	f3bf 8f6f 	isb	sy
 800666e:	f3bf 8f4f 	dsb	sy
 8006672:	603b      	str	r3, [r7, #0]
}
 8006674:	bf00      	nop
 8006676:	bf00      	nop
 8006678:	e7fd      	b.n	8006676 <vPortEnterCritical+0x4a>
	}
}
 800667a:	bf00      	nop
 800667c:	370c      	adds	r7, #12
 800667e:	46bd      	mov	sp, r7
 8006680:	bc80      	pop	{r7}
 8006682:	4770      	bx	lr
 8006684:	20000014 	.word	0x20000014
 8006688:	e000ed04 	.word	0xe000ed04

0800668c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800668c:	b480      	push	{r7}
 800668e:	b083      	sub	sp, #12
 8006690:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006692:	4b12      	ldr	r3, [pc, #72]	@ (80066dc <vPortExitCritical+0x50>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d10b      	bne.n	80066b2 <vPortExitCritical+0x26>
	__asm volatile
 800669a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800669e:	f383 8811 	msr	BASEPRI, r3
 80066a2:	f3bf 8f6f 	isb	sy
 80066a6:	f3bf 8f4f 	dsb	sy
 80066aa:	607b      	str	r3, [r7, #4]
}
 80066ac:	bf00      	nop
 80066ae:	bf00      	nop
 80066b0:	e7fd      	b.n	80066ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80066b2:	4b0a      	ldr	r3, [pc, #40]	@ (80066dc <vPortExitCritical+0x50>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	3b01      	subs	r3, #1
 80066b8:	4a08      	ldr	r2, [pc, #32]	@ (80066dc <vPortExitCritical+0x50>)
 80066ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80066bc:	4b07      	ldr	r3, [pc, #28]	@ (80066dc <vPortExitCritical+0x50>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d105      	bne.n	80066d0 <vPortExitCritical+0x44>
 80066c4:	2300      	movs	r3, #0
 80066c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	f383 8811 	msr	BASEPRI, r3
}
 80066ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80066d0:	bf00      	nop
 80066d2:	370c      	adds	r7, #12
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bc80      	pop	{r7}
 80066d8:	4770      	bx	lr
 80066da:	bf00      	nop
 80066dc:	20000014 	.word	0x20000014

080066e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80066e0:	f3ef 8009 	mrs	r0, PSP
 80066e4:	f3bf 8f6f 	isb	sy
 80066e8:	4b0d      	ldr	r3, [pc, #52]	@ (8006720 <pxCurrentTCBConst>)
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80066f0:	6010      	str	r0, [r2, #0]
 80066f2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80066f6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80066fa:	f380 8811 	msr	BASEPRI, r0
 80066fe:	f7ff f823 	bl	8005748 <vTaskSwitchContext>
 8006702:	f04f 0000 	mov.w	r0, #0
 8006706:	f380 8811 	msr	BASEPRI, r0
 800670a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800670e:	6819      	ldr	r1, [r3, #0]
 8006710:	6808      	ldr	r0, [r1, #0]
 8006712:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006716:	f380 8809 	msr	PSP, r0
 800671a:	f3bf 8f6f 	isb	sy
 800671e:	4770      	bx	lr

08006720 <pxCurrentTCBConst>:
 8006720:	20000d5c 	.word	0x20000d5c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006724:	bf00      	nop
 8006726:	bf00      	nop

08006728 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b082      	sub	sp, #8
 800672c:	af00      	add	r7, sp, #0
	__asm volatile
 800672e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006732:	f383 8811 	msr	BASEPRI, r3
 8006736:	f3bf 8f6f 	isb	sy
 800673a:	f3bf 8f4f 	dsb	sy
 800673e:	607b      	str	r3, [r7, #4]
}
 8006740:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006742:	f7fe ff41 	bl	80055c8 <xTaskIncrementTick>
 8006746:	4603      	mov	r3, r0
 8006748:	2b00      	cmp	r3, #0
 800674a:	d003      	beq.n	8006754 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800674c:	4b06      	ldr	r3, [pc, #24]	@ (8006768 <SysTick_Handler+0x40>)
 800674e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006752:	601a      	str	r2, [r3, #0]
 8006754:	2300      	movs	r3, #0
 8006756:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	f383 8811 	msr	BASEPRI, r3
}
 800675e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006760:	bf00      	nop
 8006762:	3708      	adds	r7, #8
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}
 8006768:	e000ed04 	.word	0xe000ed04

0800676c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800676c:	b480      	push	{r7}
 800676e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006770:	4b0a      	ldr	r3, [pc, #40]	@ (800679c <vPortSetupTimerInterrupt+0x30>)
 8006772:	2200      	movs	r2, #0
 8006774:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006776:	4b0a      	ldr	r3, [pc, #40]	@ (80067a0 <vPortSetupTimerInterrupt+0x34>)
 8006778:	2200      	movs	r2, #0
 800677a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800677c:	4b09      	ldr	r3, [pc, #36]	@ (80067a4 <vPortSetupTimerInterrupt+0x38>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a09      	ldr	r2, [pc, #36]	@ (80067a8 <vPortSetupTimerInterrupt+0x3c>)
 8006782:	fba2 2303 	umull	r2, r3, r2, r3
 8006786:	099b      	lsrs	r3, r3, #6
 8006788:	4a08      	ldr	r2, [pc, #32]	@ (80067ac <vPortSetupTimerInterrupt+0x40>)
 800678a:	3b01      	subs	r3, #1
 800678c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800678e:	4b03      	ldr	r3, [pc, #12]	@ (800679c <vPortSetupTimerInterrupt+0x30>)
 8006790:	2207      	movs	r2, #7
 8006792:	601a      	str	r2, [r3, #0]
}
 8006794:	bf00      	nop
 8006796:	46bd      	mov	sp, r7
 8006798:	bc80      	pop	{r7}
 800679a:	4770      	bx	lr
 800679c:	e000e010 	.word	0xe000e010
 80067a0:	e000e018 	.word	0xe000e018
 80067a4:	20000008 	.word	0x20000008
 80067a8:	10624dd3 	.word	0x10624dd3
 80067ac:	e000e014 	.word	0xe000e014

080067b0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80067b0:	b480      	push	{r7}
 80067b2:	b085      	sub	sp, #20
 80067b4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80067b6:	f3ef 8305 	mrs	r3, IPSR
 80067ba:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2b0f      	cmp	r3, #15
 80067c0:	d915      	bls.n	80067ee <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80067c2:	4a17      	ldr	r2, [pc, #92]	@ (8006820 <vPortValidateInterruptPriority+0x70>)
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	4413      	add	r3, r2
 80067c8:	781b      	ldrb	r3, [r3, #0]
 80067ca:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80067cc:	4b15      	ldr	r3, [pc, #84]	@ (8006824 <vPortValidateInterruptPriority+0x74>)
 80067ce:	781b      	ldrb	r3, [r3, #0]
 80067d0:	7afa      	ldrb	r2, [r7, #11]
 80067d2:	429a      	cmp	r2, r3
 80067d4:	d20b      	bcs.n	80067ee <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80067d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067da:	f383 8811 	msr	BASEPRI, r3
 80067de:	f3bf 8f6f 	isb	sy
 80067e2:	f3bf 8f4f 	dsb	sy
 80067e6:	607b      	str	r3, [r7, #4]
}
 80067e8:	bf00      	nop
 80067ea:	bf00      	nop
 80067ec:	e7fd      	b.n	80067ea <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80067ee:	4b0e      	ldr	r3, [pc, #56]	@ (8006828 <vPortValidateInterruptPriority+0x78>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80067f6:	4b0d      	ldr	r3, [pc, #52]	@ (800682c <vPortValidateInterruptPriority+0x7c>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	429a      	cmp	r2, r3
 80067fc:	d90b      	bls.n	8006816 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80067fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006802:	f383 8811 	msr	BASEPRI, r3
 8006806:	f3bf 8f6f 	isb	sy
 800680a:	f3bf 8f4f 	dsb	sy
 800680e:	603b      	str	r3, [r7, #0]
}
 8006810:	bf00      	nop
 8006812:	bf00      	nop
 8006814:	e7fd      	b.n	8006812 <vPortValidateInterruptPriority+0x62>
	}
 8006816:	bf00      	nop
 8006818:	3714      	adds	r7, #20
 800681a:	46bd      	mov	sp, r7
 800681c:	bc80      	pop	{r7}
 800681e:	4770      	bx	lr
 8006820:	e000e3f0 	.word	0xe000e3f0
 8006824:	20001388 	.word	0x20001388
 8006828:	e000ed0c 	.word	0xe000ed0c
 800682c:	2000138c 	.word	0x2000138c

08006830 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b08a      	sub	sp, #40	@ 0x28
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006838:	2300      	movs	r3, #0
 800683a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800683c:	f7fe fe0a 	bl	8005454 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006840:	4b5a      	ldr	r3, [pc, #360]	@ (80069ac <pvPortMalloc+0x17c>)
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d101      	bne.n	800684c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006848:	f000 f916 	bl	8006a78 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800684c:	4b58      	ldr	r3, [pc, #352]	@ (80069b0 <pvPortMalloc+0x180>)
 800684e:	681a      	ldr	r2, [r3, #0]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	4013      	ands	r3, r2
 8006854:	2b00      	cmp	r3, #0
 8006856:	f040 8090 	bne.w	800697a <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d01e      	beq.n	800689e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006860:	2208      	movs	r2, #8
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	4413      	add	r3, r2
 8006866:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	f003 0307 	and.w	r3, r3, #7
 800686e:	2b00      	cmp	r3, #0
 8006870:	d015      	beq.n	800689e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f023 0307 	bic.w	r3, r3, #7
 8006878:	3308      	adds	r3, #8
 800687a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	f003 0307 	and.w	r3, r3, #7
 8006882:	2b00      	cmp	r3, #0
 8006884:	d00b      	beq.n	800689e <pvPortMalloc+0x6e>
	__asm volatile
 8006886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800688a:	f383 8811 	msr	BASEPRI, r3
 800688e:	f3bf 8f6f 	isb	sy
 8006892:	f3bf 8f4f 	dsb	sy
 8006896:	617b      	str	r3, [r7, #20]
}
 8006898:	bf00      	nop
 800689a:	bf00      	nop
 800689c:	e7fd      	b.n	800689a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d06a      	beq.n	800697a <pvPortMalloc+0x14a>
 80068a4:	4b43      	ldr	r3, [pc, #268]	@ (80069b4 <pvPortMalloc+0x184>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	687a      	ldr	r2, [r7, #4]
 80068aa:	429a      	cmp	r2, r3
 80068ac:	d865      	bhi.n	800697a <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80068ae:	4b42      	ldr	r3, [pc, #264]	@ (80069b8 <pvPortMalloc+0x188>)
 80068b0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80068b2:	4b41      	ldr	r3, [pc, #260]	@ (80069b8 <pvPortMalloc+0x188>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80068b8:	e004      	b.n	80068c4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80068ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068bc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80068be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80068c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	687a      	ldr	r2, [r7, #4]
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d903      	bls.n	80068d6 <pvPortMalloc+0xa6>
 80068ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d1f1      	bne.n	80068ba <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80068d6:	4b35      	ldr	r3, [pc, #212]	@ (80069ac <pvPortMalloc+0x17c>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068dc:	429a      	cmp	r2, r3
 80068de:	d04c      	beq.n	800697a <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80068e0:	6a3b      	ldr	r3, [r7, #32]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	2208      	movs	r2, #8
 80068e6:	4413      	add	r3, r2
 80068e8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80068ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ec:	681a      	ldr	r2, [r3, #0]
 80068ee:	6a3b      	ldr	r3, [r7, #32]
 80068f0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80068f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f4:	685a      	ldr	r2, [r3, #4]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	1ad2      	subs	r2, r2, r3
 80068fa:	2308      	movs	r3, #8
 80068fc:	005b      	lsls	r3, r3, #1
 80068fe:	429a      	cmp	r2, r3
 8006900:	d920      	bls.n	8006944 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006902:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	4413      	add	r3, r2
 8006908:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800690a:	69bb      	ldr	r3, [r7, #24]
 800690c:	f003 0307 	and.w	r3, r3, #7
 8006910:	2b00      	cmp	r3, #0
 8006912:	d00b      	beq.n	800692c <pvPortMalloc+0xfc>
	__asm volatile
 8006914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006918:	f383 8811 	msr	BASEPRI, r3
 800691c:	f3bf 8f6f 	isb	sy
 8006920:	f3bf 8f4f 	dsb	sy
 8006924:	613b      	str	r3, [r7, #16]
}
 8006926:	bf00      	nop
 8006928:	bf00      	nop
 800692a:	e7fd      	b.n	8006928 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800692c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800692e:	685a      	ldr	r2, [r3, #4]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	1ad2      	subs	r2, r2, r3
 8006934:	69bb      	ldr	r3, [r7, #24]
 8006936:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800693e:	69b8      	ldr	r0, [r7, #24]
 8006940:	f000 f8fc 	bl	8006b3c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006944:	4b1b      	ldr	r3, [pc, #108]	@ (80069b4 <pvPortMalloc+0x184>)
 8006946:	681a      	ldr	r2, [r3, #0]
 8006948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	1ad3      	subs	r3, r2, r3
 800694e:	4a19      	ldr	r2, [pc, #100]	@ (80069b4 <pvPortMalloc+0x184>)
 8006950:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006952:	4b18      	ldr	r3, [pc, #96]	@ (80069b4 <pvPortMalloc+0x184>)
 8006954:	681a      	ldr	r2, [r3, #0]
 8006956:	4b19      	ldr	r3, [pc, #100]	@ (80069bc <pvPortMalloc+0x18c>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	429a      	cmp	r2, r3
 800695c:	d203      	bcs.n	8006966 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800695e:	4b15      	ldr	r3, [pc, #84]	@ (80069b4 <pvPortMalloc+0x184>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a16      	ldr	r2, [pc, #88]	@ (80069bc <pvPortMalloc+0x18c>)
 8006964:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006968:	685a      	ldr	r2, [r3, #4]
 800696a:	4b11      	ldr	r3, [pc, #68]	@ (80069b0 <pvPortMalloc+0x180>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	431a      	orrs	r2, r3
 8006970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006972:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006976:	2200      	movs	r2, #0
 8006978:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800697a:	f7fe fd79 	bl	8005470 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800697e:	69fb      	ldr	r3, [r7, #28]
 8006980:	f003 0307 	and.w	r3, r3, #7
 8006984:	2b00      	cmp	r3, #0
 8006986:	d00b      	beq.n	80069a0 <pvPortMalloc+0x170>
	__asm volatile
 8006988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800698c:	f383 8811 	msr	BASEPRI, r3
 8006990:	f3bf 8f6f 	isb	sy
 8006994:	f3bf 8f4f 	dsb	sy
 8006998:	60fb      	str	r3, [r7, #12]
}
 800699a:	bf00      	nop
 800699c:	bf00      	nop
 800699e:	e7fd      	b.n	800699c <pvPortMalloc+0x16c>
	return pvReturn;
 80069a0:	69fb      	ldr	r3, [r7, #28]
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3728      	adds	r7, #40	@ 0x28
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}
 80069aa:	bf00      	nop
 80069ac:	200021a8 	.word	0x200021a8
 80069b0:	200021b4 	.word	0x200021b4
 80069b4:	200021ac 	.word	0x200021ac
 80069b8:	200021a0 	.word	0x200021a0
 80069bc:	200021b0 	.word	0x200021b0

080069c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b086      	sub	sp, #24
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d04a      	beq.n	8006a68 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80069d2:	2308      	movs	r3, #8
 80069d4:	425b      	negs	r3, r3
 80069d6:	697a      	ldr	r2, [r7, #20]
 80069d8:	4413      	add	r3, r2
 80069da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	685a      	ldr	r2, [r3, #4]
 80069e4:	4b22      	ldr	r3, [pc, #136]	@ (8006a70 <vPortFree+0xb0>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4013      	ands	r3, r2
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d10b      	bne.n	8006a06 <vPortFree+0x46>
	__asm volatile
 80069ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069f2:	f383 8811 	msr	BASEPRI, r3
 80069f6:	f3bf 8f6f 	isb	sy
 80069fa:	f3bf 8f4f 	dsb	sy
 80069fe:	60fb      	str	r3, [r7, #12]
}
 8006a00:	bf00      	nop
 8006a02:	bf00      	nop
 8006a04:	e7fd      	b.n	8006a02 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d00b      	beq.n	8006a26 <vPortFree+0x66>
	__asm volatile
 8006a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a12:	f383 8811 	msr	BASEPRI, r3
 8006a16:	f3bf 8f6f 	isb	sy
 8006a1a:	f3bf 8f4f 	dsb	sy
 8006a1e:	60bb      	str	r3, [r7, #8]
}
 8006a20:	bf00      	nop
 8006a22:	bf00      	nop
 8006a24:	e7fd      	b.n	8006a22 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	685a      	ldr	r2, [r3, #4]
 8006a2a:	4b11      	ldr	r3, [pc, #68]	@ (8006a70 <vPortFree+0xb0>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	4013      	ands	r3, r2
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d019      	beq.n	8006a68 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d115      	bne.n	8006a68 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	685a      	ldr	r2, [r3, #4]
 8006a40:	4b0b      	ldr	r3, [pc, #44]	@ (8006a70 <vPortFree+0xb0>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	43db      	mvns	r3, r3
 8006a46:	401a      	ands	r2, r3
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006a4c:	f7fe fd02 	bl	8005454 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	685a      	ldr	r2, [r3, #4]
 8006a54:	4b07      	ldr	r3, [pc, #28]	@ (8006a74 <vPortFree+0xb4>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4413      	add	r3, r2
 8006a5a:	4a06      	ldr	r2, [pc, #24]	@ (8006a74 <vPortFree+0xb4>)
 8006a5c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006a5e:	6938      	ldr	r0, [r7, #16]
 8006a60:	f000 f86c 	bl	8006b3c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006a64:	f7fe fd04 	bl	8005470 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006a68:	bf00      	nop
 8006a6a:	3718      	adds	r7, #24
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}
 8006a70:	200021b4 	.word	0x200021b4
 8006a74:	200021ac 	.word	0x200021ac

08006a78 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b085      	sub	sp, #20
 8006a7c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006a7e:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8006a82:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006a84:	4b27      	ldr	r3, [pc, #156]	@ (8006b24 <prvHeapInit+0xac>)
 8006a86:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f003 0307 	and.w	r3, r3, #7
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d00c      	beq.n	8006aac <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	3307      	adds	r3, #7
 8006a96:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f023 0307 	bic.w	r3, r3, #7
 8006a9e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006aa0:	68ba      	ldr	r2, [r7, #8]
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	1ad3      	subs	r3, r2, r3
 8006aa6:	4a1f      	ldr	r2, [pc, #124]	@ (8006b24 <prvHeapInit+0xac>)
 8006aa8:	4413      	add	r3, r2
 8006aaa:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006ab0:	4a1d      	ldr	r2, [pc, #116]	@ (8006b28 <prvHeapInit+0xb0>)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006ab6:	4b1c      	ldr	r3, [pc, #112]	@ (8006b28 <prvHeapInit+0xb0>)
 8006ab8:	2200      	movs	r2, #0
 8006aba:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	68ba      	ldr	r2, [r7, #8]
 8006ac0:	4413      	add	r3, r2
 8006ac2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006ac4:	2208      	movs	r2, #8
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	1a9b      	subs	r3, r3, r2
 8006aca:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f023 0307 	bic.w	r3, r3, #7
 8006ad2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	4a15      	ldr	r2, [pc, #84]	@ (8006b2c <prvHeapInit+0xb4>)
 8006ad8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006ada:	4b14      	ldr	r3, [pc, #80]	@ (8006b2c <prvHeapInit+0xb4>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006ae2:	4b12      	ldr	r3, [pc, #72]	@ (8006b2c <prvHeapInit+0xb4>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	68fa      	ldr	r2, [r7, #12]
 8006af2:	1ad2      	subs	r2, r2, r3
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006af8:	4b0c      	ldr	r3, [pc, #48]	@ (8006b2c <prvHeapInit+0xb4>)
 8006afa:	681a      	ldr	r2, [r3, #0]
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	4a0a      	ldr	r2, [pc, #40]	@ (8006b30 <prvHeapInit+0xb8>)
 8006b06:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	4a09      	ldr	r2, [pc, #36]	@ (8006b34 <prvHeapInit+0xbc>)
 8006b0e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006b10:	4b09      	ldr	r3, [pc, #36]	@ (8006b38 <prvHeapInit+0xc0>)
 8006b12:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006b16:	601a      	str	r2, [r3, #0]
}
 8006b18:	bf00      	nop
 8006b1a:	3714      	adds	r7, #20
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bc80      	pop	{r7}
 8006b20:	4770      	bx	lr
 8006b22:	bf00      	nop
 8006b24:	20001390 	.word	0x20001390
 8006b28:	200021a0 	.word	0x200021a0
 8006b2c:	200021a8 	.word	0x200021a8
 8006b30:	200021b0 	.word	0x200021b0
 8006b34:	200021ac 	.word	0x200021ac
 8006b38:	200021b4 	.word	0x200021b4

08006b3c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b085      	sub	sp, #20
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006b44:	4b27      	ldr	r3, [pc, #156]	@ (8006be4 <prvInsertBlockIntoFreeList+0xa8>)
 8006b46:	60fb      	str	r3, [r7, #12]
 8006b48:	e002      	b.n	8006b50 <prvInsertBlockIntoFreeList+0x14>
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	60fb      	str	r3, [r7, #12]
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	687a      	ldr	r2, [r7, #4]
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d8f7      	bhi.n	8006b4a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	68ba      	ldr	r2, [r7, #8]
 8006b64:	4413      	add	r3, r2
 8006b66:	687a      	ldr	r2, [r7, #4]
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d108      	bne.n	8006b7e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	685a      	ldr	r2, [r3, #4]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	441a      	add	r2, r3
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	68ba      	ldr	r2, [r7, #8]
 8006b88:	441a      	add	r2, r3
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d118      	bne.n	8006bc4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	4b14      	ldr	r3, [pc, #80]	@ (8006be8 <prvInsertBlockIntoFreeList+0xac>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	d00d      	beq.n	8006bba <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	685a      	ldr	r2, [r3, #4]
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	441a      	add	r2, r3
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	601a      	str	r2, [r3, #0]
 8006bb8:	e008      	b.n	8006bcc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006bba:	4b0b      	ldr	r3, [pc, #44]	@ (8006be8 <prvInsertBlockIntoFreeList+0xac>)
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	601a      	str	r2, [r3, #0]
 8006bc2:	e003      	b.n	8006bcc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006bcc:	68fa      	ldr	r2, [r7, #12]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d002      	beq.n	8006bda <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	687a      	ldr	r2, [r7, #4]
 8006bd8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006bda:	bf00      	nop
 8006bdc:	3714      	adds	r7, #20
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bc80      	pop	{r7}
 8006be2:	4770      	bx	lr
 8006be4:	200021a0 	.word	0x200021a0
 8006be8:	200021a8 	.word	0x200021a8

08006bec <siprintf>:
 8006bec:	b40e      	push	{r1, r2, r3}
 8006bee:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006bf2:	b500      	push	{lr}
 8006bf4:	b09c      	sub	sp, #112	@ 0x70
 8006bf6:	ab1d      	add	r3, sp, #116	@ 0x74
 8006bf8:	9002      	str	r0, [sp, #8]
 8006bfa:	9006      	str	r0, [sp, #24]
 8006bfc:	9107      	str	r1, [sp, #28]
 8006bfe:	9104      	str	r1, [sp, #16]
 8006c00:	4808      	ldr	r0, [pc, #32]	@ (8006c24 <siprintf+0x38>)
 8006c02:	4909      	ldr	r1, [pc, #36]	@ (8006c28 <siprintf+0x3c>)
 8006c04:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c08:	9105      	str	r1, [sp, #20]
 8006c0a:	6800      	ldr	r0, [r0, #0]
 8006c0c:	a902      	add	r1, sp, #8
 8006c0e:	9301      	str	r3, [sp, #4]
 8006c10:	f000 f9f6 	bl	8007000 <_svfiprintf_r>
 8006c14:	2200      	movs	r2, #0
 8006c16:	9b02      	ldr	r3, [sp, #8]
 8006c18:	701a      	strb	r2, [r3, #0]
 8006c1a:	b01c      	add	sp, #112	@ 0x70
 8006c1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c20:	b003      	add	sp, #12
 8006c22:	4770      	bx	lr
 8006c24:	20000018 	.word	0x20000018
 8006c28:	ffff0208 	.word	0xffff0208

08006c2c <memset>:
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	4402      	add	r2, r0
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d100      	bne.n	8006c36 <memset+0xa>
 8006c34:	4770      	bx	lr
 8006c36:	f803 1b01 	strb.w	r1, [r3], #1
 8006c3a:	e7f9      	b.n	8006c30 <memset+0x4>

08006c3c <_reclaim_reent>:
 8006c3c:	4b29      	ldr	r3, [pc, #164]	@ (8006ce4 <_reclaim_reent+0xa8>)
 8006c3e:	b570      	push	{r4, r5, r6, lr}
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	4604      	mov	r4, r0
 8006c44:	4283      	cmp	r3, r0
 8006c46:	d04b      	beq.n	8006ce0 <_reclaim_reent+0xa4>
 8006c48:	69c3      	ldr	r3, [r0, #28]
 8006c4a:	b1ab      	cbz	r3, 8006c78 <_reclaim_reent+0x3c>
 8006c4c:	68db      	ldr	r3, [r3, #12]
 8006c4e:	b16b      	cbz	r3, 8006c6c <_reclaim_reent+0x30>
 8006c50:	2500      	movs	r5, #0
 8006c52:	69e3      	ldr	r3, [r4, #28]
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	5959      	ldr	r1, [r3, r5]
 8006c58:	2900      	cmp	r1, #0
 8006c5a:	d13b      	bne.n	8006cd4 <_reclaim_reent+0x98>
 8006c5c:	3504      	adds	r5, #4
 8006c5e:	2d80      	cmp	r5, #128	@ 0x80
 8006c60:	d1f7      	bne.n	8006c52 <_reclaim_reent+0x16>
 8006c62:	69e3      	ldr	r3, [r4, #28]
 8006c64:	4620      	mov	r0, r4
 8006c66:	68d9      	ldr	r1, [r3, #12]
 8006c68:	f000 f878 	bl	8006d5c <_free_r>
 8006c6c:	69e3      	ldr	r3, [r4, #28]
 8006c6e:	6819      	ldr	r1, [r3, #0]
 8006c70:	b111      	cbz	r1, 8006c78 <_reclaim_reent+0x3c>
 8006c72:	4620      	mov	r0, r4
 8006c74:	f000 f872 	bl	8006d5c <_free_r>
 8006c78:	6961      	ldr	r1, [r4, #20]
 8006c7a:	b111      	cbz	r1, 8006c82 <_reclaim_reent+0x46>
 8006c7c:	4620      	mov	r0, r4
 8006c7e:	f000 f86d 	bl	8006d5c <_free_r>
 8006c82:	69e1      	ldr	r1, [r4, #28]
 8006c84:	b111      	cbz	r1, 8006c8c <_reclaim_reent+0x50>
 8006c86:	4620      	mov	r0, r4
 8006c88:	f000 f868 	bl	8006d5c <_free_r>
 8006c8c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006c8e:	b111      	cbz	r1, 8006c96 <_reclaim_reent+0x5a>
 8006c90:	4620      	mov	r0, r4
 8006c92:	f000 f863 	bl	8006d5c <_free_r>
 8006c96:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c98:	b111      	cbz	r1, 8006ca0 <_reclaim_reent+0x64>
 8006c9a:	4620      	mov	r0, r4
 8006c9c:	f000 f85e 	bl	8006d5c <_free_r>
 8006ca0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006ca2:	b111      	cbz	r1, 8006caa <_reclaim_reent+0x6e>
 8006ca4:	4620      	mov	r0, r4
 8006ca6:	f000 f859 	bl	8006d5c <_free_r>
 8006caa:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006cac:	b111      	cbz	r1, 8006cb4 <_reclaim_reent+0x78>
 8006cae:	4620      	mov	r0, r4
 8006cb0:	f000 f854 	bl	8006d5c <_free_r>
 8006cb4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006cb6:	b111      	cbz	r1, 8006cbe <_reclaim_reent+0x82>
 8006cb8:	4620      	mov	r0, r4
 8006cba:	f000 f84f 	bl	8006d5c <_free_r>
 8006cbe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006cc0:	b111      	cbz	r1, 8006cc8 <_reclaim_reent+0x8c>
 8006cc2:	4620      	mov	r0, r4
 8006cc4:	f000 f84a 	bl	8006d5c <_free_r>
 8006cc8:	6a23      	ldr	r3, [r4, #32]
 8006cca:	b14b      	cbz	r3, 8006ce0 <_reclaim_reent+0xa4>
 8006ccc:	4620      	mov	r0, r4
 8006cce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006cd2:	4718      	bx	r3
 8006cd4:	680e      	ldr	r6, [r1, #0]
 8006cd6:	4620      	mov	r0, r4
 8006cd8:	f000 f840 	bl	8006d5c <_free_r>
 8006cdc:	4631      	mov	r1, r6
 8006cde:	e7bb      	b.n	8006c58 <_reclaim_reent+0x1c>
 8006ce0:	bd70      	pop	{r4, r5, r6, pc}
 8006ce2:	bf00      	nop
 8006ce4:	20000018 	.word	0x20000018

08006ce8 <__errno>:
 8006ce8:	4b01      	ldr	r3, [pc, #4]	@ (8006cf0 <__errno+0x8>)
 8006cea:	6818      	ldr	r0, [r3, #0]
 8006cec:	4770      	bx	lr
 8006cee:	bf00      	nop
 8006cf0:	20000018 	.word	0x20000018

08006cf4 <__libc_init_array>:
 8006cf4:	b570      	push	{r4, r5, r6, lr}
 8006cf6:	2600      	movs	r6, #0
 8006cf8:	4d0c      	ldr	r5, [pc, #48]	@ (8006d2c <__libc_init_array+0x38>)
 8006cfa:	4c0d      	ldr	r4, [pc, #52]	@ (8006d30 <__libc_init_array+0x3c>)
 8006cfc:	1b64      	subs	r4, r4, r5
 8006cfe:	10a4      	asrs	r4, r4, #2
 8006d00:	42a6      	cmp	r6, r4
 8006d02:	d109      	bne.n	8006d18 <__libc_init_array+0x24>
 8006d04:	f000 fc78 	bl	80075f8 <_init>
 8006d08:	2600      	movs	r6, #0
 8006d0a:	4d0a      	ldr	r5, [pc, #40]	@ (8006d34 <__libc_init_array+0x40>)
 8006d0c:	4c0a      	ldr	r4, [pc, #40]	@ (8006d38 <__libc_init_array+0x44>)
 8006d0e:	1b64      	subs	r4, r4, r5
 8006d10:	10a4      	asrs	r4, r4, #2
 8006d12:	42a6      	cmp	r6, r4
 8006d14:	d105      	bne.n	8006d22 <__libc_init_array+0x2e>
 8006d16:	bd70      	pop	{r4, r5, r6, pc}
 8006d18:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d1c:	4798      	blx	r3
 8006d1e:	3601      	adds	r6, #1
 8006d20:	e7ee      	b.n	8006d00 <__libc_init_array+0xc>
 8006d22:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d26:	4798      	blx	r3
 8006d28:	3601      	adds	r6, #1
 8006d2a:	e7f2      	b.n	8006d12 <__libc_init_array+0x1e>
 8006d2c:	08008560 	.word	0x08008560
 8006d30:	08008560 	.word	0x08008560
 8006d34:	08008560 	.word	0x08008560
 8006d38:	08008564 	.word	0x08008564

08006d3c <__retarget_lock_acquire_recursive>:
 8006d3c:	4770      	bx	lr

08006d3e <__retarget_lock_release_recursive>:
 8006d3e:	4770      	bx	lr

08006d40 <memcpy>:
 8006d40:	440a      	add	r2, r1
 8006d42:	4291      	cmp	r1, r2
 8006d44:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d48:	d100      	bne.n	8006d4c <memcpy+0xc>
 8006d4a:	4770      	bx	lr
 8006d4c:	b510      	push	{r4, lr}
 8006d4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d52:	4291      	cmp	r1, r2
 8006d54:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d58:	d1f9      	bne.n	8006d4e <memcpy+0xe>
 8006d5a:	bd10      	pop	{r4, pc}

08006d5c <_free_r>:
 8006d5c:	b538      	push	{r3, r4, r5, lr}
 8006d5e:	4605      	mov	r5, r0
 8006d60:	2900      	cmp	r1, #0
 8006d62:	d040      	beq.n	8006de6 <_free_r+0x8a>
 8006d64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d68:	1f0c      	subs	r4, r1, #4
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	bfb8      	it	lt
 8006d6e:	18e4      	addlt	r4, r4, r3
 8006d70:	f000 f8de 	bl	8006f30 <__malloc_lock>
 8006d74:	4a1c      	ldr	r2, [pc, #112]	@ (8006de8 <_free_r+0x8c>)
 8006d76:	6813      	ldr	r3, [r2, #0]
 8006d78:	b933      	cbnz	r3, 8006d88 <_free_r+0x2c>
 8006d7a:	6063      	str	r3, [r4, #4]
 8006d7c:	6014      	str	r4, [r2, #0]
 8006d7e:	4628      	mov	r0, r5
 8006d80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d84:	f000 b8da 	b.w	8006f3c <__malloc_unlock>
 8006d88:	42a3      	cmp	r3, r4
 8006d8a:	d908      	bls.n	8006d9e <_free_r+0x42>
 8006d8c:	6820      	ldr	r0, [r4, #0]
 8006d8e:	1821      	adds	r1, r4, r0
 8006d90:	428b      	cmp	r3, r1
 8006d92:	bf01      	itttt	eq
 8006d94:	6819      	ldreq	r1, [r3, #0]
 8006d96:	685b      	ldreq	r3, [r3, #4]
 8006d98:	1809      	addeq	r1, r1, r0
 8006d9a:	6021      	streq	r1, [r4, #0]
 8006d9c:	e7ed      	b.n	8006d7a <_free_r+0x1e>
 8006d9e:	461a      	mov	r2, r3
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	b10b      	cbz	r3, 8006da8 <_free_r+0x4c>
 8006da4:	42a3      	cmp	r3, r4
 8006da6:	d9fa      	bls.n	8006d9e <_free_r+0x42>
 8006da8:	6811      	ldr	r1, [r2, #0]
 8006daa:	1850      	adds	r0, r2, r1
 8006dac:	42a0      	cmp	r0, r4
 8006dae:	d10b      	bne.n	8006dc8 <_free_r+0x6c>
 8006db0:	6820      	ldr	r0, [r4, #0]
 8006db2:	4401      	add	r1, r0
 8006db4:	1850      	adds	r0, r2, r1
 8006db6:	4283      	cmp	r3, r0
 8006db8:	6011      	str	r1, [r2, #0]
 8006dba:	d1e0      	bne.n	8006d7e <_free_r+0x22>
 8006dbc:	6818      	ldr	r0, [r3, #0]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	4408      	add	r0, r1
 8006dc2:	6010      	str	r0, [r2, #0]
 8006dc4:	6053      	str	r3, [r2, #4]
 8006dc6:	e7da      	b.n	8006d7e <_free_r+0x22>
 8006dc8:	d902      	bls.n	8006dd0 <_free_r+0x74>
 8006dca:	230c      	movs	r3, #12
 8006dcc:	602b      	str	r3, [r5, #0]
 8006dce:	e7d6      	b.n	8006d7e <_free_r+0x22>
 8006dd0:	6820      	ldr	r0, [r4, #0]
 8006dd2:	1821      	adds	r1, r4, r0
 8006dd4:	428b      	cmp	r3, r1
 8006dd6:	bf01      	itttt	eq
 8006dd8:	6819      	ldreq	r1, [r3, #0]
 8006dda:	685b      	ldreq	r3, [r3, #4]
 8006ddc:	1809      	addeq	r1, r1, r0
 8006dde:	6021      	streq	r1, [r4, #0]
 8006de0:	6063      	str	r3, [r4, #4]
 8006de2:	6054      	str	r4, [r2, #4]
 8006de4:	e7cb      	b.n	8006d7e <_free_r+0x22>
 8006de6:	bd38      	pop	{r3, r4, r5, pc}
 8006de8:	200022fc 	.word	0x200022fc

08006dec <sbrk_aligned>:
 8006dec:	b570      	push	{r4, r5, r6, lr}
 8006dee:	4e0f      	ldr	r6, [pc, #60]	@ (8006e2c <sbrk_aligned+0x40>)
 8006df0:	460c      	mov	r4, r1
 8006df2:	6831      	ldr	r1, [r6, #0]
 8006df4:	4605      	mov	r5, r0
 8006df6:	b911      	cbnz	r1, 8006dfe <sbrk_aligned+0x12>
 8006df8:	f000 fbaa 	bl	8007550 <_sbrk_r>
 8006dfc:	6030      	str	r0, [r6, #0]
 8006dfe:	4621      	mov	r1, r4
 8006e00:	4628      	mov	r0, r5
 8006e02:	f000 fba5 	bl	8007550 <_sbrk_r>
 8006e06:	1c43      	adds	r3, r0, #1
 8006e08:	d103      	bne.n	8006e12 <sbrk_aligned+0x26>
 8006e0a:	f04f 34ff 	mov.w	r4, #4294967295
 8006e0e:	4620      	mov	r0, r4
 8006e10:	bd70      	pop	{r4, r5, r6, pc}
 8006e12:	1cc4      	adds	r4, r0, #3
 8006e14:	f024 0403 	bic.w	r4, r4, #3
 8006e18:	42a0      	cmp	r0, r4
 8006e1a:	d0f8      	beq.n	8006e0e <sbrk_aligned+0x22>
 8006e1c:	1a21      	subs	r1, r4, r0
 8006e1e:	4628      	mov	r0, r5
 8006e20:	f000 fb96 	bl	8007550 <_sbrk_r>
 8006e24:	3001      	adds	r0, #1
 8006e26:	d1f2      	bne.n	8006e0e <sbrk_aligned+0x22>
 8006e28:	e7ef      	b.n	8006e0a <sbrk_aligned+0x1e>
 8006e2a:	bf00      	nop
 8006e2c:	200022f8 	.word	0x200022f8

08006e30 <_malloc_r>:
 8006e30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e34:	1ccd      	adds	r5, r1, #3
 8006e36:	f025 0503 	bic.w	r5, r5, #3
 8006e3a:	3508      	adds	r5, #8
 8006e3c:	2d0c      	cmp	r5, #12
 8006e3e:	bf38      	it	cc
 8006e40:	250c      	movcc	r5, #12
 8006e42:	2d00      	cmp	r5, #0
 8006e44:	4606      	mov	r6, r0
 8006e46:	db01      	blt.n	8006e4c <_malloc_r+0x1c>
 8006e48:	42a9      	cmp	r1, r5
 8006e4a:	d904      	bls.n	8006e56 <_malloc_r+0x26>
 8006e4c:	230c      	movs	r3, #12
 8006e4e:	6033      	str	r3, [r6, #0]
 8006e50:	2000      	movs	r0, #0
 8006e52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006f2c <_malloc_r+0xfc>
 8006e5a:	f000 f869 	bl	8006f30 <__malloc_lock>
 8006e5e:	f8d8 3000 	ldr.w	r3, [r8]
 8006e62:	461c      	mov	r4, r3
 8006e64:	bb44      	cbnz	r4, 8006eb8 <_malloc_r+0x88>
 8006e66:	4629      	mov	r1, r5
 8006e68:	4630      	mov	r0, r6
 8006e6a:	f7ff ffbf 	bl	8006dec <sbrk_aligned>
 8006e6e:	1c43      	adds	r3, r0, #1
 8006e70:	4604      	mov	r4, r0
 8006e72:	d158      	bne.n	8006f26 <_malloc_r+0xf6>
 8006e74:	f8d8 4000 	ldr.w	r4, [r8]
 8006e78:	4627      	mov	r7, r4
 8006e7a:	2f00      	cmp	r7, #0
 8006e7c:	d143      	bne.n	8006f06 <_malloc_r+0xd6>
 8006e7e:	2c00      	cmp	r4, #0
 8006e80:	d04b      	beq.n	8006f1a <_malloc_r+0xea>
 8006e82:	6823      	ldr	r3, [r4, #0]
 8006e84:	4639      	mov	r1, r7
 8006e86:	4630      	mov	r0, r6
 8006e88:	eb04 0903 	add.w	r9, r4, r3
 8006e8c:	f000 fb60 	bl	8007550 <_sbrk_r>
 8006e90:	4581      	cmp	r9, r0
 8006e92:	d142      	bne.n	8006f1a <_malloc_r+0xea>
 8006e94:	6821      	ldr	r1, [r4, #0]
 8006e96:	4630      	mov	r0, r6
 8006e98:	1a6d      	subs	r5, r5, r1
 8006e9a:	4629      	mov	r1, r5
 8006e9c:	f7ff ffa6 	bl	8006dec <sbrk_aligned>
 8006ea0:	3001      	adds	r0, #1
 8006ea2:	d03a      	beq.n	8006f1a <_malloc_r+0xea>
 8006ea4:	6823      	ldr	r3, [r4, #0]
 8006ea6:	442b      	add	r3, r5
 8006ea8:	6023      	str	r3, [r4, #0]
 8006eaa:	f8d8 3000 	ldr.w	r3, [r8]
 8006eae:	685a      	ldr	r2, [r3, #4]
 8006eb0:	bb62      	cbnz	r2, 8006f0c <_malloc_r+0xdc>
 8006eb2:	f8c8 7000 	str.w	r7, [r8]
 8006eb6:	e00f      	b.n	8006ed8 <_malloc_r+0xa8>
 8006eb8:	6822      	ldr	r2, [r4, #0]
 8006eba:	1b52      	subs	r2, r2, r5
 8006ebc:	d420      	bmi.n	8006f00 <_malloc_r+0xd0>
 8006ebe:	2a0b      	cmp	r2, #11
 8006ec0:	d917      	bls.n	8006ef2 <_malloc_r+0xc2>
 8006ec2:	1961      	adds	r1, r4, r5
 8006ec4:	42a3      	cmp	r3, r4
 8006ec6:	6025      	str	r5, [r4, #0]
 8006ec8:	bf18      	it	ne
 8006eca:	6059      	strne	r1, [r3, #4]
 8006ecc:	6863      	ldr	r3, [r4, #4]
 8006ece:	bf08      	it	eq
 8006ed0:	f8c8 1000 	streq.w	r1, [r8]
 8006ed4:	5162      	str	r2, [r4, r5]
 8006ed6:	604b      	str	r3, [r1, #4]
 8006ed8:	4630      	mov	r0, r6
 8006eda:	f000 f82f 	bl	8006f3c <__malloc_unlock>
 8006ede:	f104 000b 	add.w	r0, r4, #11
 8006ee2:	1d23      	adds	r3, r4, #4
 8006ee4:	f020 0007 	bic.w	r0, r0, #7
 8006ee8:	1ac2      	subs	r2, r0, r3
 8006eea:	bf1c      	itt	ne
 8006eec:	1a1b      	subne	r3, r3, r0
 8006eee:	50a3      	strne	r3, [r4, r2]
 8006ef0:	e7af      	b.n	8006e52 <_malloc_r+0x22>
 8006ef2:	6862      	ldr	r2, [r4, #4]
 8006ef4:	42a3      	cmp	r3, r4
 8006ef6:	bf0c      	ite	eq
 8006ef8:	f8c8 2000 	streq.w	r2, [r8]
 8006efc:	605a      	strne	r2, [r3, #4]
 8006efe:	e7eb      	b.n	8006ed8 <_malloc_r+0xa8>
 8006f00:	4623      	mov	r3, r4
 8006f02:	6864      	ldr	r4, [r4, #4]
 8006f04:	e7ae      	b.n	8006e64 <_malloc_r+0x34>
 8006f06:	463c      	mov	r4, r7
 8006f08:	687f      	ldr	r7, [r7, #4]
 8006f0a:	e7b6      	b.n	8006e7a <_malloc_r+0x4a>
 8006f0c:	461a      	mov	r2, r3
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	42a3      	cmp	r3, r4
 8006f12:	d1fb      	bne.n	8006f0c <_malloc_r+0xdc>
 8006f14:	2300      	movs	r3, #0
 8006f16:	6053      	str	r3, [r2, #4]
 8006f18:	e7de      	b.n	8006ed8 <_malloc_r+0xa8>
 8006f1a:	230c      	movs	r3, #12
 8006f1c:	4630      	mov	r0, r6
 8006f1e:	6033      	str	r3, [r6, #0]
 8006f20:	f000 f80c 	bl	8006f3c <__malloc_unlock>
 8006f24:	e794      	b.n	8006e50 <_malloc_r+0x20>
 8006f26:	6005      	str	r5, [r0, #0]
 8006f28:	e7d6      	b.n	8006ed8 <_malloc_r+0xa8>
 8006f2a:	bf00      	nop
 8006f2c:	200022fc 	.word	0x200022fc

08006f30 <__malloc_lock>:
 8006f30:	4801      	ldr	r0, [pc, #4]	@ (8006f38 <__malloc_lock+0x8>)
 8006f32:	f7ff bf03 	b.w	8006d3c <__retarget_lock_acquire_recursive>
 8006f36:	bf00      	nop
 8006f38:	200022f4 	.word	0x200022f4

08006f3c <__malloc_unlock>:
 8006f3c:	4801      	ldr	r0, [pc, #4]	@ (8006f44 <__malloc_unlock+0x8>)
 8006f3e:	f7ff befe 	b.w	8006d3e <__retarget_lock_release_recursive>
 8006f42:	bf00      	nop
 8006f44:	200022f4 	.word	0x200022f4

08006f48 <__ssputs_r>:
 8006f48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f4c:	461f      	mov	r7, r3
 8006f4e:	688e      	ldr	r6, [r1, #8]
 8006f50:	4682      	mov	sl, r0
 8006f52:	42be      	cmp	r6, r7
 8006f54:	460c      	mov	r4, r1
 8006f56:	4690      	mov	r8, r2
 8006f58:	680b      	ldr	r3, [r1, #0]
 8006f5a:	d82d      	bhi.n	8006fb8 <__ssputs_r+0x70>
 8006f5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f60:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006f64:	d026      	beq.n	8006fb4 <__ssputs_r+0x6c>
 8006f66:	6965      	ldr	r5, [r4, #20]
 8006f68:	6909      	ldr	r1, [r1, #16]
 8006f6a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006f6e:	eba3 0901 	sub.w	r9, r3, r1
 8006f72:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006f76:	1c7b      	adds	r3, r7, #1
 8006f78:	444b      	add	r3, r9
 8006f7a:	106d      	asrs	r5, r5, #1
 8006f7c:	429d      	cmp	r5, r3
 8006f7e:	bf38      	it	cc
 8006f80:	461d      	movcc	r5, r3
 8006f82:	0553      	lsls	r3, r2, #21
 8006f84:	d527      	bpl.n	8006fd6 <__ssputs_r+0x8e>
 8006f86:	4629      	mov	r1, r5
 8006f88:	f7ff ff52 	bl	8006e30 <_malloc_r>
 8006f8c:	4606      	mov	r6, r0
 8006f8e:	b360      	cbz	r0, 8006fea <__ssputs_r+0xa2>
 8006f90:	464a      	mov	r2, r9
 8006f92:	6921      	ldr	r1, [r4, #16]
 8006f94:	f7ff fed4 	bl	8006d40 <memcpy>
 8006f98:	89a3      	ldrh	r3, [r4, #12]
 8006f9a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006f9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fa2:	81a3      	strh	r3, [r4, #12]
 8006fa4:	6126      	str	r6, [r4, #16]
 8006fa6:	444e      	add	r6, r9
 8006fa8:	6026      	str	r6, [r4, #0]
 8006faa:	463e      	mov	r6, r7
 8006fac:	6165      	str	r5, [r4, #20]
 8006fae:	eba5 0509 	sub.w	r5, r5, r9
 8006fb2:	60a5      	str	r5, [r4, #8]
 8006fb4:	42be      	cmp	r6, r7
 8006fb6:	d900      	bls.n	8006fba <__ssputs_r+0x72>
 8006fb8:	463e      	mov	r6, r7
 8006fba:	4632      	mov	r2, r6
 8006fbc:	4641      	mov	r1, r8
 8006fbe:	6820      	ldr	r0, [r4, #0]
 8006fc0:	f000 faac 	bl	800751c <memmove>
 8006fc4:	2000      	movs	r0, #0
 8006fc6:	68a3      	ldr	r3, [r4, #8]
 8006fc8:	1b9b      	subs	r3, r3, r6
 8006fca:	60a3      	str	r3, [r4, #8]
 8006fcc:	6823      	ldr	r3, [r4, #0]
 8006fce:	4433      	add	r3, r6
 8006fd0:	6023      	str	r3, [r4, #0]
 8006fd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fd6:	462a      	mov	r2, r5
 8006fd8:	f000 fad8 	bl	800758c <_realloc_r>
 8006fdc:	4606      	mov	r6, r0
 8006fde:	2800      	cmp	r0, #0
 8006fe0:	d1e0      	bne.n	8006fa4 <__ssputs_r+0x5c>
 8006fe2:	4650      	mov	r0, sl
 8006fe4:	6921      	ldr	r1, [r4, #16]
 8006fe6:	f7ff feb9 	bl	8006d5c <_free_r>
 8006fea:	230c      	movs	r3, #12
 8006fec:	f8ca 3000 	str.w	r3, [sl]
 8006ff0:	89a3      	ldrh	r3, [r4, #12]
 8006ff2:	f04f 30ff 	mov.w	r0, #4294967295
 8006ff6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ffa:	81a3      	strh	r3, [r4, #12]
 8006ffc:	e7e9      	b.n	8006fd2 <__ssputs_r+0x8a>
	...

08007000 <_svfiprintf_r>:
 8007000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007004:	4698      	mov	r8, r3
 8007006:	898b      	ldrh	r3, [r1, #12]
 8007008:	4607      	mov	r7, r0
 800700a:	061b      	lsls	r3, r3, #24
 800700c:	460d      	mov	r5, r1
 800700e:	4614      	mov	r4, r2
 8007010:	b09d      	sub	sp, #116	@ 0x74
 8007012:	d510      	bpl.n	8007036 <_svfiprintf_r+0x36>
 8007014:	690b      	ldr	r3, [r1, #16]
 8007016:	b973      	cbnz	r3, 8007036 <_svfiprintf_r+0x36>
 8007018:	2140      	movs	r1, #64	@ 0x40
 800701a:	f7ff ff09 	bl	8006e30 <_malloc_r>
 800701e:	6028      	str	r0, [r5, #0]
 8007020:	6128      	str	r0, [r5, #16]
 8007022:	b930      	cbnz	r0, 8007032 <_svfiprintf_r+0x32>
 8007024:	230c      	movs	r3, #12
 8007026:	603b      	str	r3, [r7, #0]
 8007028:	f04f 30ff 	mov.w	r0, #4294967295
 800702c:	b01d      	add	sp, #116	@ 0x74
 800702e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007032:	2340      	movs	r3, #64	@ 0x40
 8007034:	616b      	str	r3, [r5, #20]
 8007036:	2300      	movs	r3, #0
 8007038:	9309      	str	r3, [sp, #36]	@ 0x24
 800703a:	2320      	movs	r3, #32
 800703c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007040:	2330      	movs	r3, #48	@ 0x30
 8007042:	f04f 0901 	mov.w	r9, #1
 8007046:	f8cd 800c 	str.w	r8, [sp, #12]
 800704a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80071e4 <_svfiprintf_r+0x1e4>
 800704e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007052:	4623      	mov	r3, r4
 8007054:	469a      	mov	sl, r3
 8007056:	f813 2b01 	ldrb.w	r2, [r3], #1
 800705a:	b10a      	cbz	r2, 8007060 <_svfiprintf_r+0x60>
 800705c:	2a25      	cmp	r2, #37	@ 0x25
 800705e:	d1f9      	bne.n	8007054 <_svfiprintf_r+0x54>
 8007060:	ebba 0b04 	subs.w	fp, sl, r4
 8007064:	d00b      	beq.n	800707e <_svfiprintf_r+0x7e>
 8007066:	465b      	mov	r3, fp
 8007068:	4622      	mov	r2, r4
 800706a:	4629      	mov	r1, r5
 800706c:	4638      	mov	r0, r7
 800706e:	f7ff ff6b 	bl	8006f48 <__ssputs_r>
 8007072:	3001      	adds	r0, #1
 8007074:	f000 80a7 	beq.w	80071c6 <_svfiprintf_r+0x1c6>
 8007078:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800707a:	445a      	add	r2, fp
 800707c:	9209      	str	r2, [sp, #36]	@ 0x24
 800707e:	f89a 3000 	ldrb.w	r3, [sl]
 8007082:	2b00      	cmp	r3, #0
 8007084:	f000 809f 	beq.w	80071c6 <_svfiprintf_r+0x1c6>
 8007088:	2300      	movs	r3, #0
 800708a:	f04f 32ff 	mov.w	r2, #4294967295
 800708e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007092:	f10a 0a01 	add.w	sl, sl, #1
 8007096:	9304      	str	r3, [sp, #16]
 8007098:	9307      	str	r3, [sp, #28]
 800709a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800709e:	931a      	str	r3, [sp, #104]	@ 0x68
 80070a0:	4654      	mov	r4, sl
 80070a2:	2205      	movs	r2, #5
 80070a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070a8:	484e      	ldr	r0, [pc, #312]	@ (80071e4 <_svfiprintf_r+0x1e4>)
 80070aa:	f000 fa61 	bl	8007570 <memchr>
 80070ae:	9a04      	ldr	r2, [sp, #16]
 80070b0:	b9d8      	cbnz	r0, 80070ea <_svfiprintf_r+0xea>
 80070b2:	06d0      	lsls	r0, r2, #27
 80070b4:	bf44      	itt	mi
 80070b6:	2320      	movmi	r3, #32
 80070b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80070bc:	0711      	lsls	r1, r2, #28
 80070be:	bf44      	itt	mi
 80070c0:	232b      	movmi	r3, #43	@ 0x2b
 80070c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80070c6:	f89a 3000 	ldrb.w	r3, [sl]
 80070ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80070cc:	d015      	beq.n	80070fa <_svfiprintf_r+0xfa>
 80070ce:	4654      	mov	r4, sl
 80070d0:	2000      	movs	r0, #0
 80070d2:	f04f 0c0a 	mov.w	ip, #10
 80070d6:	9a07      	ldr	r2, [sp, #28]
 80070d8:	4621      	mov	r1, r4
 80070da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80070de:	3b30      	subs	r3, #48	@ 0x30
 80070e0:	2b09      	cmp	r3, #9
 80070e2:	d94b      	bls.n	800717c <_svfiprintf_r+0x17c>
 80070e4:	b1b0      	cbz	r0, 8007114 <_svfiprintf_r+0x114>
 80070e6:	9207      	str	r2, [sp, #28]
 80070e8:	e014      	b.n	8007114 <_svfiprintf_r+0x114>
 80070ea:	eba0 0308 	sub.w	r3, r0, r8
 80070ee:	fa09 f303 	lsl.w	r3, r9, r3
 80070f2:	4313      	orrs	r3, r2
 80070f4:	46a2      	mov	sl, r4
 80070f6:	9304      	str	r3, [sp, #16]
 80070f8:	e7d2      	b.n	80070a0 <_svfiprintf_r+0xa0>
 80070fa:	9b03      	ldr	r3, [sp, #12]
 80070fc:	1d19      	adds	r1, r3, #4
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	9103      	str	r1, [sp, #12]
 8007102:	2b00      	cmp	r3, #0
 8007104:	bfbb      	ittet	lt
 8007106:	425b      	neglt	r3, r3
 8007108:	f042 0202 	orrlt.w	r2, r2, #2
 800710c:	9307      	strge	r3, [sp, #28]
 800710e:	9307      	strlt	r3, [sp, #28]
 8007110:	bfb8      	it	lt
 8007112:	9204      	strlt	r2, [sp, #16]
 8007114:	7823      	ldrb	r3, [r4, #0]
 8007116:	2b2e      	cmp	r3, #46	@ 0x2e
 8007118:	d10a      	bne.n	8007130 <_svfiprintf_r+0x130>
 800711a:	7863      	ldrb	r3, [r4, #1]
 800711c:	2b2a      	cmp	r3, #42	@ 0x2a
 800711e:	d132      	bne.n	8007186 <_svfiprintf_r+0x186>
 8007120:	9b03      	ldr	r3, [sp, #12]
 8007122:	3402      	adds	r4, #2
 8007124:	1d1a      	adds	r2, r3, #4
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	9203      	str	r2, [sp, #12]
 800712a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800712e:	9305      	str	r3, [sp, #20]
 8007130:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80071e8 <_svfiprintf_r+0x1e8>
 8007134:	2203      	movs	r2, #3
 8007136:	4650      	mov	r0, sl
 8007138:	7821      	ldrb	r1, [r4, #0]
 800713a:	f000 fa19 	bl	8007570 <memchr>
 800713e:	b138      	cbz	r0, 8007150 <_svfiprintf_r+0x150>
 8007140:	2240      	movs	r2, #64	@ 0x40
 8007142:	9b04      	ldr	r3, [sp, #16]
 8007144:	eba0 000a 	sub.w	r0, r0, sl
 8007148:	4082      	lsls	r2, r0
 800714a:	4313      	orrs	r3, r2
 800714c:	3401      	adds	r4, #1
 800714e:	9304      	str	r3, [sp, #16]
 8007150:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007154:	2206      	movs	r2, #6
 8007156:	4825      	ldr	r0, [pc, #148]	@ (80071ec <_svfiprintf_r+0x1ec>)
 8007158:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800715c:	f000 fa08 	bl	8007570 <memchr>
 8007160:	2800      	cmp	r0, #0
 8007162:	d036      	beq.n	80071d2 <_svfiprintf_r+0x1d2>
 8007164:	4b22      	ldr	r3, [pc, #136]	@ (80071f0 <_svfiprintf_r+0x1f0>)
 8007166:	bb1b      	cbnz	r3, 80071b0 <_svfiprintf_r+0x1b0>
 8007168:	9b03      	ldr	r3, [sp, #12]
 800716a:	3307      	adds	r3, #7
 800716c:	f023 0307 	bic.w	r3, r3, #7
 8007170:	3308      	adds	r3, #8
 8007172:	9303      	str	r3, [sp, #12]
 8007174:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007176:	4433      	add	r3, r6
 8007178:	9309      	str	r3, [sp, #36]	@ 0x24
 800717a:	e76a      	b.n	8007052 <_svfiprintf_r+0x52>
 800717c:	460c      	mov	r4, r1
 800717e:	2001      	movs	r0, #1
 8007180:	fb0c 3202 	mla	r2, ip, r2, r3
 8007184:	e7a8      	b.n	80070d8 <_svfiprintf_r+0xd8>
 8007186:	2300      	movs	r3, #0
 8007188:	f04f 0c0a 	mov.w	ip, #10
 800718c:	4619      	mov	r1, r3
 800718e:	3401      	adds	r4, #1
 8007190:	9305      	str	r3, [sp, #20]
 8007192:	4620      	mov	r0, r4
 8007194:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007198:	3a30      	subs	r2, #48	@ 0x30
 800719a:	2a09      	cmp	r2, #9
 800719c:	d903      	bls.n	80071a6 <_svfiprintf_r+0x1a6>
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d0c6      	beq.n	8007130 <_svfiprintf_r+0x130>
 80071a2:	9105      	str	r1, [sp, #20]
 80071a4:	e7c4      	b.n	8007130 <_svfiprintf_r+0x130>
 80071a6:	4604      	mov	r4, r0
 80071a8:	2301      	movs	r3, #1
 80071aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80071ae:	e7f0      	b.n	8007192 <_svfiprintf_r+0x192>
 80071b0:	ab03      	add	r3, sp, #12
 80071b2:	9300      	str	r3, [sp, #0]
 80071b4:	462a      	mov	r2, r5
 80071b6:	4638      	mov	r0, r7
 80071b8:	4b0e      	ldr	r3, [pc, #56]	@ (80071f4 <_svfiprintf_r+0x1f4>)
 80071ba:	a904      	add	r1, sp, #16
 80071bc:	f3af 8000 	nop.w
 80071c0:	1c42      	adds	r2, r0, #1
 80071c2:	4606      	mov	r6, r0
 80071c4:	d1d6      	bne.n	8007174 <_svfiprintf_r+0x174>
 80071c6:	89ab      	ldrh	r3, [r5, #12]
 80071c8:	065b      	lsls	r3, r3, #25
 80071ca:	f53f af2d 	bmi.w	8007028 <_svfiprintf_r+0x28>
 80071ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80071d0:	e72c      	b.n	800702c <_svfiprintf_r+0x2c>
 80071d2:	ab03      	add	r3, sp, #12
 80071d4:	9300      	str	r3, [sp, #0]
 80071d6:	462a      	mov	r2, r5
 80071d8:	4638      	mov	r0, r7
 80071da:	4b06      	ldr	r3, [pc, #24]	@ (80071f4 <_svfiprintf_r+0x1f4>)
 80071dc:	a904      	add	r1, sp, #16
 80071de:	f000 f87d 	bl	80072dc <_printf_i>
 80071e2:	e7ed      	b.n	80071c0 <_svfiprintf_r+0x1c0>
 80071e4:	0800852a 	.word	0x0800852a
 80071e8:	08008530 	.word	0x08008530
 80071ec:	08008534 	.word	0x08008534
 80071f0:	00000000 	.word	0x00000000
 80071f4:	08006f49 	.word	0x08006f49

080071f8 <_printf_common>:
 80071f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071fc:	4616      	mov	r6, r2
 80071fe:	4698      	mov	r8, r3
 8007200:	688a      	ldr	r2, [r1, #8]
 8007202:	690b      	ldr	r3, [r1, #16]
 8007204:	4607      	mov	r7, r0
 8007206:	4293      	cmp	r3, r2
 8007208:	bfb8      	it	lt
 800720a:	4613      	movlt	r3, r2
 800720c:	6033      	str	r3, [r6, #0]
 800720e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007212:	460c      	mov	r4, r1
 8007214:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007218:	b10a      	cbz	r2, 800721e <_printf_common+0x26>
 800721a:	3301      	adds	r3, #1
 800721c:	6033      	str	r3, [r6, #0]
 800721e:	6823      	ldr	r3, [r4, #0]
 8007220:	0699      	lsls	r1, r3, #26
 8007222:	bf42      	ittt	mi
 8007224:	6833      	ldrmi	r3, [r6, #0]
 8007226:	3302      	addmi	r3, #2
 8007228:	6033      	strmi	r3, [r6, #0]
 800722a:	6825      	ldr	r5, [r4, #0]
 800722c:	f015 0506 	ands.w	r5, r5, #6
 8007230:	d106      	bne.n	8007240 <_printf_common+0x48>
 8007232:	f104 0a19 	add.w	sl, r4, #25
 8007236:	68e3      	ldr	r3, [r4, #12]
 8007238:	6832      	ldr	r2, [r6, #0]
 800723a:	1a9b      	subs	r3, r3, r2
 800723c:	42ab      	cmp	r3, r5
 800723e:	dc2b      	bgt.n	8007298 <_printf_common+0xa0>
 8007240:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007244:	6822      	ldr	r2, [r4, #0]
 8007246:	3b00      	subs	r3, #0
 8007248:	bf18      	it	ne
 800724a:	2301      	movne	r3, #1
 800724c:	0692      	lsls	r2, r2, #26
 800724e:	d430      	bmi.n	80072b2 <_printf_common+0xba>
 8007250:	4641      	mov	r1, r8
 8007252:	4638      	mov	r0, r7
 8007254:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007258:	47c8      	blx	r9
 800725a:	3001      	adds	r0, #1
 800725c:	d023      	beq.n	80072a6 <_printf_common+0xae>
 800725e:	6823      	ldr	r3, [r4, #0]
 8007260:	6922      	ldr	r2, [r4, #16]
 8007262:	f003 0306 	and.w	r3, r3, #6
 8007266:	2b04      	cmp	r3, #4
 8007268:	bf14      	ite	ne
 800726a:	2500      	movne	r5, #0
 800726c:	6833      	ldreq	r3, [r6, #0]
 800726e:	f04f 0600 	mov.w	r6, #0
 8007272:	bf08      	it	eq
 8007274:	68e5      	ldreq	r5, [r4, #12]
 8007276:	f104 041a 	add.w	r4, r4, #26
 800727a:	bf08      	it	eq
 800727c:	1aed      	subeq	r5, r5, r3
 800727e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007282:	bf08      	it	eq
 8007284:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007288:	4293      	cmp	r3, r2
 800728a:	bfc4      	itt	gt
 800728c:	1a9b      	subgt	r3, r3, r2
 800728e:	18ed      	addgt	r5, r5, r3
 8007290:	42b5      	cmp	r5, r6
 8007292:	d11a      	bne.n	80072ca <_printf_common+0xd2>
 8007294:	2000      	movs	r0, #0
 8007296:	e008      	b.n	80072aa <_printf_common+0xb2>
 8007298:	2301      	movs	r3, #1
 800729a:	4652      	mov	r2, sl
 800729c:	4641      	mov	r1, r8
 800729e:	4638      	mov	r0, r7
 80072a0:	47c8      	blx	r9
 80072a2:	3001      	adds	r0, #1
 80072a4:	d103      	bne.n	80072ae <_printf_common+0xb6>
 80072a6:	f04f 30ff 	mov.w	r0, #4294967295
 80072aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072ae:	3501      	adds	r5, #1
 80072b0:	e7c1      	b.n	8007236 <_printf_common+0x3e>
 80072b2:	2030      	movs	r0, #48	@ 0x30
 80072b4:	18e1      	adds	r1, r4, r3
 80072b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80072ba:	1c5a      	adds	r2, r3, #1
 80072bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80072c0:	4422      	add	r2, r4
 80072c2:	3302      	adds	r3, #2
 80072c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80072c8:	e7c2      	b.n	8007250 <_printf_common+0x58>
 80072ca:	2301      	movs	r3, #1
 80072cc:	4622      	mov	r2, r4
 80072ce:	4641      	mov	r1, r8
 80072d0:	4638      	mov	r0, r7
 80072d2:	47c8      	blx	r9
 80072d4:	3001      	adds	r0, #1
 80072d6:	d0e6      	beq.n	80072a6 <_printf_common+0xae>
 80072d8:	3601      	adds	r6, #1
 80072da:	e7d9      	b.n	8007290 <_printf_common+0x98>

080072dc <_printf_i>:
 80072dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80072e0:	7e0f      	ldrb	r7, [r1, #24]
 80072e2:	4691      	mov	r9, r2
 80072e4:	2f78      	cmp	r7, #120	@ 0x78
 80072e6:	4680      	mov	r8, r0
 80072e8:	460c      	mov	r4, r1
 80072ea:	469a      	mov	sl, r3
 80072ec:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80072ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80072f2:	d807      	bhi.n	8007304 <_printf_i+0x28>
 80072f4:	2f62      	cmp	r7, #98	@ 0x62
 80072f6:	d80a      	bhi.n	800730e <_printf_i+0x32>
 80072f8:	2f00      	cmp	r7, #0
 80072fa:	f000 80d3 	beq.w	80074a4 <_printf_i+0x1c8>
 80072fe:	2f58      	cmp	r7, #88	@ 0x58
 8007300:	f000 80ba 	beq.w	8007478 <_printf_i+0x19c>
 8007304:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007308:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800730c:	e03a      	b.n	8007384 <_printf_i+0xa8>
 800730e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007312:	2b15      	cmp	r3, #21
 8007314:	d8f6      	bhi.n	8007304 <_printf_i+0x28>
 8007316:	a101      	add	r1, pc, #4	@ (adr r1, 800731c <_printf_i+0x40>)
 8007318:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800731c:	08007375 	.word	0x08007375
 8007320:	08007389 	.word	0x08007389
 8007324:	08007305 	.word	0x08007305
 8007328:	08007305 	.word	0x08007305
 800732c:	08007305 	.word	0x08007305
 8007330:	08007305 	.word	0x08007305
 8007334:	08007389 	.word	0x08007389
 8007338:	08007305 	.word	0x08007305
 800733c:	08007305 	.word	0x08007305
 8007340:	08007305 	.word	0x08007305
 8007344:	08007305 	.word	0x08007305
 8007348:	0800748b 	.word	0x0800748b
 800734c:	080073b3 	.word	0x080073b3
 8007350:	08007445 	.word	0x08007445
 8007354:	08007305 	.word	0x08007305
 8007358:	08007305 	.word	0x08007305
 800735c:	080074ad 	.word	0x080074ad
 8007360:	08007305 	.word	0x08007305
 8007364:	080073b3 	.word	0x080073b3
 8007368:	08007305 	.word	0x08007305
 800736c:	08007305 	.word	0x08007305
 8007370:	0800744d 	.word	0x0800744d
 8007374:	6833      	ldr	r3, [r6, #0]
 8007376:	1d1a      	adds	r2, r3, #4
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	6032      	str	r2, [r6, #0]
 800737c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007380:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007384:	2301      	movs	r3, #1
 8007386:	e09e      	b.n	80074c6 <_printf_i+0x1ea>
 8007388:	6833      	ldr	r3, [r6, #0]
 800738a:	6820      	ldr	r0, [r4, #0]
 800738c:	1d19      	adds	r1, r3, #4
 800738e:	6031      	str	r1, [r6, #0]
 8007390:	0606      	lsls	r6, r0, #24
 8007392:	d501      	bpl.n	8007398 <_printf_i+0xbc>
 8007394:	681d      	ldr	r5, [r3, #0]
 8007396:	e003      	b.n	80073a0 <_printf_i+0xc4>
 8007398:	0645      	lsls	r5, r0, #25
 800739a:	d5fb      	bpl.n	8007394 <_printf_i+0xb8>
 800739c:	f9b3 5000 	ldrsh.w	r5, [r3]
 80073a0:	2d00      	cmp	r5, #0
 80073a2:	da03      	bge.n	80073ac <_printf_i+0xd0>
 80073a4:	232d      	movs	r3, #45	@ 0x2d
 80073a6:	426d      	negs	r5, r5
 80073a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073ac:	230a      	movs	r3, #10
 80073ae:	4859      	ldr	r0, [pc, #356]	@ (8007514 <_printf_i+0x238>)
 80073b0:	e011      	b.n	80073d6 <_printf_i+0xfa>
 80073b2:	6821      	ldr	r1, [r4, #0]
 80073b4:	6833      	ldr	r3, [r6, #0]
 80073b6:	0608      	lsls	r0, r1, #24
 80073b8:	f853 5b04 	ldr.w	r5, [r3], #4
 80073bc:	d402      	bmi.n	80073c4 <_printf_i+0xe8>
 80073be:	0649      	lsls	r1, r1, #25
 80073c0:	bf48      	it	mi
 80073c2:	b2ad      	uxthmi	r5, r5
 80073c4:	2f6f      	cmp	r7, #111	@ 0x6f
 80073c6:	6033      	str	r3, [r6, #0]
 80073c8:	bf14      	ite	ne
 80073ca:	230a      	movne	r3, #10
 80073cc:	2308      	moveq	r3, #8
 80073ce:	4851      	ldr	r0, [pc, #324]	@ (8007514 <_printf_i+0x238>)
 80073d0:	2100      	movs	r1, #0
 80073d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80073d6:	6866      	ldr	r6, [r4, #4]
 80073d8:	2e00      	cmp	r6, #0
 80073da:	bfa8      	it	ge
 80073dc:	6821      	ldrge	r1, [r4, #0]
 80073de:	60a6      	str	r6, [r4, #8]
 80073e0:	bfa4      	itt	ge
 80073e2:	f021 0104 	bicge.w	r1, r1, #4
 80073e6:	6021      	strge	r1, [r4, #0]
 80073e8:	b90d      	cbnz	r5, 80073ee <_printf_i+0x112>
 80073ea:	2e00      	cmp	r6, #0
 80073ec:	d04b      	beq.n	8007486 <_printf_i+0x1aa>
 80073ee:	4616      	mov	r6, r2
 80073f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80073f4:	fb03 5711 	mls	r7, r3, r1, r5
 80073f8:	5dc7      	ldrb	r7, [r0, r7]
 80073fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80073fe:	462f      	mov	r7, r5
 8007400:	42bb      	cmp	r3, r7
 8007402:	460d      	mov	r5, r1
 8007404:	d9f4      	bls.n	80073f0 <_printf_i+0x114>
 8007406:	2b08      	cmp	r3, #8
 8007408:	d10b      	bne.n	8007422 <_printf_i+0x146>
 800740a:	6823      	ldr	r3, [r4, #0]
 800740c:	07df      	lsls	r7, r3, #31
 800740e:	d508      	bpl.n	8007422 <_printf_i+0x146>
 8007410:	6923      	ldr	r3, [r4, #16]
 8007412:	6861      	ldr	r1, [r4, #4]
 8007414:	4299      	cmp	r1, r3
 8007416:	bfde      	ittt	le
 8007418:	2330      	movle	r3, #48	@ 0x30
 800741a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800741e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007422:	1b92      	subs	r2, r2, r6
 8007424:	6122      	str	r2, [r4, #16]
 8007426:	464b      	mov	r3, r9
 8007428:	4621      	mov	r1, r4
 800742a:	4640      	mov	r0, r8
 800742c:	f8cd a000 	str.w	sl, [sp]
 8007430:	aa03      	add	r2, sp, #12
 8007432:	f7ff fee1 	bl	80071f8 <_printf_common>
 8007436:	3001      	adds	r0, #1
 8007438:	d14a      	bne.n	80074d0 <_printf_i+0x1f4>
 800743a:	f04f 30ff 	mov.w	r0, #4294967295
 800743e:	b004      	add	sp, #16
 8007440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007444:	6823      	ldr	r3, [r4, #0]
 8007446:	f043 0320 	orr.w	r3, r3, #32
 800744a:	6023      	str	r3, [r4, #0]
 800744c:	2778      	movs	r7, #120	@ 0x78
 800744e:	4832      	ldr	r0, [pc, #200]	@ (8007518 <_printf_i+0x23c>)
 8007450:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007454:	6823      	ldr	r3, [r4, #0]
 8007456:	6831      	ldr	r1, [r6, #0]
 8007458:	061f      	lsls	r7, r3, #24
 800745a:	f851 5b04 	ldr.w	r5, [r1], #4
 800745e:	d402      	bmi.n	8007466 <_printf_i+0x18a>
 8007460:	065f      	lsls	r7, r3, #25
 8007462:	bf48      	it	mi
 8007464:	b2ad      	uxthmi	r5, r5
 8007466:	6031      	str	r1, [r6, #0]
 8007468:	07d9      	lsls	r1, r3, #31
 800746a:	bf44      	itt	mi
 800746c:	f043 0320 	orrmi.w	r3, r3, #32
 8007470:	6023      	strmi	r3, [r4, #0]
 8007472:	b11d      	cbz	r5, 800747c <_printf_i+0x1a0>
 8007474:	2310      	movs	r3, #16
 8007476:	e7ab      	b.n	80073d0 <_printf_i+0xf4>
 8007478:	4826      	ldr	r0, [pc, #152]	@ (8007514 <_printf_i+0x238>)
 800747a:	e7e9      	b.n	8007450 <_printf_i+0x174>
 800747c:	6823      	ldr	r3, [r4, #0]
 800747e:	f023 0320 	bic.w	r3, r3, #32
 8007482:	6023      	str	r3, [r4, #0]
 8007484:	e7f6      	b.n	8007474 <_printf_i+0x198>
 8007486:	4616      	mov	r6, r2
 8007488:	e7bd      	b.n	8007406 <_printf_i+0x12a>
 800748a:	6833      	ldr	r3, [r6, #0]
 800748c:	6825      	ldr	r5, [r4, #0]
 800748e:	1d18      	adds	r0, r3, #4
 8007490:	6961      	ldr	r1, [r4, #20]
 8007492:	6030      	str	r0, [r6, #0]
 8007494:	062e      	lsls	r6, r5, #24
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	d501      	bpl.n	800749e <_printf_i+0x1c2>
 800749a:	6019      	str	r1, [r3, #0]
 800749c:	e002      	b.n	80074a4 <_printf_i+0x1c8>
 800749e:	0668      	lsls	r0, r5, #25
 80074a0:	d5fb      	bpl.n	800749a <_printf_i+0x1be>
 80074a2:	8019      	strh	r1, [r3, #0]
 80074a4:	2300      	movs	r3, #0
 80074a6:	4616      	mov	r6, r2
 80074a8:	6123      	str	r3, [r4, #16]
 80074aa:	e7bc      	b.n	8007426 <_printf_i+0x14a>
 80074ac:	6833      	ldr	r3, [r6, #0]
 80074ae:	2100      	movs	r1, #0
 80074b0:	1d1a      	adds	r2, r3, #4
 80074b2:	6032      	str	r2, [r6, #0]
 80074b4:	681e      	ldr	r6, [r3, #0]
 80074b6:	6862      	ldr	r2, [r4, #4]
 80074b8:	4630      	mov	r0, r6
 80074ba:	f000 f859 	bl	8007570 <memchr>
 80074be:	b108      	cbz	r0, 80074c4 <_printf_i+0x1e8>
 80074c0:	1b80      	subs	r0, r0, r6
 80074c2:	6060      	str	r0, [r4, #4]
 80074c4:	6863      	ldr	r3, [r4, #4]
 80074c6:	6123      	str	r3, [r4, #16]
 80074c8:	2300      	movs	r3, #0
 80074ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80074ce:	e7aa      	b.n	8007426 <_printf_i+0x14a>
 80074d0:	4632      	mov	r2, r6
 80074d2:	4649      	mov	r1, r9
 80074d4:	4640      	mov	r0, r8
 80074d6:	6923      	ldr	r3, [r4, #16]
 80074d8:	47d0      	blx	sl
 80074da:	3001      	adds	r0, #1
 80074dc:	d0ad      	beq.n	800743a <_printf_i+0x15e>
 80074de:	6823      	ldr	r3, [r4, #0]
 80074e0:	079b      	lsls	r3, r3, #30
 80074e2:	d413      	bmi.n	800750c <_printf_i+0x230>
 80074e4:	68e0      	ldr	r0, [r4, #12]
 80074e6:	9b03      	ldr	r3, [sp, #12]
 80074e8:	4298      	cmp	r0, r3
 80074ea:	bfb8      	it	lt
 80074ec:	4618      	movlt	r0, r3
 80074ee:	e7a6      	b.n	800743e <_printf_i+0x162>
 80074f0:	2301      	movs	r3, #1
 80074f2:	4632      	mov	r2, r6
 80074f4:	4649      	mov	r1, r9
 80074f6:	4640      	mov	r0, r8
 80074f8:	47d0      	blx	sl
 80074fa:	3001      	adds	r0, #1
 80074fc:	d09d      	beq.n	800743a <_printf_i+0x15e>
 80074fe:	3501      	adds	r5, #1
 8007500:	68e3      	ldr	r3, [r4, #12]
 8007502:	9903      	ldr	r1, [sp, #12]
 8007504:	1a5b      	subs	r3, r3, r1
 8007506:	42ab      	cmp	r3, r5
 8007508:	dcf2      	bgt.n	80074f0 <_printf_i+0x214>
 800750a:	e7eb      	b.n	80074e4 <_printf_i+0x208>
 800750c:	2500      	movs	r5, #0
 800750e:	f104 0619 	add.w	r6, r4, #25
 8007512:	e7f5      	b.n	8007500 <_printf_i+0x224>
 8007514:	0800853b 	.word	0x0800853b
 8007518:	0800854c 	.word	0x0800854c

0800751c <memmove>:
 800751c:	4288      	cmp	r0, r1
 800751e:	b510      	push	{r4, lr}
 8007520:	eb01 0402 	add.w	r4, r1, r2
 8007524:	d902      	bls.n	800752c <memmove+0x10>
 8007526:	4284      	cmp	r4, r0
 8007528:	4623      	mov	r3, r4
 800752a:	d807      	bhi.n	800753c <memmove+0x20>
 800752c:	1e43      	subs	r3, r0, #1
 800752e:	42a1      	cmp	r1, r4
 8007530:	d008      	beq.n	8007544 <memmove+0x28>
 8007532:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007536:	f803 2f01 	strb.w	r2, [r3, #1]!
 800753a:	e7f8      	b.n	800752e <memmove+0x12>
 800753c:	4601      	mov	r1, r0
 800753e:	4402      	add	r2, r0
 8007540:	428a      	cmp	r2, r1
 8007542:	d100      	bne.n	8007546 <memmove+0x2a>
 8007544:	bd10      	pop	{r4, pc}
 8007546:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800754a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800754e:	e7f7      	b.n	8007540 <memmove+0x24>

08007550 <_sbrk_r>:
 8007550:	b538      	push	{r3, r4, r5, lr}
 8007552:	2300      	movs	r3, #0
 8007554:	4d05      	ldr	r5, [pc, #20]	@ (800756c <_sbrk_r+0x1c>)
 8007556:	4604      	mov	r4, r0
 8007558:	4608      	mov	r0, r1
 800755a:	602b      	str	r3, [r5, #0]
 800755c:	f7f9 fe44 	bl	80011e8 <_sbrk>
 8007560:	1c43      	adds	r3, r0, #1
 8007562:	d102      	bne.n	800756a <_sbrk_r+0x1a>
 8007564:	682b      	ldr	r3, [r5, #0]
 8007566:	b103      	cbz	r3, 800756a <_sbrk_r+0x1a>
 8007568:	6023      	str	r3, [r4, #0]
 800756a:	bd38      	pop	{r3, r4, r5, pc}
 800756c:	200022f0 	.word	0x200022f0

08007570 <memchr>:
 8007570:	4603      	mov	r3, r0
 8007572:	b510      	push	{r4, lr}
 8007574:	b2c9      	uxtb	r1, r1
 8007576:	4402      	add	r2, r0
 8007578:	4293      	cmp	r3, r2
 800757a:	4618      	mov	r0, r3
 800757c:	d101      	bne.n	8007582 <memchr+0x12>
 800757e:	2000      	movs	r0, #0
 8007580:	e003      	b.n	800758a <memchr+0x1a>
 8007582:	7804      	ldrb	r4, [r0, #0]
 8007584:	3301      	adds	r3, #1
 8007586:	428c      	cmp	r4, r1
 8007588:	d1f6      	bne.n	8007578 <memchr+0x8>
 800758a:	bd10      	pop	{r4, pc}

0800758c <_realloc_r>:
 800758c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007590:	4680      	mov	r8, r0
 8007592:	4615      	mov	r5, r2
 8007594:	460c      	mov	r4, r1
 8007596:	b921      	cbnz	r1, 80075a2 <_realloc_r+0x16>
 8007598:	4611      	mov	r1, r2
 800759a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800759e:	f7ff bc47 	b.w	8006e30 <_malloc_r>
 80075a2:	b92a      	cbnz	r2, 80075b0 <_realloc_r+0x24>
 80075a4:	f7ff fbda 	bl	8006d5c <_free_r>
 80075a8:	2400      	movs	r4, #0
 80075aa:	4620      	mov	r0, r4
 80075ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075b0:	f000 f81a 	bl	80075e8 <_malloc_usable_size_r>
 80075b4:	4285      	cmp	r5, r0
 80075b6:	4606      	mov	r6, r0
 80075b8:	d802      	bhi.n	80075c0 <_realloc_r+0x34>
 80075ba:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80075be:	d8f4      	bhi.n	80075aa <_realloc_r+0x1e>
 80075c0:	4629      	mov	r1, r5
 80075c2:	4640      	mov	r0, r8
 80075c4:	f7ff fc34 	bl	8006e30 <_malloc_r>
 80075c8:	4607      	mov	r7, r0
 80075ca:	2800      	cmp	r0, #0
 80075cc:	d0ec      	beq.n	80075a8 <_realloc_r+0x1c>
 80075ce:	42b5      	cmp	r5, r6
 80075d0:	462a      	mov	r2, r5
 80075d2:	4621      	mov	r1, r4
 80075d4:	bf28      	it	cs
 80075d6:	4632      	movcs	r2, r6
 80075d8:	f7ff fbb2 	bl	8006d40 <memcpy>
 80075dc:	4621      	mov	r1, r4
 80075de:	4640      	mov	r0, r8
 80075e0:	f7ff fbbc 	bl	8006d5c <_free_r>
 80075e4:	463c      	mov	r4, r7
 80075e6:	e7e0      	b.n	80075aa <_realloc_r+0x1e>

080075e8 <_malloc_usable_size_r>:
 80075e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075ec:	1f18      	subs	r0, r3, #4
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	bfbc      	itt	lt
 80075f2:	580b      	ldrlt	r3, [r1, r0]
 80075f4:	18c0      	addlt	r0, r0, r3
 80075f6:	4770      	bx	lr

080075f8 <_init>:
 80075f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075fa:	bf00      	nop
 80075fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075fe:	bc08      	pop	{r3}
 8007600:	469e      	mov	lr, r3
 8007602:	4770      	bx	lr

08007604 <_fini>:
 8007604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007606:	bf00      	nop
 8007608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800760a:	bc08      	pop	{r3}
 800760c:	469e      	mov	lr, r3
 800760e:	4770      	bx	lr
