0.6
2018.3
Dec  7 2018
00:33:28
G:/My Drive/engineering/Digital Electronics/ichip/master_dma/master_dma/master_dma.sim/sim_1/behav/xsim/glbl.v,1544155480,verilog,,,,glbl,,,,,,,,
G:/My Drive/engineering/Digital Electronics/ichip/master_dma/master_dma/master_dma.srcs/sim_1/new/dma_tb.v,1740942254,verilog,,,,master_dma_tb,,,,,,,,
G:/My Drive/engineering/Digital Electronics/ichip/master_dma/master_dma/master_dma.srcs/sources_1/new/master_dma.v,1740940784,verilog,,G:/My Drive/engineering/Digital Electronics/ichip/master_dma/master_dma/master_dma.srcs/sim_1/new/dma_tb.v,,SYNC_FIFO;master_dma,,,,,,,,
