
STM32F401VE GPIO drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000108c  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001220  08001228  00002228  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001220  08001220  00002228  2**0
                  CONTENTS
  4 .ARM          00000000  08001220  08001220  00002228  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001220  08001228  00002228  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001220  08001220  00002220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001224  08001224  00002224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00002228  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000000  08001228  00003000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08001228  00003024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002228  2**0
                  CONTENTS, READONLY
 12 .debug_info   000029ed  00000000  00000000  00002258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000907  00000000  00000000  00004c45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000318  00000000  00000000  00005550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000023b  00000000  00000000  00005868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e34c  00000000  00000000  00005aa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002887  00000000  00000000  00013def  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005185b  00000000  00000000  00016676  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00067ed1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000c0c  00000000  00000000  00067f14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  00068b20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001208 	.word	0x08001208

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	08001208 	.word	0x08001208

080001d4 <stoplight_initialize>:
uint16_t rx_data;
uint32_t ms;
uint16_t state;

void stoplight_initialize(uint32_t type)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b0ac      	sub	sp, #176	@ 0xb0
 80001d8:	af00      	add	r7, sp, #0
 80001da:	6078      	str	r0, [r7, #4]
	if(type == STOPLIGHT_MASTER)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	2b01      	cmp	r3, #1
 80001e0:	d177      	bne.n	80002d2 <stoplight_initialize+0xfe>
	{
		RCC->AHB1ENR = RCC->AHB1ENR | 0x1;
 80001e2:	4b7e      	ldr	r3, [pc, #504]	@ (80003dc <stoplight_initialize+0x208>)
 80001e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001e6:	4a7d      	ldr	r2, [pc, #500]	@ (80003dc <stoplight_initialize+0x208>)
 80001e8:	f043 0301 	orr.w	r3, r3, #1
 80001ec:	6313      	str	r3, [r2, #48]	@ 0x30
		gpio_pin buttons;
		buttons.mode = GPIO_PIN_MODE_INPUT;
 80001ee:	2300      	movs	r3, #0
 80001f0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
		buttons.pull = GPIO_PIN_PULL_NONE;
 80001f4:	2300      	movs	r3, #0
 80001f6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		buttons.alternate_function = GPIO_PIN_ALTERNATE_FUNCTION_AF0_SYSTEM;
 80001fa:	2300      	movs	r3, #0
 80001fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		for(int i = 0; i < 4; i++)
 8000200:	2300      	movs	r3, #0
 8000202:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8000206:	e00e      	b.n	8000226 <stoplight_initialize+0x52>
		{
			buttons.pin = i;
 8000208:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800020c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			gpio_init(GPIOA, &buttons);
 8000210:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000214:	4619      	mov	r1, r3
 8000216:	4872      	ldr	r0, [pc, #456]	@ (80003e0 <stoplight_initialize+0x20c>)
 8000218:	f000 fa0c 	bl	8000634 <gpio_init>
		for(int i = 0; i < 4; i++)
 800021c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000220:	3301      	adds	r3, #1
 8000222:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8000226:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800022a:	2b03      	cmp	r3, #3
 800022c:	ddec      	ble.n	8000208 <stoplight_initialize+0x34>
		}
		gpio_pin spi;
		spi.mode = GPIO_PIN_MODE_ALT_FUNCTION;
 800022e:	2302      	movs	r3, #2
 8000230:	677b      	str	r3, [r7, #116]	@ 0x74
		spi.alternate_function = GPIO_PIN_ALTERNATE_FUNCTION_AF5_SPI1_2_3_4;
 8000232:	2305      	movs	r3, #5
 8000234:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
		for(int i = 4; i < 8; i++)
 8000238:	2304      	movs	r3, #4
 800023a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800023e:	e00d      	b.n	800025c <stoplight_initialize+0x88>
		{
			spi.pin = i;
 8000240:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000244:	673b      	str	r3, [r7, #112]	@ 0x70
			gpio_init(GPIOA, &spi);
 8000246:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800024a:	4619      	mov	r1, r3
 800024c:	4864      	ldr	r0, [pc, #400]	@ (80003e0 <stoplight_initialize+0x20c>)
 800024e:	f000 f9f1 	bl	8000634 <gpio_init>
		for(int i = 4; i < 8; i++)
 8000252:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000256:	3301      	adds	r3, #1
 8000258:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800025c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000260:	2b07      	cmp	r3, #7
 8000262:	dded      	ble.n	8000240 <stoplight_initialize+0x6c>
		}
		spi_type spi1;
		spi1.spi = SPI1;
 8000264:	4b5f      	ldr	r3, [pc, #380]	@ (80003e4 <stoplight_initialize+0x210>)
 8000266:	60fb      	str	r3, [r7, #12]
		spi1.type = SPI1_TYPE;
 8000268:	2300      	movs	r3, #0
 800026a:	613b      	str	r3, [r7, #16]
		spi1.bidimode = SPI_BIDIMODE_UNI;
 800026c:	2300      	movs	r3, #0
 800026e:	82bb      	strh	r3, [r7, #20]
		spi1.bidioe = SPI_BIDIOE_DISABLED;
 8000270:	2300      	movs	r3, #0
 8000272:	82fb      	strh	r3, [r7, #22]
		spi1.crcen = SPI_CRCEN_DISABLED;
 8000274:	2300      	movs	r3, #0
 8000276:	833b      	strh	r3, [r7, #24]
		spi1.crcnext = SPI_CRCNEXT_NO_PHASE;
 8000278:	2300      	movs	r3, #0
 800027a:	837b      	strh	r3, [r7, #26]
		spi1.dff = SPI_DFF_8_BIT;
 800027c:	2300      	movs	r3, #0
 800027e:	83bb      	strh	r3, [r7, #28]
		spi1.rxonly = SPI_RXONLY_FULL_DUPLEX;
 8000280:	2300      	movs	r3, #0
 8000282:	83fb      	strh	r3, [r7, #30]
		spi1.ssm = SPI_SSM_DISABLED;
 8000284:	2300      	movs	r3, #0
 8000286:	843b      	strh	r3, [r7, #32]
		spi1.ssi = SPI_SSI_SELECT;
 8000288:	2300      	movs	r3, #0
 800028a:	847b      	strh	r3, [r7, #34]	@ 0x22
		spi1.lsbfirst = SPI_LSBFIRST_MSB;
 800028c:	2300      	movs	r3, #0
 800028e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		spi1.spe = SPI_SPE_ENABLE;
 8000290:	2301      	movs	r3, #1
 8000292:	84fb      	strh	r3, [r7, #38]	@ 0x26
		spi1.br = SPI_BR_64;
 8000294:	f240 1301 	movw	r3, #257	@ 0x101
 8000298:	853b      	strh	r3, [r7, #40]	@ 0x28
		spi1.mstr = SPI_MSTR_MASTER;
 800029a:	2301      	movs	r3, #1
 800029c:	857b      	strh	r3, [r7, #42]	@ 0x2a
		spi1.cpol = SPI_CPOL_1;
 800029e:	2301      	movs	r3, #1
 80002a0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
		spi1.cpha = SPI_CPHA_SECOND;
 80002a2:	2301      	movs	r3, #1
 80002a4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		spi1.txeie = SPI_TXEIE_MASKED;
 80002a6:	2300      	movs	r3, #0
 80002a8:	863b      	strh	r3, [r7, #48]	@ 0x30
		spi1.rxneie = SPI_RXNEIE_NOT_MASKED;
 80002aa:	2301      	movs	r3, #1
 80002ac:	867b      	strh	r3, [r7, #50]	@ 0x32
		spi1.errie = SPI_ERRIE_MASKED;
 80002ae:	2300      	movs	r3, #0
 80002b0:	86bb      	strh	r3, [r7, #52]	@ 0x34
		spi1.frf = SPI_FRF_MOTOROLA;
 80002b2:	2300      	movs	r3, #0
 80002b4:	86fb      	strh	r3, [r7, #54]	@ 0x36
		spi1.ssoe = SPI_SSOE_ENABLED;
 80002b6:	2301      	movs	r3, #1
 80002b8:	873b      	strh	r3, [r7, #56]	@ 0x38
		spi1.txdmaen = SPI_TXDMAEN_DISABLED;
 80002ba:	2300      	movs	r3, #0
 80002bc:	877b      	strh	r3, [r7, #58]	@ 0x3a
		spi1.rxdmaen = SPI_RXDMAEN_DISABLED;
 80002be:	2300      	movs	r3, #0
 80002c0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
		spi_configure(&spi1);
 80002c2:	f107 030c 	add.w	r3, r7, #12
 80002c6:	4618      	mov	r0, r3
 80002c8:	f000 fc9a 	bl	8000c00 <spi_configure>
		stoplight_configure_interrupts(type);
 80002cc:	6878      	ldr	r0, [r7, #4]
 80002ce:	f000 f88d 	bl	80003ec <stoplight_configure_interrupts>
	}
	if(type == STOPLIGHT_SLAVE)
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d17c      	bne.n	80003d2 <stoplight_initialize+0x1fe>
	{
		RCC->AHB1ENR = RCC->AHB1ENR | 0x1;
 80002d8:	4b40      	ldr	r3, [pc, #256]	@ (80003dc <stoplight_initialize+0x208>)
 80002da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002dc:	4a3f      	ldr	r2, [pc, #252]	@ (80003dc <stoplight_initialize+0x208>)
 80002de:	f043 0301 	orr.w	r3, r3, #1
 80002e2:	6313      	str	r3, [r2, #48]	@ 0x30
		RCC->AHB1ENR = RCC->AHB1ENR | 0x8;
 80002e4:	4b3d      	ldr	r3, [pc, #244]	@ (80003dc <stoplight_initialize+0x208>)
 80002e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002e8:	4a3c      	ldr	r2, [pc, #240]	@ (80003dc <stoplight_initialize+0x208>)
 80002ea:	f043 0308 	orr.w	r3, r3, #8
 80002ee:	6313      	str	r3, [r2, #48]	@ 0x30
		gpio_pin light;
		light.mode = GPIO_PIN_MODE_OUTPUT;
 80002f0:	2301      	movs	r3, #1
 80002f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
		light.output_type = GPIO_PIN_OUTPUT_TYPE_PUSH_PULL;
 80002f4:	2300      	movs	r3, #0
 80002f6:	663b      	str	r3, [r7, #96]	@ 0x60
		light.output_speed = GPIO_PIN_OUTPUT_SPEED_MEDIUM;
 80002f8:	2301      	movs	r3, #1
 80002fa:	667b      	str	r3, [r7, #100]	@ 0x64
		light.pull = GPIO_PIN_PULL_NONE;
 80002fc:	2300      	movs	r3, #0
 80002fe:	66bb      	str	r3, [r7, #104]	@ 0x68
		light.alternate_function = GPIO_PIN_ALTERNATE_FUNCTION_AF0_SYSTEM;
 8000300:	2300      	movs	r3, #0
 8000302:	66fb      	str	r3, [r7, #108]	@ 0x6c
		for(int i = 0; i < 3; i++)
 8000304:	2300      	movs	r3, #0
 8000306:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800030a:	e00d      	b.n	8000328 <stoplight_initialize+0x154>
		{
			light.pin = i;
 800030c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000310:	65bb      	str	r3, [r7, #88]	@ 0x58
			gpio_init(GPIOD, &light);
 8000312:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000316:	4619      	mov	r1, r3
 8000318:	4833      	ldr	r0, [pc, #204]	@ (80003e8 <stoplight_initialize+0x214>)
 800031a:	f000 f98b 	bl	8000634 <gpio_init>
		for(int i = 0; i < 3; i++)
 800031e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000322:	3301      	adds	r3, #1
 8000324:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8000328:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800032c:	2b02      	cmp	r3, #2
 800032e:	dded      	ble.n	800030c <stoplight_initialize+0x138>
		}
		gpio_pin spi;
		spi.mode = GPIO_PIN_MODE_ALT_FUNCTION;
 8000330:	2302      	movs	r3, #2
 8000332:	647b      	str	r3, [r7, #68]	@ 0x44
		spi.alternate_function = GPIO_PIN_ALTERNATE_FUNCTION_AF5_SPI1_2_3_4;
 8000334:	2305      	movs	r3, #5
 8000336:	657b      	str	r3, [r7, #84]	@ 0x54
		for(int i = 4; i < 8; i++)
 8000338:	2304      	movs	r3, #4
 800033a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800033e:	e00d      	b.n	800035c <stoplight_initialize+0x188>
		{
			spi.pin = i;
 8000340:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000344:	643b      	str	r3, [r7, #64]	@ 0x40
			gpio_init(GPIOA, &spi);
 8000346:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800034a:	4619      	mov	r1, r3
 800034c:	4824      	ldr	r0, [pc, #144]	@ (80003e0 <stoplight_initialize+0x20c>)
 800034e:	f000 f971 	bl	8000634 <gpio_init>
		for(int i = 4; i < 8; i++)
 8000352:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000356:	3301      	adds	r3, #1
 8000358:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800035c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000360:	2b07      	cmp	r3, #7
 8000362:	dded      	ble.n	8000340 <stoplight_initialize+0x16c>
		}
		spi_type spi1;
		spi1.spi = SPI1;
 8000364:	4b1f      	ldr	r3, [pc, #124]	@ (80003e4 <stoplight_initialize+0x210>)
 8000366:	60fb      	str	r3, [r7, #12]
		spi1.type = SPI1_TYPE;
 8000368:	2300      	movs	r3, #0
 800036a:	613b      	str	r3, [r7, #16]
		spi1.bidimode = SPI_BIDIMODE_UNI;
 800036c:	2300      	movs	r3, #0
 800036e:	82bb      	strh	r3, [r7, #20]
		spi1.bidioe = SPI_BIDIOE_DISABLED;
 8000370:	2300      	movs	r3, #0
 8000372:	82fb      	strh	r3, [r7, #22]
		spi1.crcen = SPI_CRCEN_DISABLED;
 8000374:	2300      	movs	r3, #0
 8000376:	833b      	strh	r3, [r7, #24]
		spi1.crcnext = SPI_CRCNEXT_NO_PHASE;
 8000378:	2300      	movs	r3, #0
 800037a:	837b      	strh	r3, [r7, #26]
		spi1.dff = SPI_DFF_8_BIT;
 800037c:	2300      	movs	r3, #0
 800037e:	83bb      	strh	r3, [r7, #28]
		spi1.rxonly = SPI_RXONLY_FULL_DUPLEX;
 8000380:	2300      	movs	r3, #0
 8000382:	83fb      	strh	r3, [r7, #30]
		spi1.ssm = SPI_SSM_DISABLED;
 8000384:	2300      	movs	r3, #0
 8000386:	843b      	strh	r3, [r7, #32]
		spi1.ssi = SPI_SSI_SELECT;
 8000388:	2300      	movs	r3, #0
 800038a:	847b      	strh	r3, [r7, #34]	@ 0x22
		spi1.lsbfirst = SPI_LSBFIRST_MSB;
 800038c:	2300      	movs	r3, #0
 800038e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		spi1.spe = SPI_SPE_ENABLE;
 8000390:	2301      	movs	r3, #1
 8000392:	84fb      	strh	r3, [r7, #38]	@ 0x26
		spi1.br = SPI_BR_64;
 8000394:	f240 1301 	movw	r3, #257	@ 0x101
 8000398:	853b      	strh	r3, [r7, #40]	@ 0x28
		spi1.mstr = SPI_MSTR_SLAVE;
 800039a:	2300      	movs	r3, #0
 800039c:	857b      	strh	r3, [r7, #42]	@ 0x2a
		spi1.cpol = SPI_CPOL_1;
 800039e:	2301      	movs	r3, #1
 80003a0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
		spi1.cpha = SPI_CPHA_SECOND;
 80003a2:	2301      	movs	r3, #1
 80003a4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		spi1.txeie = SPI_TXEIE_MASKED;
 80003a6:	2300      	movs	r3, #0
 80003a8:	863b      	strh	r3, [r7, #48]	@ 0x30
		spi1.rxneie = SPI_RXNEIE_NOT_MASKED;
 80003aa:	2301      	movs	r3, #1
 80003ac:	867b      	strh	r3, [r7, #50]	@ 0x32
		spi1.errie = SPI_ERRIE_MASKED;
 80003ae:	2300      	movs	r3, #0
 80003b0:	86bb      	strh	r3, [r7, #52]	@ 0x34
		spi1.frf = SPI_FRF_MOTOROLA;
 80003b2:	2300      	movs	r3, #0
 80003b4:	86fb      	strh	r3, [r7, #54]	@ 0x36
		spi1.ssoe = SPI_SSOE_ENABLED;
 80003b6:	2301      	movs	r3, #1
 80003b8:	873b      	strh	r3, [r7, #56]	@ 0x38
		spi1.txdmaen = SPI_TXDMAEN_DISABLED;
 80003ba:	2300      	movs	r3, #0
 80003bc:	877b      	strh	r3, [r7, #58]	@ 0x3a
		spi1.rxdmaen = SPI_RXDMAEN_DISABLED;
 80003be:	2300      	movs	r3, #0
 80003c0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
		spi_configure(&spi1);
 80003c2:	f107 030c 	add.w	r3, r7, #12
 80003c6:	4618      	mov	r0, r3
 80003c8:	f000 fc1a 	bl	8000c00 <spi_configure>
		stoplight_configure_interrupts(type);
 80003cc:	6878      	ldr	r0, [r7, #4]
 80003ce:	f000 f80d 	bl	80003ec <stoplight_configure_interrupts>
	}
}
 80003d2:	bf00      	nop
 80003d4:	37b0      	adds	r7, #176	@ 0xb0
 80003d6:	46bd      	mov	sp, r7
 80003d8:	bd80      	pop	{r7, pc}
 80003da:	bf00      	nop
 80003dc:	40023800 	.word	0x40023800
 80003e0:	40020000 	.word	0x40020000
 80003e4:	40013000 	.word	0x40013000
 80003e8:	40020c00 	.word	0x40020c00

080003ec <stoplight_configure_interrupts>:

void stoplight_configure_interrupts(uint32_t type)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b082      	sub	sp, #8
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
	if(type == STOPLIGHT_MASTER)
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	2b01      	cmp	r3, #1
 80003f8:	d11f      	bne.n	800043a <stoplight_configure_interrupts+0x4e>
	{
		gpio_configure_interrupt(STOPLIGHT_TRAFFIC_SENSOR, GPIO_FALLING_EDGE);
 80003fa:	2101      	movs	r1, #1
 80003fc:	2000      	movs	r0, #0
 80003fe:	f000 fa63 	bl	80008c8 <gpio_configure_interrupt>
		gpio_enable_interrupt(STOPLIGHT_TRAFFIC_SENSOR, EXTI0_IRQn);
 8000402:	2106      	movs	r1, #6
 8000404:	2000      	movs	r0, #0
 8000406:	f000 fad3 	bl	80009b0 <gpio_enable_interrupt>
		gpio_configure_interrupt(STOPLIGHT_PEDESTRIAN_BUTTON, GPIO_FALLING_EDGE);
 800040a:	2101      	movs	r1, #1
 800040c:	2001      	movs	r0, #1
 800040e:	f000 fa5b 	bl	80008c8 <gpio_configure_interrupt>
		gpio_enable_interrupt(STOPLIGHT_PEDESTRIAN_BUTTON, EXTI1_IRQn);
 8000412:	2107      	movs	r1, #7
 8000414:	2001      	movs	r0, #1
 8000416:	f000 facb 	bl	80009b0 <gpio_enable_interrupt>
		gpio_configure_interrupt(STOPLIGHT_EMERGENCY_BUTTON, GPIO_FALLING_EDGE);
 800041a:	2101      	movs	r1, #1
 800041c:	2002      	movs	r0, #2
 800041e:	f000 fa53 	bl	80008c8 <gpio_configure_interrupt>
		gpio_enable_interrupt(STOPLIGHT_EMERGENCY_BUTTON, EXTI2_IRQn);
 8000422:	2108      	movs	r1, #8
 8000424:	2002      	movs	r0, #2
 8000426:	f000 fac3 	bl	80009b0 <gpio_enable_interrupt>
		gpio_configure_interrupt(STOPLIGHT_OUT_OF_ORDER_BUTTON, GPIO_FALLING_EDGE);
 800042a:	2101      	movs	r1, #1
 800042c:	2003      	movs	r0, #3
 800042e:	f000 fa4b 	bl	80008c8 <gpio_configure_interrupt>
		gpio_enable_interrupt(STOPLIGHT_OUT_OF_ORDER_BUTTON, EXTI3_IRQn);
 8000432:	2109      	movs	r1, #9
 8000434:	2003      	movs	r0, #3
 8000436:	f000 fabb 	bl	80009b0 <gpio_enable_interrupt>
	}
	spi_enable_interrupt(SPI1_IRQn);
 800043a:	2023      	movs	r0, #35	@ 0x23
 800043c:	f000 feb2 	bl	80011a4 <spi_enable_interrupt>
}
 8000440:	bf00      	nop
 8000442:	3708      	adds	r7, #8
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}

08000448 <stoplight_slave_change_light>:

void stoplight_slave_change_light(uint16_t color)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b082      	sub	sp, #8
 800044c:	af00      	add	r7, sp, #0
 800044e:	4603      	mov	r3, r0
 8000450:	80fb      	strh	r3, [r7, #6]
	gpio_write_to_port(GPIOD, color);
 8000452:	88fb      	ldrh	r3, [r7, #6]
 8000454:	4619      	mov	r1, r3
 8000456:	4803      	ldr	r0, [pc, #12]	@ (8000464 <stoplight_slave_change_light+0x1c>)
 8000458:	f000 fa13 	bl	8000882 <gpio_write_to_port>
}
 800045c:	bf00      	nop
 800045e:	3708      	adds	r7, #8
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}
 8000464:	40020c00 	.word	0x40020c00

08000468 <SPI1_IRQHandler>:

void SPI1_IRQHandler(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0
	rx_data = spi_dr_read(SPI1);
 800046c:	4805      	ldr	r0, [pc, #20]	@ (8000484 <SPI1_IRQHandler+0x1c>)
 800046e:	f000 fe60 	bl	8001132 <spi_dr_read>
 8000472:	4603      	mov	r3, r0
 8000474:	461a      	mov	r2, r3
 8000476:	4b04      	ldr	r3, [pc, #16]	@ (8000488 <SPI1_IRQHandler+0x20>)
 8000478:	801a      	strh	r2, [r3, #0]
	stoplight_handle_rx_data();
 800047a:	f000 f823 	bl	80004c4 <stoplight_handle_rx_data>
}
 800047e:	bf00      	nop
 8000480:	bd80      	pop	{r7, pc}
 8000482:	bf00      	nop
 8000484:	40013000 	.word	0x40013000
 8000488:	2000001c 	.word	0x2000001c

0800048c <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	af00      	add	r7, sp, #0
	gpio_clear_interrupt(STOPLIGHT_TRAFFIC_SENSOR);
 8000490:	2000      	movs	r0, #0
 8000492:	f000 fab7 	bl	8000a04 <gpio_clear_interrupt>
}
 8000496:	bf00      	nop
 8000498:	bd80      	pop	{r7, pc}

0800049a <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 800049a:	b580      	push	{r7, lr}
 800049c:	af00      	add	r7, sp, #0
	gpio_clear_interrupt(STOPLIGHT_PEDESTRIAN_BUTTON);
 800049e:	2001      	movs	r0, #1
 80004a0:	f000 fab0 	bl	8000a04 <gpio_clear_interrupt>
}
 80004a4:	bf00      	nop
 80004a6:	bd80      	pop	{r7, pc}

080004a8 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
	gpio_clear_interrupt(STOPLIGHT_EMERGENCY_BUTTON);
 80004ac:	2002      	movs	r0, #2
 80004ae:	f000 faa9 	bl	8000a04 <gpio_clear_interrupt>
}
 80004b2:	bf00      	nop
 80004b4:	bd80      	pop	{r7, pc}

080004b6 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80004b6:	b580      	push	{r7, lr}
 80004b8:	af00      	add	r7, sp, #0
	gpio_clear_interrupt(STOPLIGHT_OUT_OF_ORDER_BUTTON);
 80004ba:	2003      	movs	r0, #3
 80004bc:	f000 faa2 	bl	8000a04 <gpio_clear_interrupt>
}
 80004c0:	bf00      	nop
 80004c2:	bd80      	pop	{r7, pc}

080004c4 <stoplight_handle_rx_data>:

void stoplight_handle_rx_data()
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
	if(ms == STOPLIGHT_SLAVE)
 80004c8:	4b19      	ldr	r3, [pc, #100]	@ (8000530 <stoplight_handle_rx_data+0x6c>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d119      	bne.n	8000504 <stoplight_handle_rx_data+0x40>
	{
		if(rx_data == STOPLIGHT_RED || rx_data == STOPLIGHT_YELLOW || rx_data == STOPLIGHT_GREEN)
 80004d0:	4b18      	ldr	r3, [pc, #96]	@ (8000534 <stoplight_handle_rx_data+0x70>)
 80004d2:	881b      	ldrh	r3, [r3, #0]
 80004d4:	2b01      	cmp	r3, #1
 80004d6:	d007      	beq.n	80004e8 <stoplight_handle_rx_data+0x24>
 80004d8:	4b16      	ldr	r3, [pc, #88]	@ (8000534 <stoplight_handle_rx_data+0x70>)
 80004da:	881b      	ldrh	r3, [r3, #0]
 80004dc:	2b02      	cmp	r3, #2
 80004de:	d003      	beq.n	80004e8 <stoplight_handle_rx_data+0x24>
 80004e0:	4b14      	ldr	r3, [pc, #80]	@ (8000534 <stoplight_handle_rx_data+0x70>)
 80004e2:	881b      	ldrh	r3, [r3, #0]
 80004e4:	2b04      	cmp	r3, #4
 80004e6:	d109      	bne.n	80004fc <stoplight_handle_rx_data+0x38>
		{
			stoplight_slave_change_light(rx_data);
 80004e8:	4b12      	ldr	r3, [pc, #72]	@ (8000534 <stoplight_handle_rx_data+0x70>)
 80004ea:	881b      	ldrh	r3, [r3, #0]
 80004ec:	4618      	mov	r0, r3
 80004ee:	f7ff ffab 	bl	8000448 <stoplight_slave_change_light>
			spi_slave_transmit(SPI1, STOPLIGHT_ACK);
 80004f2:	21aa      	movs	r1, #170	@ 0xaa
 80004f4:	4810      	ldr	r0, [pc, #64]	@ (8000538 <stoplight_handle_rx_data+0x74>)
 80004f6:	f000 fe29 	bl	800114c <spi_slave_transmit>
 80004fa:	e003      	b.n	8000504 <stoplight_handle_rx_data+0x40>
		}
		else
		{
			spi_slave_transmit(SPI1, STOPLIGHT_NACK);
 80004fc:	21ff      	movs	r1, #255	@ 0xff
 80004fe:	480e      	ldr	r0, [pc, #56]	@ (8000538 <stoplight_handle_rx_data+0x74>)
 8000500:	f000 fe24 	bl	800114c <spi_slave_transmit>
		}

	}
	if(ms == STOPLIGHT_MASTER)
 8000504:	4b0a      	ldr	r3, [pc, #40]	@ (8000530 <stoplight_handle_rx_data+0x6c>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	2b01      	cmp	r3, #1
 800050a:	d10f      	bne.n	800052c <stoplight_handle_rx_data+0x68>
	{
		if(rx_data == STOPLIGHT_NACK)
 800050c:	4b09      	ldr	r3, [pc, #36]	@ (8000534 <stoplight_handle_rx_data+0x70>)
 800050e:	881b      	ldrh	r3, [r3, #0]
 8000510:	2bff      	cmp	r3, #255	@ 0xff
 8000512:	d103      	bne.n	800051c <stoplight_handle_rx_data+0x58>
		{
			spi_master_transmit(SPI1, STOPLIGHT_RED);
 8000514:	2101      	movs	r1, #1
 8000516:	4808      	ldr	r0, [pc, #32]	@ (8000538 <stoplight_handle_rx_data+0x74>)
 8000518:	f000 fe2e 	bl	8001178 <spi_master_transmit>
		}
		if(rx_data == STOPLIGHT_ACK)
 800051c:	4b05      	ldr	r3, [pc, #20]	@ (8000534 <stoplight_handle_rx_data+0x70>)
 800051e:	881b      	ldrh	r3, [r3, #0]
 8000520:	2baa      	cmp	r3, #170	@ 0xaa
 8000522:	d103      	bne.n	800052c <stoplight_handle_rx_data+0x68>
		{
			spi_master_transmit(SPI1, STOPLIGHT_GREEN);
 8000524:	2104      	movs	r1, #4
 8000526:	4804      	ldr	r0, [pc, #16]	@ (8000538 <stoplight_handle_rx_data+0x74>)
 8000528:	f000 fe26 	bl	8001178 <spi_master_transmit>
		}
	}
}
 800052c:	bf00      	nop
 800052e:	bd80      	pop	{r7, pc}
 8000530:	20000020 	.word	0x20000020
 8000534:	2000001c 	.word	0x2000001c
 8000538:	40013000 	.word	0x40013000

0800053c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b082      	sub	sp, #8
 8000540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000542:	f000 f815 	bl	8000570 <SystemClock_Config>

	    spi_cr1_configure_spe(spi1.spi, SPI_SPE_DISABLE);
  }
*/

  int mstr = 1;
 8000546:	2301      	movs	r3, #1
 8000548:	607b      	str	r3, [r7, #4]

  if(mstr)
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	2b00      	cmp	r3, #0
 800054e:	d007      	beq.n	8000560 <main+0x24>
  {
	  stoplight_initialize(STOPLIGHT_MASTER);
 8000550:	2001      	movs	r0, #1
 8000552:	f7ff fe3f 	bl	80001d4 <stoplight_initialize>
	  spi_master_transmit(SPI1, STOPLIGHT_YELLOW);
 8000556:	2102      	movs	r1, #2
 8000558:	4804      	ldr	r0, [pc, #16]	@ (800056c <main+0x30>)
 800055a:	f000 fe0d 	bl	8001178 <spi_master_transmit>
 800055e:	e003      	b.n	8000568 <main+0x2c>
  }
  else
  {
	  stoplight_initialize(STOPLIGHT_SLAVE);
 8000560:	2000      	movs	r0, #0
 8000562:	f7ff fe37 	bl	80001d4 <stoplight_initialize>

  }

  while (1)
 8000566:	bf00      	nop
 8000568:	bf00      	nop
 800056a:	e7fd      	b.n	8000568 <main+0x2c>
 800056c:	40013000 	.word	0x40013000

08000570 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
  {
    Error_Handler();
  }*/
}
 8000574:	bf00      	nop
 8000576:	46bd      	mov	sp, r7
 8000578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057c:	4770      	bx	lr
	...

08000580 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000584:	4b06      	ldr	r3, [pc, #24]	@ (80005a0 <SystemInit+0x20>)
 8000586:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800058a:	4a05      	ldr	r2, [pc, #20]	@ (80005a0 <SystemInit+0x20>)
 800058c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000590:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000594:	bf00      	nop
 8000596:	46bd      	mov	sp, r7
 8000598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop
 80005a0:	e000ed00 	.word	0xe000ed00

080005a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80005a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80005dc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80005a8:	f7ff ffea 	bl	8000580 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80005ac:	480c      	ldr	r0, [pc, #48]	@ (80005e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80005ae:	490d      	ldr	r1, [pc, #52]	@ (80005e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80005b0:	4a0d      	ldr	r2, [pc, #52]	@ (80005e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80005b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005b4:	e002      	b.n	80005bc <LoopCopyDataInit>

080005b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005ba:	3304      	adds	r3, #4

080005bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005c0:	d3f9      	bcc.n	80005b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005c2:	4a0a      	ldr	r2, [pc, #40]	@ (80005ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80005c4:	4c0a      	ldr	r4, [pc, #40]	@ (80005f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80005c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005c8:	e001      	b.n	80005ce <LoopFillZerobss>

080005ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005cc:	3204      	adds	r2, #4

080005ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005d0:	d3fb      	bcc.n	80005ca <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80005d2:	f000 fdf5 	bl	80011c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80005d6:	f7ff ffb1 	bl	800053c <main>
  bx  lr    
 80005da:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80005dc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80005e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005e4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80005e8:	08001228 	.word	0x08001228
  ldr r2, =_sbss
 80005ec:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80005f0:	20000024 	.word	0x20000024

080005f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80005f4:	e7fe      	b.n	80005f4 <ADC_IRQHandler>
	...

080005f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b083      	sub	sp, #12
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	4603      	mov	r3, r0
 8000600:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000606:	2b00      	cmp	r3, #0
 8000608:	db0b      	blt.n	8000622 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800060a:	79fb      	ldrb	r3, [r7, #7]
 800060c:	f003 021f 	and.w	r2, r3, #31
 8000610:	4907      	ldr	r1, [pc, #28]	@ (8000630 <__NVIC_EnableIRQ+0x38>)
 8000612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000616:	095b      	lsrs	r3, r3, #5
 8000618:	2001      	movs	r0, #1
 800061a:	fa00 f202 	lsl.w	r2, r0, r2
 800061e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000622:	bf00      	nop
 8000624:	370c      	adds	r7, #12
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	e000e100 	.word	0xe000e100

08000634 <gpio_init>:
}

//**************************************GPIO PIN CONFIGURATION FUNCTIONS****************************************

int gpio_init(GPIO_TypeDef* port, gpio_pin* pin)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
 800063c:	6039      	str	r1, [r7, #0]
	if(gpio_configure_pin_mode(port, pin->pin, pin->mode) != 0)
 800063e:	683b      	ldr	r3, [r7, #0]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	b299      	uxth	r1, r3
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	685b      	ldr	r3, [r3, #4]
 8000648:	461a      	mov	r2, r3
 800064a:	6878      	ldr	r0, [r7, #4]
 800064c:	f000 f847 	bl	80006de <gpio_configure_pin_mode>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d002      	beq.n	800065c <gpio_init+0x28>
	{
		return -1;
 8000656:	f04f 33ff 	mov.w	r3, #4294967295
 800065a:	e03c      	b.n	80006d6 <gpio_init+0xa2>
	}
	if(gpio_configure_pin_output_type(port, pin->pin, pin->output_type) != 0)
 800065c:	683b      	ldr	r3, [r7, #0]
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	b299      	uxth	r1, r3
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	689b      	ldr	r3, [r3, #8]
 8000666:	461a      	mov	r2, r3
 8000668:	6878      	ldr	r0, [r7, #4]
 800066a:	f000 f85b 	bl	8000724 <gpio_configure_pin_output_type>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d002      	beq.n	800067a <gpio_init+0x46>
	{
		return -1;
 8000674:	f04f 33ff 	mov.w	r3, #4294967295
 8000678:	e02d      	b.n	80006d6 <gpio_init+0xa2>
	}
	if(gpio_configure_pin_output_speed(port, pin->pin, pin->output_speed) != 0)
 800067a:	683b      	ldr	r3, [r7, #0]
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	b299      	uxth	r1, r3
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	68db      	ldr	r3, [r3, #12]
 8000684:	461a      	mov	r2, r3
 8000686:	6878      	ldr	r0, [r7, #4]
 8000688:	f000 f86d 	bl	8000766 <gpio_configure_pin_output_speed>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d002      	beq.n	8000698 <gpio_init+0x64>
	{
		return -1;
 8000692:	f04f 33ff 	mov.w	r3, #4294967295
 8000696:	e01e      	b.n	80006d6 <gpio_init+0xa2>
	}
	if(gpio_configure_pin_pull(port, pin->pin, pin->pull) != 0)
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	b299      	uxth	r1, r3
 800069e:	683b      	ldr	r3, [r7, #0]
 80006a0:	691b      	ldr	r3, [r3, #16]
 80006a2:	461a      	mov	r2, r3
 80006a4:	6878      	ldr	r0, [r7, #4]
 80006a6:	f000 f881 	bl	80007ac <gpio_configure_pin_pull>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d002      	beq.n	80006b6 <gpio_init+0x82>
	{
		return -1;
 80006b0:	f04f 33ff 	mov.w	r3, #4294967295
 80006b4:	e00f      	b.n	80006d6 <gpio_init+0xa2>
	}
	if(gpio_configure_pin_alternate_function(port, pin->pin, pin->alternate_function) != 0)
 80006b6:	683b      	ldr	r3, [r7, #0]
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	b299      	uxth	r1, r3
 80006bc:	683b      	ldr	r3, [r7, #0]
 80006be:	695b      	ldr	r3, [r3, #20]
 80006c0:	461a      	mov	r2, r3
 80006c2:	6878      	ldr	r0, [r7, #4]
 80006c4:	f000 f895 	bl	80007f2 <gpio_configure_pin_alternate_function>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d002      	beq.n	80006d4 <gpio_init+0xa0>
	{
		return -1;
 80006ce:	f04f 33ff 	mov.w	r3, #4294967295
 80006d2:	e000      	b.n	80006d6 <gpio_init+0xa2>
	}
	return 0;
 80006d4:	2300      	movs	r3, #0
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	3708      	adds	r7, #8
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}

080006de <gpio_configure_pin_mode>:

int gpio_configure_pin_mode(GPIO_TypeDef* port, uint16_t pin, uint32_t mode)
{
 80006de:	b480      	push	{r7}
 80006e0:	b085      	sub	sp, #20
 80006e2:	af00      	add	r7, sp, #0
 80006e4:	60f8      	str	r0, [r7, #12]
 80006e6:	460b      	mov	r3, r1
 80006e8:	607a      	str	r2, [r7, #4]
 80006ea:	817b      	strh	r3, [r7, #10]
	port->MODER = port->MODER & ~(0x00000003 << (pin*2));
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	897a      	ldrh	r2, [r7, #10]
 80006f2:	0052      	lsls	r2, r2, #1
 80006f4:	2103      	movs	r1, #3
 80006f6:	fa01 f202 	lsl.w	r2, r1, r2
 80006fa:	43d2      	mvns	r2, r2
 80006fc:	401a      	ands	r2, r3
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	601a      	str	r2, [r3, #0]
	port->MODER = port->MODER | (mode << (pin*2));
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	681a      	ldr	r2, [r3, #0]
 8000706:	897b      	ldrh	r3, [r7, #10]
 8000708:	005b      	lsls	r3, r3, #1
 800070a:	6879      	ldr	r1, [r7, #4]
 800070c:	fa01 f303 	lsl.w	r3, r1, r3
 8000710:	431a      	orrs	r2, r3
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	601a      	str	r2, [r3, #0]

	return 0;
 8000716:	2300      	movs	r3, #0
}
 8000718:	4618      	mov	r0, r3
 800071a:	3714      	adds	r7, #20
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr

08000724 <gpio_configure_pin_output_type>:

int gpio_configure_pin_output_type(GPIO_TypeDef* port, uint16_t pin, uint32_t type)
{
 8000724:	b480      	push	{r7}
 8000726:	b085      	sub	sp, #20
 8000728:	af00      	add	r7, sp, #0
 800072a:	60f8      	str	r0, [r7, #12]
 800072c:	460b      	mov	r3, r1
 800072e:	607a      	str	r2, [r7, #4]
 8000730:	817b      	strh	r3, [r7, #10]
	port->OTYPER = port->OTYPER & ~(0x00000001 << pin);
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	685b      	ldr	r3, [r3, #4]
 8000736:	897a      	ldrh	r2, [r7, #10]
 8000738:	2101      	movs	r1, #1
 800073a:	fa01 f202 	lsl.w	r2, r1, r2
 800073e:	43d2      	mvns	r2, r2
 8000740:	401a      	ands	r2, r3
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	605a      	str	r2, [r3, #4]
	port->OTYPER = port->OTYPER | (type << pin);
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	685a      	ldr	r2, [r3, #4]
 800074a:	897b      	ldrh	r3, [r7, #10]
 800074c:	6879      	ldr	r1, [r7, #4]
 800074e:	fa01 f303 	lsl.w	r3, r1, r3
 8000752:	431a      	orrs	r2, r3
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	605a      	str	r2, [r3, #4]

	return 0;
 8000758:	2300      	movs	r3, #0
}
 800075a:	4618      	mov	r0, r3
 800075c:	3714      	adds	r7, #20
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr

08000766 <gpio_configure_pin_output_speed>:

int gpio_configure_pin_output_speed(GPIO_TypeDef* port, uint16_t pin, uint32_t speed)
{
 8000766:	b480      	push	{r7}
 8000768:	b085      	sub	sp, #20
 800076a:	af00      	add	r7, sp, #0
 800076c:	60f8      	str	r0, [r7, #12]
 800076e:	460b      	mov	r3, r1
 8000770:	607a      	str	r2, [r7, #4]
 8000772:	817b      	strh	r3, [r7, #10]
	port->OSPEEDR = port->OSPEEDR & ~(0x00000003 << (pin*2));
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	689b      	ldr	r3, [r3, #8]
 8000778:	897a      	ldrh	r2, [r7, #10]
 800077a:	0052      	lsls	r2, r2, #1
 800077c:	2103      	movs	r1, #3
 800077e:	fa01 f202 	lsl.w	r2, r1, r2
 8000782:	43d2      	mvns	r2, r2
 8000784:	401a      	ands	r2, r3
 8000786:	68fb      	ldr	r3, [r7, #12]
 8000788:	609a      	str	r2, [r3, #8]
	port->OSPEEDR = port->OSPEEDR | (speed << (pin*2));
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	689a      	ldr	r2, [r3, #8]
 800078e:	897b      	ldrh	r3, [r7, #10]
 8000790:	005b      	lsls	r3, r3, #1
 8000792:	6879      	ldr	r1, [r7, #4]
 8000794:	fa01 f303 	lsl.w	r3, r1, r3
 8000798:	431a      	orrs	r2, r3
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	609a      	str	r2, [r3, #8]

	return 0;
 800079e:	2300      	movs	r3, #0
}
 80007a0:	4618      	mov	r0, r3
 80007a2:	3714      	adds	r7, #20
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr

080007ac <gpio_configure_pin_pull>:

int gpio_configure_pin_pull(GPIO_TypeDef* port, uint16_t pin, uint32_t pull)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b085      	sub	sp, #20
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	60f8      	str	r0, [r7, #12]
 80007b4:	460b      	mov	r3, r1
 80007b6:	607a      	str	r2, [r7, #4]
 80007b8:	817b      	strh	r3, [r7, #10]
	port->PUPDR = port->PUPDR & ~(0x00000003 << (pin*2));
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	68db      	ldr	r3, [r3, #12]
 80007be:	897a      	ldrh	r2, [r7, #10]
 80007c0:	0052      	lsls	r2, r2, #1
 80007c2:	2103      	movs	r1, #3
 80007c4:	fa01 f202 	lsl.w	r2, r1, r2
 80007c8:	43d2      	mvns	r2, r2
 80007ca:	401a      	ands	r2, r3
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	60da      	str	r2, [r3, #12]
	port->PUPDR = port->PUPDR | (pull << (pin*2));
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	68da      	ldr	r2, [r3, #12]
 80007d4:	897b      	ldrh	r3, [r7, #10]
 80007d6:	005b      	lsls	r3, r3, #1
 80007d8:	6879      	ldr	r1, [r7, #4]
 80007da:	fa01 f303 	lsl.w	r3, r1, r3
 80007de:	431a      	orrs	r2, r3
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	60da      	str	r2, [r3, #12]

	return 0;
 80007e4:	2300      	movs	r3, #0
}
 80007e6:	4618      	mov	r0, r3
 80007e8:	3714      	adds	r7, #20
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr

080007f2 <gpio_configure_pin_alternate_function>:

int gpio_configure_pin_alternate_function(GPIO_TypeDef* port, uint16_t pin, uint32_t alt_function)
{
 80007f2:	b480      	push	{r7}
 80007f4:	b085      	sub	sp, #20
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	60f8      	str	r0, [r7, #12]
 80007fa:	460b      	mov	r3, r1
 80007fc:	607a      	str	r2, [r7, #4]
 80007fe:	817b      	strh	r3, [r7, #10]
	if(pin < 8)
 8000800:	897b      	ldrh	r3, [r7, #10]
 8000802:	2b07      	cmp	r3, #7
 8000804:	d814      	bhi.n	8000830 <gpio_configure_pin_alternate_function+0x3e>
	{
		port->AFR[0] = port->AFR[0] & ~(0x0000000F << (pin*4));
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	6a1b      	ldr	r3, [r3, #32]
 800080a:	897a      	ldrh	r2, [r7, #10]
 800080c:	0092      	lsls	r2, r2, #2
 800080e:	210f      	movs	r1, #15
 8000810:	fa01 f202 	lsl.w	r2, r1, r2
 8000814:	43d2      	mvns	r2, r2
 8000816:	401a      	ands	r2, r3
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	621a      	str	r2, [r3, #32]
		port->AFR[0] = port->AFR[0] | (alt_function << (pin*4));
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	6a1a      	ldr	r2, [r3, #32]
 8000820:	897b      	ldrh	r3, [r7, #10]
 8000822:	009b      	lsls	r3, r3, #2
 8000824:	6879      	ldr	r1, [r7, #4]
 8000826:	fa01 f303 	lsl.w	r3, r1, r3
 800082a:	431a      	orrs	r2, r3
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	621a      	str	r2, [r3, #32]
	{
		//port->AFR[1] = port-AFR[1] & ~(0x0000000F << (pin*4));
		//port->AFR[1] = port->AFR[1] | (alt_function << (pin*4));
	}

	return 0;
 8000830:	2300      	movs	r3, #0
}
 8000832:	4618      	mov	r0, r3
 8000834:	3714      	adds	r7, #20
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr

0800083e <gpio_write_to_pin>:
{
	return ((port->IDR >> pin) & 0x1);
}

int gpio_write_to_pin(GPIO_TypeDef* port, uint16_t pin, uint8_t value)
{
 800083e:	b480      	push	{r7}
 8000840:	b083      	sub	sp, #12
 8000842:	af00      	add	r7, sp, #0
 8000844:	6078      	str	r0, [r7, #4]
 8000846:	460b      	mov	r3, r1
 8000848:	807b      	strh	r3, [r7, #2]
 800084a:	4613      	mov	r3, r2
 800084c:	707b      	strb	r3, [r7, #1]
	port->ODR = port->ODR & ~(0x00000001 << pin);
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	695b      	ldr	r3, [r3, #20]
 8000852:	887a      	ldrh	r2, [r7, #2]
 8000854:	2101      	movs	r1, #1
 8000856:	fa01 f202 	lsl.w	r2, r1, r2
 800085a:	43d2      	mvns	r2, r2
 800085c:	401a      	ands	r2, r3
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	615a      	str	r2, [r3, #20]
	port->ODR = port->ODR | (value << pin);
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	695b      	ldr	r3, [r3, #20]
 8000866:	7879      	ldrb	r1, [r7, #1]
 8000868:	887a      	ldrh	r2, [r7, #2]
 800086a:	fa01 f202 	lsl.w	r2, r1, r2
 800086e:	431a      	orrs	r2, r3
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	615a      	str	r2, [r3, #20]

	return 0;
 8000874:	2300      	movs	r3, #0
}
 8000876:	4618      	mov	r0, r3
 8000878:	370c      	adds	r7, #12
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr

08000882 <gpio_write_to_port>:
	}
	return value;
}

int gpio_write_to_port(GPIO_TypeDef* port, uint16_t value)
{
 8000882:	b580      	push	{r7, lr}
 8000884:	b084      	sub	sp, #16
 8000886:	af00      	add	r7, sp, #0
 8000888:	6078      	str	r0, [r7, #4]
 800088a:	460b      	mov	r3, r1
 800088c:	807b      	strh	r3, [r7, #2]
	uint16_t tmp;
	for(int i = 0; i < 15; i++)
 800088e:	2300      	movs	r3, #0
 8000890:	60fb      	str	r3, [r7, #12]
 8000892:	e011      	b.n	80008b8 <gpio_write_to_port+0x36>
	{
		tmp = value % 2;
 8000894:	887b      	ldrh	r3, [r7, #2]
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	817b      	strh	r3, [r7, #10]
		gpio_write_to_pin(port, i, tmp);
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	b29b      	uxth	r3, r3
 80008a0:	897a      	ldrh	r2, [r7, #10]
 80008a2:	b2d2      	uxtb	r2, r2
 80008a4:	4619      	mov	r1, r3
 80008a6:	6878      	ldr	r0, [r7, #4]
 80008a8:	f7ff ffc9 	bl	800083e <gpio_write_to_pin>
		value = value >> 1;
 80008ac:	887b      	ldrh	r3, [r7, #2]
 80008ae:	085b      	lsrs	r3, r3, #1
 80008b0:	807b      	strh	r3, [r7, #2]
	for(int i = 0; i < 15; i++)
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	3301      	adds	r3, #1
 80008b6:	60fb      	str	r3, [r7, #12]
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	2b0e      	cmp	r3, #14
 80008bc:	ddea      	ble.n	8000894 <gpio_write_to_port+0x12>
	}

	return 0;
 80008be:	2300      	movs	r3, #0
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3710      	adds	r7, #16
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}

080008c8 <gpio_configure_interrupt>:

//*************************************GPIO INTERRUPT HANDLING FUNTIONS***************************************

int gpio_configure_interrupt(uint16_t pin, uint32_t edge)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	6039      	str	r1, [r7, #0]
 80008d2:	80fb      	strh	r3, [r7, #6]
	if(edge == GPIO_RISING_EDGE)
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d116      	bne.n	8000908 <gpio_configure_interrupt+0x40>
	{
		EXTI->RTSR = EXTI->RTSR & ~(0x00000001 << pin);
 80008da:	4b34      	ldr	r3, [pc, #208]	@ (80009ac <gpio_configure_interrupt+0xe4>)
 80008dc:	689b      	ldr	r3, [r3, #8]
 80008de:	88fa      	ldrh	r2, [r7, #6]
 80008e0:	2101      	movs	r1, #1
 80008e2:	fa01 f202 	lsl.w	r2, r1, r2
 80008e6:	43d2      	mvns	r2, r2
 80008e8:	4611      	mov	r1, r2
 80008ea:	4a30      	ldr	r2, [pc, #192]	@ (80009ac <gpio_configure_interrupt+0xe4>)
 80008ec:	400b      	ands	r3, r1
 80008ee:	6093      	str	r3, [r2, #8]
		EXTI->RTSR = EXTI->RTSR | (1 << pin);
 80008f0:	4b2e      	ldr	r3, [pc, #184]	@ (80009ac <gpio_configure_interrupt+0xe4>)
 80008f2:	689b      	ldr	r3, [r3, #8]
 80008f4:	88fa      	ldrh	r2, [r7, #6]
 80008f6:	2101      	movs	r1, #1
 80008f8:	fa01 f202 	lsl.w	r2, r1, r2
 80008fc:	4611      	mov	r1, r2
 80008fe:	4a2b      	ldr	r2, [pc, #172]	@ (80009ac <gpio_configure_interrupt+0xe4>)
 8000900:	430b      	orrs	r3, r1
 8000902:	6093      	str	r3, [r2, #8]

		return 0;
 8000904:	2300      	movs	r3, #0
 8000906:	e04a      	b.n	800099e <gpio_configure_interrupt+0xd6>
	}
	else if(edge == GPIO_FALLING_EDGE)
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	2b01      	cmp	r3, #1
 800090c:	d116      	bne.n	800093c <gpio_configure_interrupt+0x74>
	{
		EXTI->FTSR = EXTI->FTSR & ~(0x00000001 << pin);
 800090e:	4b27      	ldr	r3, [pc, #156]	@ (80009ac <gpio_configure_interrupt+0xe4>)
 8000910:	68db      	ldr	r3, [r3, #12]
 8000912:	88fa      	ldrh	r2, [r7, #6]
 8000914:	2101      	movs	r1, #1
 8000916:	fa01 f202 	lsl.w	r2, r1, r2
 800091a:	43d2      	mvns	r2, r2
 800091c:	4611      	mov	r1, r2
 800091e:	4a23      	ldr	r2, [pc, #140]	@ (80009ac <gpio_configure_interrupt+0xe4>)
 8000920:	400b      	ands	r3, r1
 8000922:	60d3      	str	r3, [r2, #12]
		EXTI->FTSR = EXTI->FTSR | (1 << pin);
 8000924:	4b21      	ldr	r3, [pc, #132]	@ (80009ac <gpio_configure_interrupt+0xe4>)
 8000926:	68db      	ldr	r3, [r3, #12]
 8000928:	88fa      	ldrh	r2, [r7, #6]
 800092a:	2101      	movs	r1, #1
 800092c:	fa01 f202 	lsl.w	r2, r1, r2
 8000930:	4611      	mov	r1, r2
 8000932:	4a1e      	ldr	r2, [pc, #120]	@ (80009ac <gpio_configure_interrupt+0xe4>)
 8000934:	430b      	orrs	r3, r1
 8000936:	60d3      	str	r3, [r2, #12]

		return 0;
 8000938:	2300      	movs	r3, #0
 800093a:	e030      	b.n	800099e <gpio_configure_interrupt+0xd6>
	}
	else if(edge == GPIO_RISING_FALLING_EDGE)
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	2b02      	cmp	r3, #2
 8000940:	d12b      	bne.n	800099a <gpio_configure_interrupt+0xd2>
	{
		EXTI->RTSR = EXTI->RTSR & ~(0x00000001 << pin);
 8000942:	4b1a      	ldr	r3, [pc, #104]	@ (80009ac <gpio_configure_interrupt+0xe4>)
 8000944:	689b      	ldr	r3, [r3, #8]
 8000946:	88fa      	ldrh	r2, [r7, #6]
 8000948:	2101      	movs	r1, #1
 800094a:	fa01 f202 	lsl.w	r2, r1, r2
 800094e:	43d2      	mvns	r2, r2
 8000950:	4611      	mov	r1, r2
 8000952:	4a16      	ldr	r2, [pc, #88]	@ (80009ac <gpio_configure_interrupt+0xe4>)
 8000954:	400b      	ands	r3, r1
 8000956:	6093      	str	r3, [r2, #8]
		EXTI->RTSR = EXTI->RTSR | (1 << pin);
 8000958:	4b14      	ldr	r3, [pc, #80]	@ (80009ac <gpio_configure_interrupt+0xe4>)
 800095a:	689b      	ldr	r3, [r3, #8]
 800095c:	88fa      	ldrh	r2, [r7, #6]
 800095e:	2101      	movs	r1, #1
 8000960:	fa01 f202 	lsl.w	r2, r1, r2
 8000964:	4611      	mov	r1, r2
 8000966:	4a11      	ldr	r2, [pc, #68]	@ (80009ac <gpio_configure_interrupt+0xe4>)
 8000968:	430b      	orrs	r3, r1
 800096a:	6093      	str	r3, [r2, #8]
		EXTI->FTSR = EXTI->FTSR & ~(0x00000001 << pin);
 800096c:	4b0f      	ldr	r3, [pc, #60]	@ (80009ac <gpio_configure_interrupt+0xe4>)
 800096e:	68db      	ldr	r3, [r3, #12]
 8000970:	88fa      	ldrh	r2, [r7, #6]
 8000972:	2101      	movs	r1, #1
 8000974:	fa01 f202 	lsl.w	r2, r1, r2
 8000978:	43d2      	mvns	r2, r2
 800097a:	4611      	mov	r1, r2
 800097c:	4a0b      	ldr	r2, [pc, #44]	@ (80009ac <gpio_configure_interrupt+0xe4>)
 800097e:	400b      	ands	r3, r1
 8000980:	60d3      	str	r3, [r2, #12]
		EXTI->FTSR = EXTI->FTSR | (1 << pin);
 8000982:	4b0a      	ldr	r3, [pc, #40]	@ (80009ac <gpio_configure_interrupt+0xe4>)
 8000984:	68db      	ldr	r3, [r3, #12]
 8000986:	88fa      	ldrh	r2, [r7, #6]
 8000988:	2101      	movs	r1, #1
 800098a:	fa01 f202 	lsl.w	r2, r1, r2
 800098e:	4611      	mov	r1, r2
 8000990:	4a06      	ldr	r2, [pc, #24]	@ (80009ac <gpio_configure_interrupt+0xe4>)
 8000992:	430b      	orrs	r3, r1
 8000994:	60d3      	str	r3, [r2, #12]

		return 0;
 8000996:	2300      	movs	r3, #0
 8000998:	e001      	b.n	800099e <gpio_configure_interrupt+0xd6>
	}
	else
	{
		return -1;
 800099a:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 800099e:	4618      	mov	r0, r3
 80009a0:	370c      	adds	r7, #12
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop
 80009ac:	40013c00 	.word	0x40013c00

080009b0 <gpio_enable_interrupt>:

int gpio_enable_interrupt(uint16_t pin, IRQn_Type irq)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	4603      	mov	r3, r0
 80009b8:	460a      	mov	r2, r1
 80009ba:	80fb      	strh	r3, [r7, #6]
 80009bc:	4613      	mov	r3, r2
 80009be:	717b      	strb	r3, [r7, #5]
	EXTI->IMR = EXTI->IMR & ~(0x00000001 << pin);
 80009c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a00 <gpio_enable_interrupt+0x50>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	88fa      	ldrh	r2, [r7, #6]
 80009c6:	2101      	movs	r1, #1
 80009c8:	fa01 f202 	lsl.w	r2, r1, r2
 80009cc:	43d2      	mvns	r2, r2
 80009ce:	4611      	mov	r1, r2
 80009d0:	4a0b      	ldr	r2, [pc, #44]	@ (8000a00 <gpio_enable_interrupt+0x50>)
 80009d2:	400b      	ands	r3, r1
 80009d4:	6013      	str	r3, [r2, #0]
	EXTI->IMR = EXTI->IMR | (1 << pin);
 80009d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000a00 <gpio_enable_interrupt+0x50>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	88fa      	ldrh	r2, [r7, #6]
 80009dc:	2101      	movs	r1, #1
 80009de:	fa01 f202 	lsl.w	r2, r1, r2
 80009e2:	4611      	mov	r1, r2
 80009e4:	4a06      	ldr	r2, [pc, #24]	@ (8000a00 <gpio_enable_interrupt+0x50>)
 80009e6:	430b      	orrs	r3, r1
 80009e8:	6013      	str	r3, [r2, #0]
	NVIC_EnableIRQ(irq);
 80009ea:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80009ee:	4618      	mov	r0, r3
 80009f0:	f7ff fe02 	bl	80005f8 <__NVIC_EnableIRQ>

	return 0;
 80009f4:	2300      	movs	r3, #0
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	40013c00 	.word	0x40013c00

08000a04 <gpio_clear_interrupt>:

int gpio_clear_interrupt(uint16_t pin)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	80fb      	strh	r3, [r7, #6]
	if(EXTI->PR & (1 << pin))
 8000a0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a48 <gpio_clear_interrupt+0x44>)
 8000a10:	695b      	ldr	r3, [r3, #20]
 8000a12:	88fa      	ldrh	r2, [r7, #6]
 8000a14:	2101      	movs	r1, #1
 8000a16:	fa01 f202 	lsl.w	r2, r1, r2
 8000a1a:	4013      	ands	r3, r2
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d00b      	beq.n	8000a38 <gpio_clear_interrupt+0x34>
	{
		EXTI->PR = EXTI->PR | (1 << pin);
 8000a20:	4b09      	ldr	r3, [pc, #36]	@ (8000a48 <gpio_clear_interrupt+0x44>)
 8000a22:	695b      	ldr	r3, [r3, #20]
 8000a24:	88fa      	ldrh	r2, [r7, #6]
 8000a26:	2101      	movs	r1, #1
 8000a28:	fa01 f202 	lsl.w	r2, r1, r2
 8000a2c:	4611      	mov	r1, r2
 8000a2e:	4a06      	ldr	r2, [pc, #24]	@ (8000a48 <gpio_clear_interrupt+0x44>)
 8000a30:	430b      	orrs	r3, r1
 8000a32:	6153      	str	r3, [r2, #20]

		return 0;
 8000a34:	2300      	movs	r3, #0
 8000a36:	e000      	b.n	8000a3a <gpio_clear_interrupt+0x36>
	}

	return 0;
 8000a38:	2300      	movs	r3, #0
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	370c      	adds	r7, #12
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	40013c00 	.word	0x40013c00

08000a4c <__NVIC_EnableIRQ>:
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	4603      	mov	r3, r0
 8000a54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	db0b      	blt.n	8000a76 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	f003 021f 	and.w	r2, r3, #31
 8000a64:	4907      	ldr	r1, [pc, #28]	@ (8000a84 <__NVIC_EnableIRQ+0x38>)
 8000a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a6a:	095b      	lsrs	r3, r3, #5
 8000a6c:	2001      	movs	r0, #1
 8000a6e:	fa00 f202 	lsl.w	r2, r0, r2
 8000a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000a76:	bf00      	nop
 8000a78:	370c      	adds	r7, #12
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	e000e100 	.word	0xe000e100

08000a88 <spi_choose_type>:
 */

#include <STM32F401VE_SPI_driver.h>

void spi_choose_type(uint32_t spi)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
	switch(spi)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	2b03      	cmp	r3, #3
 8000a94:	d826      	bhi.n	8000ae4 <spi_choose_type+0x5c>
 8000a96:	a201      	add	r2, pc, #4	@ (adr r2, 8000a9c <spi_choose_type+0x14>)
 8000a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a9c:	08000aad 	.word	0x08000aad
 8000aa0:	08000abb 	.word	0x08000abb
 8000aa4:	08000ac9 	.word	0x08000ac9
 8000aa8:	08000ad7 	.word	0x08000ad7
	{
	case SPI1_TYPE:
	{
		RCC->APB2ENR = RCC->APB2ENR | SPI1EN;
 8000aac:	4b10      	ldr	r3, [pc, #64]	@ (8000af0 <spi_choose_type+0x68>)
 8000aae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ab0:	4a0f      	ldr	r2, [pc, #60]	@ (8000af0 <spi_choose_type+0x68>)
 8000ab2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ab6:	6453      	str	r3, [r2, #68]	@ 0x44
	}break;
 8000ab8:	e014      	b.n	8000ae4 <spi_choose_type+0x5c>
	case SPI2_TYPE:
	{
		RCC->APB1ENR = RCC->APB1ENR | SPI2EN;
 8000aba:	4b0d      	ldr	r3, [pc, #52]	@ (8000af0 <spi_choose_type+0x68>)
 8000abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000abe:	4a0c      	ldr	r2, [pc, #48]	@ (8000af0 <spi_choose_type+0x68>)
 8000ac0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ac4:	6413      	str	r3, [r2, #64]	@ 0x40
	}break;
 8000ac6:	e00d      	b.n	8000ae4 <spi_choose_type+0x5c>
	case SPI3_TYPE:
	{
		RCC->APB1ENR = RCC->APB1ENR | SPI3EN;
 8000ac8:	4b09      	ldr	r3, [pc, #36]	@ (8000af0 <spi_choose_type+0x68>)
 8000aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000acc:	4a08      	ldr	r2, [pc, #32]	@ (8000af0 <spi_choose_type+0x68>)
 8000ace:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ad2:	6413      	str	r3, [r2, #64]	@ 0x40
	}break;
 8000ad4:	e006      	b.n	8000ae4 <spi_choose_type+0x5c>
	case SPI4_TYPE:
	{
		RCC->APB2ENR = RCC->APB2ENR | SPI4EN;
 8000ad6:	4b06      	ldr	r3, [pc, #24]	@ (8000af0 <spi_choose_type+0x68>)
 8000ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ada:	4a05      	ldr	r2, [pc, #20]	@ (8000af0 <spi_choose_type+0x68>)
 8000adc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000ae0:	6453      	str	r3, [r2, #68]	@ 0x44
	}break;
 8000ae2:	bf00      	nop
	}
}
 8000ae4:	bf00      	nop
 8000ae6:	370c      	adds	r7, #12
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr
 8000af0:	40023800 	.word	0x40023800

08000af4 <spi_configure_cr1>:

void spi_configure_cr1(SPI_TypeDef* type, uint16_t bidimode, uint16_t bidioe, uint16_t crcen, uint16_t crcnext, uint16_t dff, uint16_t rxonly, uint16_t ssm, uint16_t ssi, uint16_t lsbfirst, uint16_t br, uint16_t mstr, uint16_t cpol, uint16_t cpha)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b084      	sub	sp, #16
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	60f8      	str	r0, [r7, #12]
 8000afc:	4608      	mov	r0, r1
 8000afe:	4611      	mov	r1, r2
 8000b00:	461a      	mov	r2, r3
 8000b02:	4603      	mov	r3, r0
 8000b04:	817b      	strh	r3, [r7, #10]
 8000b06:	460b      	mov	r3, r1
 8000b08:	813b      	strh	r3, [r7, #8]
 8000b0a:	4613      	mov	r3, r2
 8000b0c:	80fb      	strh	r3, [r7, #6]
	spi_cr1_configure_bidimode(type, bidimode);
 8000b0e:	897b      	ldrh	r3, [r7, #10]
 8000b10:	4619      	mov	r1, r3
 8000b12:	68f8      	ldr	r0, [r7, #12]
 8000b14:	f000 f8e2 	bl	8000cdc <spi_cr1_configure_bidimode>
	spi_cr1_configure_bidioe(type, bidioe);
 8000b18:	893b      	ldrh	r3, [r7, #8]
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	68f8      	ldr	r0, [r7, #12]
 8000b1e:	f000 f8f6 	bl	8000d0e <spi_cr1_configure_bidioe>
	spi_cr1_configure_crcen(type, crcen);
 8000b22:	88fb      	ldrh	r3, [r7, #6]
 8000b24:	4619      	mov	r1, r3
 8000b26:	68f8      	ldr	r0, [r7, #12]
 8000b28:	f000 f90a 	bl	8000d40 <spi_cr1_configure_crcen>
	spi_cr1_configure_crcnext(type, crcnext);
 8000b2c:	8b3b      	ldrh	r3, [r7, #24]
 8000b2e:	4619      	mov	r1, r3
 8000b30:	68f8      	ldr	r0, [r7, #12]
 8000b32:	f000 f91e 	bl	8000d72 <spi_cr1_configure_crcnext>
	spi_cr1_configure_dff(type, dff);
 8000b36:	8bbb      	ldrh	r3, [r7, #28]
 8000b38:	4619      	mov	r1, r3
 8000b3a:	68f8      	ldr	r0, [r7, #12]
 8000b3c:	f000 f932 	bl	8000da4 <spi_cr1_configure_dff>
	spi_cr1_configure_rxonly(type, rxonly);
 8000b40:	8c3b      	ldrh	r3, [r7, #32]
 8000b42:	4619      	mov	r1, r3
 8000b44:	68f8      	ldr	r0, [r7, #12]
 8000b46:	f000 f946 	bl	8000dd6 <spi_cr1_configure_rxonly>
	spi_cr1_configure_ssm(type, ssm);
 8000b4a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	68f8      	ldr	r0, [r7, #12]
 8000b50:	f000 f95a 	bl	8000e08 <spi_cr1_configure_ssm>
	spi_cr1_configure_ssi(type, ssi);
 8000b54:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000b56:	4619      	mov	r1, r3
 8000b58:	68f8      	ldr	r0, [r7, #12]
 8000b5a:	f000 f96e 	bl	8000e3a <spi_cr1_configure_ssi>
	spi_cr1_configure_lsbfirst(type, lsbfirst);
 8000b5e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000b60:	4619      	mov	r1, r3
 8000b62:	68f8      	ldr	r0, [r7, #12]
 8000b64:	f000 f982 	bl	8000e6c <spi_cr1_configure_lsbfirst>
	spi_cr1_configure_br(type, br);
 8000b68:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	68f8      	ldr	r0, [r7, #12]
 8000b6e:	f000 f9af 	bl	8000ed0 <spi_cr1_configure_br>
	spi_cr1_configure_mstr(type, mstr);
 8000b72:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000b74:	4619      	mov	r1, r3
 8000b76:	68f8      	ldr	r0, [r7, #12]
 8000b78:	f000 f9c3 	bl	8000f02 <spi_cr1_configure_mstr>
	spi_cr1_configure_cpol(type, cpol);
 8000b7c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000b7e:	4619      	mov	r1, r3
 8000b80:	68f8      	ldr	r0, [r7, #12]
 8000b82:	f000 f9d7 	bl	8000f34 <spi_cr1_configure_cpol>
	spi_cr1_configure_cpha(type, cpha);
 8000b86:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000b88:	4619      	mov	r1, r3
 8000b8a:	68f8      	ldr	r0, [r7, #12]
 8000b8c:	f000 f9eb 	bl	8000f66 <spi_cr1_configure_cpha>
}
 8000b90:	bf00      	nop
 8000b92:	3710      	adds	r7, #16
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <spi_configure_cr2>:

void spi_configure_cr2(SPI_TypeDef* type, uint16_t txeie, uint16_t rxneie, uint16_t errie, uint16_t frf, uint16_t ssoe, uint16_t txdmaen, uint16_t rxdmaen)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b084      	sub	sp, #16
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	60f8      	str	r0, [r7, #12]
 8000ba0:	4608      	mov	r0, r1
 8000ba2:	4611      	mov	r1, r2
 8000ba4:	461a      	mov	r2, r3
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	817b      	strh	r3, [r7, #10]
 8000baa:	460b      	mov	r3, r1
 8000bac:	813b      	strh	r3, [r7, #8]
 8000bae:	4613      	mov	r3, r2
 8000bb0:	80fb      	strh	r3, [r7, #6]
	spi_cr2_configure_txeie(type, txeie);
 8000bb2:	897b      	ldrh	r3, [r7, #10]
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	68f8      	ldr	r0, [r7, #12]
 8000bb8:	f000 f9ed 	bl	8000f96 <spi_cr2_configure_txeie>
	spi_cr2_configure_rxneie(type, rxneie);
 8000bbc:	893b      	ldrh	r3, [r7, #8]
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	68f8      	ldr	r0, [r7, #12]
 8000bc2:	f000 fa01 	bl	8000fc8 <spi_cr2_configure_rxneie>
	spi_cr2_configure_errie(type, errie);
 8000bc6:	88fb      	ldrh	r3, [r7, #6]
 8000bc8:	4619      	mov	r1, r3
 8000bca:	68f8      	ldr	r0, [r7, #12]
 8000bcc:	f000 fa15 	bl	8000ffa <spi_cr2_configure_errie>
	spi_cr2_configure_frf(type, frf);
 8000bd0:	8b3b      	ldrh	r3, [r7, #24]
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	68f8      	ldr	r0, [r7, #12]
 8000bd6:	f000 fa29 	bl	800102c <spi_cr2_configure_frf>
	spi_cr2_configure_ssoe(type, ssoe);
 8000bda:	8bbb      	ldrh	r3, [r7, #28]
 8000bdc:	4619      	mov	r1, r3
 8000bde:	68f8      	ldr	r0, [r7, #12]
 8000be0:	f000 fa3d 	bl	800105e <spi_cr2_configure_ssoe>
	spi_cr2_configure_txdmaen(type, txdmaen);
 8000be4:	8c3b      	ldrh	r3, [r7, #32]
 8000be6:	4619      	mov	r1, r3
 8000be8:	68f8      	ldr	r0, [r7, #12]
 8000bea:	f000 fa51 	bl	8001090 <spi_cr2_configure_txdmaen>
	spi_cr2_configure_rxdmaen(type, rxdmaen);
 8000bee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	68f8      	ldr	r0, [r7, #12]
 8000bf4:	f000 fa65 	bl	80010c2 <spi_cr2_configure_rxdmaen>
}
 8000bf8:	bf00      	nop
 8000bfa:	3710      	adds	r7, #16
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <spi_configure>:

void spi_configure(spi_type* spi)
{
 8000c00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000c04:	b091      	sub	sp, #68	@ 0x44
 8000c06:	af0a      	add	r7, sp, #40	@ 0x28
 8000c08:	6178      	str	r0, [r7, #20]
	spi_choose_type(spi->type);
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	685b      	ldr	r3, [r3, #4]
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f7ff ff3a 	bl	8000a88 <spi_choose_type>
	spi_cr1_configure_spe(spi->spi, 0x0);
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	2100      	movs	r1, #0
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f000 f93f 	bl	8000e9e <spi_cr1_configure_spe>
	spi_configure_cr1(spi->spi, spi->bidimode, spi->bidioe, spi->crcen, spi->crcnext, spi->dff, spi->rxonly, spi->ssm, spi->ssi, spi->lsbfirst, spi->br, spi->mstr, spi->cpol, spi->cpha);
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	613b      	str	r3, [r7, #16]
 8000c26:	697b      	ldr	r3, [r7, #20]
 8000c28:	f8b3 c008 	ldrh.w	ip, [r3, #8]
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	f8b3 e00a 	ldrh.w	lr, [r3, #10]
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	89da      	ldrh	r2, [r3, #14]
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	8a19      	ldrh	r1, [r3, #16]
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	8a58      	ldrh	r0, [r3, #18]
 8000c44:	697b      	ldr	r3, [r7, #20]
 8000c46:	8a9c      	ldrh	r4, [r3, #20]
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	8add      	ldrh	r5, [r3, #22]
 8000c4c:	697b      	ldr	r3, [r7, #20]
 8000c4e:	8b1e      	ldrh	r6, [r3, #24]
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	8b9b      	ldrh	r3, [r3, #28]
 8000c54:	60fb      	str	r3, [r7, #12]
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	8bdb      	ldrh	r3, [r3, #30]
 8000c5a:	60bb      	str	r3, [r7, #8]
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	f8b3 9020 	ldrh.w	r9, [r3, #32]
 8000c62:	464b      	mov	r3, r9
 8000c64:	607b      	str	r3, [r7, #4]
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8000c6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	9308      	str	r3, [sp, #32]
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	9307      	str	r3, [sp, #28]
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	9306      	str	r3, [sp, #24]
 8000c78:	9605      	str	r6, [sp, #20]
 8000c7a:	9504      	str	r5, [sp, #16]
 8000c7c:	9403      	str	r4, [sp, #12]
 8000c7e:	9002      	str	r0, [sp, #8]
 8000c80:	9101      	str	r1, [sp, #4]
 8000c82:	9200      	str	r2, [sp, #0]
 8000c84:	4643      	mov	r3, r8
 8000c86:	4672      	mov	r2, lr
 8000c88:	4661      	mov	r1, ip
 8000c8a:	6938      	ldr	r0, [r7, #16]
 8000c8c:	f7ff ff32 	bl	8000af4 <spi_configure_cr1>
	spi_configure_cr2(spi->spi, spi->txeie, spi->rxneie, spi->errie, spi->frf, spi->ssoe, spi->txdmaen, spi->rxdmaen);
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	681c      	ldr	r4, [r3, #0]
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	8c9d      	ldrh	r5, [r3, #36]	@ 0x24
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	8cde      	ldrh	r6, [r3, #38]	@ 0x26
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	f8b3 c028 	ldrh.w	ip, [r3, #40]	@ 0x28
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000ca6:	697a      	ldr	r2, [r7, #20]
 8000ca8:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 8000caa:	6979      	ldr	r1, [r7, #20]
 8000cac:	8dc9      	ldrh	r1, [r1, #46]	@ 0x2e
 8000cae:	6978      	ldr	r0, [r7, #20]
 8000cb0:	8e00      	ldrh	r0, [r0, #48]	@ 0x30
 8000cb2:	9003      	str	r0, [sp, #12]
 8000cb4:	9102      	str	r1, [sp, #8]
 8000cb6:	9201      	str	r2, [sp, #4]
 8000cb8:	9300      	str	r3, [sp, #0]
 8000cba:	4663      	mov	r3, ip
 8000cbc:	4632      	mov	r2, r6
 8000cbe:	4629      	mov	r1, r5
 8000cc0:	4620      	mov	r0, r4
 8000cc2:	f7ff ff69 	bl	8000b98 <spi_configure_cr2>
	spi_cr1_configure_spe(spi->spi, 0x1);
 8000cc6:	697b      	ldr	r3, [r7, #20]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	2101      	movs	r1, #1
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f000 f8e6 	bl	8000e9e <spi_cr1_configure_spe>
}
 8000cd2:	bf00      	nop
 8000cd4:	371c      	adds	r7, #28
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000cdc <spi_cr1_configure_bidimode>:


void spi_cr1_configure_bidimode(SPI_TypeDef* type, uint16_t bidimode)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
 8000ce4:	460b      	mov	r3, r1
 8000ce6:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << SPI_BIDIMODE);
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	601a      	str	r2, [r3, #0]
	type->CR1 = type->CR1 | (bidimode << SPI_BIDIMODE);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681a      	ldr	r2, [r3, #0]
 8000cf8:	887b      	ldrh	r3, [r7, #2]
 8000cfa:	03db      	lsls	r3, r3, #15
 8000cfc:	431a      	orrs	r2, r3
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	601a      	str	r2, [r3, #0]
}
 8000d02:	bf00      	nop
 8000d04:	370c      	adds	r7, #12
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr

08000d0e <spi_cr1_configure_bidioe>:

void spi_cr1_configure_bidioe(SPI_TypeDef* type, uint16_t bidioe)
{
 8000d0e:	b480      	push	{r7}
 8000d10:	b083      	sub	sp, #12
 8000d12:	af00      	add	r7, sp, #0
 8000d14:	6078      	str	r0, [r7, #4]
 8000d16:	460b      	mov	r3, r1
 8000d18:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << SPI_BIDIOE);
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	601a      	str	r2, [r3, #0]
	type->CR1 = type->CR1 | (bidioe << SPI_BIDIOE);
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	887b      	ldrh	r3, [r7, #2]
 8000d2c:	039b      	lsls	r3, r3, #14
 8000d2e:	431a      	orrs	r2, r3
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	601a      	str	r2, [r3, #0]
}
 8000d34:	bf00      	nop
 8000d36:	370c      	adds	r7, #12
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr

08000d40 <spi_cr1_configure_crcen>:

void spi_cr1_configure_crcen(SPI_TypeDef* type, uint16_t crcen)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
 8000d48:	460b      	mov	r3, r1
 8000d4a:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << SPI_CRCEN);
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	601a      	str	r2, [r3, #0]
	type->CR1 = type->CR1 | (crcen << SPI_CRCEN);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681a      	ldr	r2, [r3, #0]
 8000d5c:	887b      	ldrh	r3, [r7, #2]
 8000d5e:	035b      	lsls	r3, r3, #13
 8000d60:	431a      	orrs	r2, r3
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	601a      	str	r2, [r3, #0]
}
 8000d66:	bf00      	nop
 8000d68:	370c      	adds	r7, #12
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr

08000d72 <spi_cr1_configure_crcnext>:

void spi_cr1_configure_crcnext(SPI_TypeDef* type, uint16_t crcnext)
{
 8000d72:	b480      	push	{r7}
 8000d74:	b083      	sub	sp, #12
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	6078      	str	r0, [r7, #4]
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << SPI_CRCNEXT);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	601a      	str	r2, [r3, #0]
	type->CR1 = type->CR1 | (crcnext << SPI_CRCNEXT);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681a      	ldr	r2, [r3, #0]
 8000d8e:	887b      	ldrh	r3, [r7, #2]
 8000d90:	031b      	lsls	r3, r3, #12
 8000d92:	431a      	orrs	r2, r3
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	601a      	str	r2, [r3, #0]
}
 8000d98:	bf00      	nop
 8000d9a:	370c      	adds	r7, #12
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr

08000da4 <spi_cr1_configure_dff>:

void spi_cr1_configure_dff(SPI_TypeDef* type, uint16_t dff)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
 8000dac:	460b      	mov	r3, r1
 8000dae:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << SPI_DFF);
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	601a      	str	r2, [r3, #0]
	type->CR1 = type->CR1 | (dff << SPI_DFF);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681a      	ldr	r2, [r3, #0]
 8000dc0:	887b      	ldrh	r3, [r7, #2]
 8000dc2:	02db      	lsls	r3, r3, #11
 8000dc4:	431a      	orrs	r2, r3
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	601a      	str	r2, [r3, #0]
}
 8000dca:	bf00      	nop
 8000dcc:	370c      	adds	r7, #12
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr

08000dd6 <spi_cr1_configure_rxonly>:

void spi_cr1_configure_rxonly(SPI_TypeDef* type, uint16_t rxonly)
{
 8000dd6:	b480      	push	{r7}
 8000dd8:	b083      	sub	sp, #12
 8000dda:	af00      	add	r7, sp, #0
 8000ddc:	6078      	str	r0, [r7, #4]
 8000dde:	460b      	mov	r3, r1
 8000de0:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << SPI_RXONLY);
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	601a      	str	r2, [r3, #0]
	type->CR1 = type->CR1 | (rxonly << SPI_RXONLY);
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	887b      	ldrh	r3, [r7, #2]
 8000df4:	029b      	lsls	r3, r3, #10
 8000df6:	431a      	orrs	r2, r3
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	601a      	str	r2, [r3, #0]
}
 8000dfc:	bf00      	nop
 8000dfe:	370c      	adds	r7, #12
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr

08000e08 <spi_cr1_configure_ssm>:

void spi_cr1_configure_ssm(SPI_TypeDef* type, uint16_t ssm)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	460b      	mov	r3, r1
 8000e12:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << SPI_SSM);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	601a      	str	r2, [r3, #0]
	type->CR1 = type->CR1 | (ssm << SPI_SSM);
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681a      	ldr	r2, [r3, #0]
 8000e24:	887b      	ldrh	r3, [r7, #2]
 8000e26:	025b      	lsls	r3, r3, #9
 8000e28:	431a      	orrs	r2, r3
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	601a      	str	r2, [r3, #0]
}
 8000e2e:	bf00      	nop
 8000e30:	370c      	adds	r7, #12
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr

08000e3a <spi_cr1_configure_ssi>:

void spi_cr1_configure_ssi(SPI_TypeDef* type, uint16_t ssi)
{
 8000e3a:	b480      	push	{r7}
 8000e3c:	b083      	sub	sp, #12
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	6078      	str	r0, [r7, #4]
 8000e42:	460b      	mov	r3, r1
 8000e44:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << SPI_SSI);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	601a      	str	r2, [r3, #0]
	type->CR1 = type->CR1 | (ssi << SPI_SSI);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681a      	ldr	r2, [r3, #0]
 8000e56:	887b      	ldrh	r3, [r7, #2]
 8000e58:	021b      	lsls	r3, r3, #8
 8000e5a:	431a      	orrs	r2, r3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	601a      	str	r2, [r3, #0]
}
 8000e60:	bf00      	nop
 8000e62:	370c      	adds	r7, #12
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr

08000e6c <spi_cr1_configure_lsbfirst>:

void spi_cr1_configure_lsbfirst(SPI_TypeDef* type, uint16_t lsbfirst)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b083      	sub	sp, #12
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
 8000e74:	460b      	mov	r3, r1
 8000e76:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << SPI_LSBFIRST);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	601a      	str	r2, [r3, #0]
	type->CR1 = type->CR1 | (lsbfirst << SPI_LSBFIRST);
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681a      	ldr	r2, [r3, #0]
 8000e88:	887b      	ldrh	r3, [r7, #2]
 8000e8a:	01db      	lsls	r3, r3, #7
 8000e8c:	431a      	orrs	r2, r3
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	601a      	str	r2, [r3, #0]
}
 8000e92:	bf00      	nop
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr

08000e9e <spi_cr1_configure_spe>:

void spi_cr1_configure_spe(SPI_TypeDef* type, uint16_t spe)
{
 8000e9e:	b480      	push	{r7}
 8000ea0:	b083      	sub	sp, #12
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	6078      	str	r0, [r7, #4]
 8000ea6:	460b      	mov	r3, r1
 8000ea8:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << SPI_SPE);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	601a      	str	r2, [r3, #0]
	type->CR1 = type->CR1 | (spe << SPI_SPE);
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681a      	ldr	r2, [r3, #0]
 8000eba:	887b      	ldrh	r3, [r7, #2]
 8000ebc:	019b      	lsls	r3, r3, #6
 8000ebe:	431a      	orrs	r2, r3
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	601a      	str	r2, [r3, #0]
}
 8000ec4:	bf00      	nop
 8000ec6:	370c      	adds	r7, #12
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr

08000ed0 <spi_cr1_configure_br>:

void spi_cr1_configure_br(SPI_TypeDef* type, uint16_t br)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	460b      	mov	r3, r1
 8000eda:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0007 << SPI_BR);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	601a      	str	r2, [r3, #0]
	type->CR1 = type->CR1 | (br << SPI_BR);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681a      	ldr	r2, [r3, #0]
 8000eec:	887b      	ldrh	r3, [r7, #2]
 8000eee:	00db      	lsls	r3, r3, #3
 8000ef0:	431a      	orrs	r2, r3
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	601a      	str	r2, [r3, #0]
}
 8000ef6:	bf00      	nop
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr

08000f02 <spi_cr1_configure_mstr>:

void spi_cr1_configure_mstr(SPI_TypeDef* type, uint16_t mstr)
{
 8000f02:	b480      	push	{r7}
 8000f04:	b083      	sub	sp, #12
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << SPI_MSTR);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f023 0204 	bic.w	r2, r3, #4
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	601a      	str	r2, [r3, #0]
	type->CR1 = type->CR1 | (mstr << SPI_MSTR);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	887b      	ldrh	r3, [r7, #2]
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	431a      	orrs	r2, r3
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	601a      	str	r2, [r3, #0]
}
 8000f28:	bf00      	nop
 8000f2a:	370c      	adds	r7, #12
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr

08000f34 <spi_cr1_configure_cpol>:

void spi_cr1_configure_cpol(SPI_TypeDef* type, uint16_t cpol)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << SPI_CPOL);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f023 0202 	bic.w	r2, r3, #2
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	601a      	str	r2, [r3, #0]
	type->CR1 = type->CR1 | (cpol << SPI_CPOL);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	887b      	ldrh	r3, [r7, #2]
 8000f52:	005b      	lsls	r3, r3, #1
 8000f54:	431a      	orrs	r2, r3
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	601a      	str	r2, [r3, #0]
}
 8000f5a:	bf00      	nop
 8000f5c:	370c      	adds	r7, #12
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr

08000f66 <spi_cr1_configure_cpha>:

void spi_cr1_configure_cpha(SPI_TypeDef* type, uint16_t cpha)
{
 8000f66:	b480      	push	{r7}
 8000f68:	b083      	sub	sp, #12
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	6078      	str	r0, [r7, #4]
 8000f6e:	460b      	mov	r3, r1
 8000f70:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << SPI_CPHA);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f023 0201 	bic.w	r2, r3, #1
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	601a      	str	r2, [r3, #0]
	type->CR1 = type->CR1 | (cpha << SPI_CPHA);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	887b      	ldrh	r3, [r7, #2]
 8000f84:	431a      	orrs	r2, r3
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	601a      	str	r2, [r3, #0]
}
 8000f8a:	bf00      	nop
 8000f8c:	370c      	adds	r7, #12
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr

08000f96 <spi_cr2_configure_txeie>:

void spi_cr2_configure_txeie(SPI_TypeDef* type, uint16_t txeie)
{
 8000f96:	b480      	push	{r7}
 8000f98:	b083      	sub	sp, #12
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	6078      	str	r0, [r7, #4]
 8000f9e:	460b      	mov	r3, r1
 8000fa0:	807b      	strh	r3, [r7, #2]
	type->CR2 = type->CR2 & ~(0x0001 << SPI_TXEIE);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	605a      	str	r2, [r3, #4]
	type->CR2 = type->CR2 | (txeie << SPI_TXEIE);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	685a      	ldr	r2, [r3, #4]
 8000fb2:	887b      	ldrh	r3, [r7, #2]
 8000fb4:	01db      	lsls	r3, r3, #7
 8000fb6:	431a      	orrs	r2, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	605a      	str	r2, [r3, #4]
}
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr

08000fc8 <spi_cr2_configure_rxneie>:

void spi_cr2_configure_rxneie(SPI_TypeDef* type, uint16_t rxneie)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	807b      	strh	r3, [r7, #2]
	type->CR2 = type->CR2 & ~(0x0001 << SPI_RXNEIE);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	605a      	str	r2, [r3, #4]
	type->CR2 = type->CR2 | (rxneie << SPI_RXNEIE);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	685a      	ldr	r2, [r3, #4]
 8000fe4:	887b      	ldrh	r3, [r7, #2]
 8000fe6:	019b      	lsls	r3, r3, #6
 8000fe8:	431a      	orrs	r2, r3
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	605a      	str	r2, [r3, #4]
}
 8000fee:	bf00      	nop
 8000ff0:	370c      	adds	r7, #12
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr

08000ffa <spi_cr2_configure_errie>:

void spi_cr2_configure_errie(SPI_TypeDef* type, uint16_t errie)
{
 8000ffa:	b480      	push	{r7}
 8000ffc:	b083      	sub	sp, #12
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	6078      	str	r0, [r7, #4]
 8001002:	460b      	mov	r3, r1
 8001004:	807b      	strh	r3, [r7, #2]
	type->CR2 = type->CR2 & ~(0x0001 << SPI_ERRIE);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	f023 0220 	bic.w	r2, r3, #32
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	605a      	str	r2, [r3, #4]
	type->CR2 = type->CR2 | (errie << SPI_ERRIE);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	685a      	ldr	r2, [r3, #4]
 8001016:	887b      	ldrh	r3, [r7, #2]
 8001018:	015b      	lsls	r3, r3, #5
 800101a:	431a      	orrs	r2, r3
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	605a      	str	r2, [r3, #4]
}
 8001020:	bf00      	nop
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <spi_cr2_configure_frf>:

void spi_cr2_configure_frf(SPI_TypeDef* type, uint16_t frf)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	460b      	mov	r3, r1
 8001036:	807b      	strh	r3, [r7, #2]
	type->CR2 = type->CR2 & ~(0x0001 << SPI_FRF);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f023 0210 	bic.w	r2, r3, #16
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	605a      	str	r2, [r3, #4]
	type->CR2 = type->CR2 | (frf << SPI_FRF);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	685a      	ldr	r2, [r3, #4]
 8001048:	887b      	ldrh	r3, [r7, #2]
 800104a:	011b      	lsls	r3, r3, #4
 800104c:	431a      	orrs	r2, r3
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	605a      	str	r2, [r3, #4]
}
 8001052:	bf00      	nop
 8001054:	370c      	adds	r7, #12
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr

0800105e <spi_cr2_configure_ssoe>:

void spi_cr2_configure_ssoe(SPI_TypeDef* type, uint16_t ssoe)
{
 800105e:	b480      	push	{r7}
 8001060:	b083      	sub	sp, #12
 8001062:	af00      	add	r7, sp, #0
 8001064:	6078      	str	r0, [r7, #4]
 8001066:	460b      	mov	r3, r1
 8001068:	807b      	strh	r3, [r7, #2]
	type->CR2 = type->CR2 & ~(0x0001 << SPI_SSOE);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	f023 0204 	bic.w	r2, r3, #4
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	605a      	str	r2, [r3, #4]
	type->CR2 = type->CR2 | (ssoe << SPI_SSOE);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	685a      	ldr	r2, [r3, #4]
 800107a:	887b      	ldrh	r3, [r7, #2]
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	431a      	orrs	r2, r3
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	605a      	str	r2, [r3, #4]
}
 8001084:	bf00      	nop
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr

08001090 <spi_cr2_configure_txdmaen>:

void spi_cr2_configure_txdmaen(SPI_TypeDef* type, uint16_t txdmaen)
{
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	460b      	mov	r3, r1
 800109a:	807b      	strh	r3, [r7, #2]
	type->CR2 = type->CR2 & ~(0x0001 << SPI_TXDMAEN);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f023 0202 	bic.w	r2, r3, #2
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	605a      	str	r2, [r3, #4]
	type->CR2 = type->CR2 | (txdmaen << SPI_TXDMAEN);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	685a      	ldr	r2, [r3, #4]
 80010ac:	887b      	ldrh	r3, [r7, #2]
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	431a      	orrs	r2, r3
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	605a      	str	r2, [r3, #4]
}
 80010b6:	bf00      	nop
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr

080010c2 <spi_cr2_configure_rxdmaen>:

void spi_cr2_configure_rxdmaen(SPI_TypeDef* type, uint16_t rxdmaen)
{
 80010c2:	b480      	push	{r7}
 80010c4:	b083      	sub	sp, #12
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]
 80010ca:	460b      	mov	r3, r1
 80010cc:	807b      	strh	r3, [r7, #2]
	type->CR2 = type->CR2 & ~(0x0001 << SPI_RXDMAEN);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	f023 0201 	bic.w	r2, r3, #1
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	605a      	str	r2, [r3, #4]
	type->CR2 = type->CR2 | (rxdmaen << SPI_RXDMAEN);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	685a      	ldr	r2, [r3, #4]
 80010de:	887b      	ldrh	r3, [r7, #2]
 80010e0:	431a      	orrs	r2, r3
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	605a      	str	r2, [r3, #4]
}
 80010e6:	bf00      	nop
 80010e8:	370c      	adds	r7, #12
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr

080010f2 <spi_sr_check_txe>:
{
	return ((type->SR & (0x0001 << SPI_CHSIDE)) >> SPI_CHSIDE);
}

uint16_t spi_sr_check_txe(SPI_TypeDef* type)
{
 80010f2:	b480      	push	{r7}
 80010f4:	b083      	sub	sp, #12
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
	return ((type->SR & (0x0001 << SPI_TXE)) >> SPI_TXE);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	689b      	ldr	r3, [r3, #8]
 80010fe:	085b      	lsrs	r3, r3, #1
 8001100:	b29b      	uxth	r3, r3
 8001102:	f003 0301 	and.w	r3, r3, #1
 8001106:	b29b      	uxth	r3, r3
}
 8001108:	4618      	mov	r0, r3
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr

08001114 <spi_dr_write>:


//**************************************SPI TRANSFER FUNCTIONS*****************************************************

void spi_dr_write(SPI_TypeDef* type, uint16_t data)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	460b      	mov	r3, r1
 800111e:	807b      	strh	r3, [r7, #2]
	type->DR = data;
 8001120:	887a      	ldrh	r2, [r7, #2]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	60da      	str	r2, [r3, #12]
}
 8001126:	bf00      	nop
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr

08001132 <spi_dr_read>:

uint16_t spi_dr_read(SPI_TypeDef* type)
{
 8001132:	b480      	push	{r7}
 8001134:	b083      	sub	sp, #12
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
	return type->DR;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	68db      	ldr	r3, [r3, #12]
 800113e:	b29b      	uxth	r3, r3
}
 8001140:	4618      	mov	r0, r3
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <spi_slave_transmit>:

void spi_slave_transmit(SPI_TypeDef* type, uint16_t data)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	460b      	mov	r3, r1
 8001156:	807b      	strh	r3, [r7, #2]
	while(spi_sr_check_txe(type) == SPI_TXE_NO_EMPTY);
 8001158:	bf00      	nop
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f7ff ffc9 	bl	80010f2 <spi_sr_check_txe>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d0f9      	beq.n	800115a <spi_slave_transmit+0xe>
	spi_dr_write(type, data);
 8001166:	887b      	ldrh	r3, [r7, #2]
 8001168:	4619      	mov	r1, r3
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	f7ff ffd2 	bl	8001114 <spi_dr_write>
}
 8001170:	bf00      	nop
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}

08001178 <spi_master_transmit>:
	while(spi_sr_check_rxne(type) == SPI_RXNE_EMPTY);
	return spi_dr_read(type);
}

void spi_master_transmit(SPI_TypeDef* type, uint16_t data)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	460b      	mov	r3, r1
 8001182:	807b      	strh	r3, [r7, #2]
	while(spi_sr_check_txe(type) == SPI_TXE_NO_EMPTY);
 8001184:	bf00      	nop
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f7ff ffb3 	bl	80010f2 <spi_sr_check_txe>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d0f9      	beq.n	8001186 <spi_master_transmit+0xe>
	spi_dr_write(type, data);
 8001192:	887b      	ldrh	r3, [r7, #2]
 8001194:	4619      	mov	r1, r3
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f7ff ffbc 	bl	8001114 <spi_dr_write>
}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <spi_enable_interrupt>:
}

//********************************************************SPI INTERRUPT HANDLING************************************

void spi_enable_interrupt(IRQn_Type irq)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	71fb      	strb	r3, [r7, #7]
	NVIC_EnableIRQ(irq);
 80011ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff fc4a 	bl	8000a4c <__NVIC_EnableIRQ>
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <__libc_init_array>:
 80011c0:	b570      	push	{r4, r5, r6, lr}
 80011c2:	4d0d      	ldr	r5, [pc, #52]	@ (80011f8 <__libc_init_array+0x38>)
 80011c4:	4c0d      	ldr	r4, [pc, #52]	@ (80011fc <__libc_init_array+0x3c>)
 80011c6:	1b64      	subs	r4, r4, r5
 80011c8:	10a4      	asrs	r4, r4, #2
 80011ca:	2600      	movs	r6, #0
 80011cc:	42a6      	cmp	r6, r4
 80011ce:	d109      	bne.n	80011e4 <__libc_init_array+0x24>
 80011d0:	4d0b      	ldr	r5, [pc, #44]	@ (8001200 <__libc_init_array+0x40>)
 80011d2:	4c0c      	ldr	r4, [pc, #48]	@ (8001204 <__libc_init_array+0x44>)
 80011d4:	f000 f818 	bl	8001208 <_init>
 80011d8:	1b64      	subs	r4, r4, r5
 80011da:	10a4      	asrs	r4, r4, #2
 80011dc:	2600      	movs	r6, #0
 80011de:	42a6      	cmp	r6, r4
 80011e0:	d105      	bne.n	80011ee <__libc_init_array+0x2e>
 80011e2:	bd70      	pop	{r4, r5, r6, pc}
 80011e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80011e8:	4798      	blx	r3
 80011ea:	3601      	adds	r6, #1
 80011ec:	e7ee      	b.n	80011cc <__libc_init_array+0xc>
 80011ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80011f2:	4798      	blx	r3
 80011f4:	3601      	adds	r6, #1
 80011f6:	e7f2      	b.n	80011de <__libc_init_array+0x1e>
 80011f8:	08001220 	.word	0x08001220
 80011fc:	08001220 	.word	0x08001220
 8001200:	08001220 	.word	0x08001220
 8001204:	08001224 	.word	0x08001224

08001208 <_init>:
 8001208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800120a:	bf00      	nop
 800120c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800120e:	bc08      	pop	{r3}
 8001210:	469e      	mov	lr, r3
 8001212:	4770      	bx	lr

08001214 <_fini>:
 8001214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001216:	bf00      	nop
 8001218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800121a:	bc08      	pop	{r3}
 800121c:	469e      	mov	lr, r3
 800121e:	4770      	bx	lr
