

================================================================
== Vitis HLS Report for 'master_fix'
================================================================
* Date:           Wed Jul 27 15:45:28 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.41 ns|  7.591 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9523|     9523|  99.134 us|  99.134 us|  9524|  9524|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                  |                                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolution1_fix_fu_433                                       |convolution1_fix                                       |     3097|     3097|  32.240 us|  32.240 us|  3097|  3097|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_214_1_VITIS_LOOP_215_2_fu_467  |master_fix_Pipeline_VITIS_LOOP_214_1_VITIS_LOOP_215_2  |     1022|     1022|  10.639 us|  10.639 us|  1022|  1022|       no|
        |grp_convolution2_fix_fu_473                                       |convolution2_fix                                       |      730|      730|   7.599 us|   7.599 us|   730|   730|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_fu_545  |master_fix_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2  |      684|      684|   7.120 us|   7.120 us|   684|   684|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_257_2_VITIS_LOOP_258_3_fu_551  |master_fix_Pipeline_VITIS_LOOP_257_2_VITIS_LOOP_258_3  |      230|      230|   2.394 us|   2.394 us|   230|   230|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_277_1_fu_562                   |master_fix_Pipeline_VITIS_LOOP_277_1                   |       23|       23|   0.239 us|   0.239 us|    23|    23|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_292_1_fu_588                   |master_fix_Pipeline_VITIS_LOOP_292_1                   |        9|        9|  93.690 ns|  93.690 ns|     9|     9|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_303_3_fu_600                   |master_fix_Pipeline_VITIS_LOOP_303_3                   |       84|       84|   0.874 us|   0.874 us|    84|    84|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_255_1  |     3744|     3744|       234|          -|          -|    16|        no|
        |- VITIS_LOOP_298_2  |      108|      108|        27|          -|          -|     4|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     91|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        6|  247|   36994|  30509|    -|
|Memory           |       49|    -|      91|     15|    0|
|Multiplexer      |        -|    -|       -|    834|    -|
|Register         |        -|    -|     988|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       55|  247|   38073|  31449|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       19|  112|      35|     59|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_convolution1_fix_fu_433                                       |convolution1_fix                                       |        0|   24|   5543|   4968|    0|
    |grp_convolution2_fix_fu_473                                       |convolution2_fix                                       |        0|  128|  20039|  14422|    0|
    |dadd_64ns_64ns_64_7_full_dsp_1_U402                               |dadd_64ns_64ns_64_7_full_dsp_1                         |        0|    3|    630|   1141|    0|
    |dexp_64ns_64ns_64_18_full_dsp_1_U403                              |dexp_64ns_64ns_64_18_full_dsp_1                        |        0|   26|   1549|   2599|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_214_1_VITIS_LOOP_215_2_fu_467  |master_fix_Pipeline_VITIS_LOOP_214_1_VITIS_LOOP_215_2  |        0|    0|    705|    727|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_fu_545  |master_fix_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2  |        0|    0|    401|    446|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_257_2_VITIS_LOOP_258_3_fu_551  |master_fix_Pipeline_VITIS_LOOP_257_2_VITIS_LOOP_258_3  |        6|    0|    275|    350|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_277_1_fu_562                   |master_fix_Pipeline_VITIS_LOOP_277_1                   |        0|    0|   3159|   2414|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_292_1_fu_588                   |master_fix_Pipeline_VITIS_LOOP_292_1                   |        0|    0|    853|   1883|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_303_3_fu_600                   |master_fix_Pipeline_VITIS_LOOP_303_3                   |        0|    0|    421|    110|    0|
    |mul_21s_35ns_55_2_1_U405                                          |mul_21s_35ns_55_2_1                                    |        0|    2|    187|     69|    0|
    |mul_36s_35ns_55_2_1_U406                                          |mul_36s_35ns_55_2_1                                    |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U407                                          |mul_36s_35ns_55_2_1                                    |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U408                                          |mul_36s_35ns_55_2_1                                    |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U409                                          |mul_36s_35ns_55_2_1                                    |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U410                                          |mul_36s_35ns_55_2_1                                    |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U411                                          |mul_36s_35ns_55_2_1                                    |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U412                                          |mul_36s_35ns_55_2_1                                    |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U413                                          |mul_36s_35ns_55_2_1                                    |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U414                                          |mul_36s_35ns_55_2_1                                    |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U415                                          |mul_36s_35ns_55_2_1                                    |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U416                                          |mul_36s_35ns_55_2_1                                    |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U417                                          |mul_36s_35ns_55_2_1                                    |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U418                                          |mul_36s_35ns_55_2_1                                    |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U419                                          |mul_36s_35ns_55_2_1                                    |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U420                                          |mul_36s_35ns_55_2_1                                    |        0|    4|    202|     85|    0|
    |mul_36s_35ns_55_2_1_U421                                          |mul_36s_35ns_55_2_1                                    |        0|    4|    202|     85|    0|
    |mux_42_64_1_1_U404                                                |mux_42_64_1_1                                          |        0|    0|      0|     20|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                             |                                                       |        6|  247|  36994|  30509|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |conv1_U          |conv1          |       16|   0|   0|    0|  3072|   35|     1|       107520|
    |conv2_0_U        |conv2_0        |        2|   0|   0|    0|   672|   35|     1|        23520|
    |den1_V_0_U       |den1_V_0       |        0|  70|   9|    0|    16|   35|     1|          560|
    |max1_V_0_U       |max1_V_0       |       30|   0|   0|    0|   336|   35|     1|        11760|
    |max2_V_0_U       |max2_V_0       |        1|   0|   0|    0|   224|   35|     1|         7840|
    |thirdBias_f_V_U  |thirdBias_f_V  |        0|  21|   6|    0|    16|   21|     1|          336|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |               |       49|  91|  15|    0|  4336|  196|     6|       151536|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln255_fu_645_p2   |         +|   0|  0|  13|           5|           1|
    |add_ln298_fu_761_p2   |         +|   0|  0|  11|           3|           1|
    |sub_ln260_fu_693_p2   |         -|   0|  0|  13|          10|          10|
    |icmp_ln255_fu_639_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln298_fu_755_p2  |      icmp|   0|  0|   9|           3|           4|
    |den1_V_0_d0           |    select|   0|  0|  35|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  91|          27|          23|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  229|         53|    1|         53|
    |conv1_address0     |   14|          3|   12|         36|
    |conv1_ce0          |   14|          3|    1|          3|
    |conv1_ce1          |    9|          2|    1|          2|
    |conv1_ce2          |    9|          2|    1|          2|
    |conv1_we0          |    9|          2|    1|          2|
    |conv2_0_address0   |   14|          3|   10|         30|
    |conv2_0_ce0        |   14|          3|    1|          3|
    |conv2_0_we0        |    9|          2|    1|          2|
    |d_fu_208           |    9|          2|    5|         10|
    |den1_V_0_address0  |   53|         10|    4|         40|
    |den1_V_0_address1  |   48|          9|    4|         36|
    |grp_fu_1096_ce     |    9|          2|    1|          2|
    |grp_fu_1100_ce     |    9|          2|    1|          2|
    |grp_fu_1104_ce     |    9|          2|    1|          2|
    |grp_fu_1108_ce     |    9|          2|    1|          2|
    |grp_fu_1112_ce     |    9|          2|    1|          2|
    |grp_fu_1116_ce     |    9|          2|    1|          2|
    |grp_fu_1120_ce     |    9|          2|    1|          2|
    |grp_fu_1124_ce     |    9|          2|    1|          2|
    |grp_fu_1128_ce     |    9|          2|    1|          2|
    |grp_fu_1132_ce     |    9|          2|    1|          2|
    |grp_fu_1136_ce     |    9|          2|    1|          2|
    |grp_fu_1140_ce     |    9|          2|    1|          2|
    |grp_fu_1144_ce     |    9|          2|    1|          2|
    |grp_fu_1148_ce     |    9|          2|    1|          2|
    |grp_fu_1152_ce     |    9|          2|    1|          2|
    |grp_fu_1156_ce     |    9|          2|    1|          2|
    |grp_fu_1160_ce     |    9|          2|    1|          2|
    |grp_fu_615_ce      |    9|          2|    1|          2|
    |grp_fu_615_p1      |   14|          3|   64|        192|
    |i_fu_272           |    9|          2|    3|          6|
    |max1_V_0_address0  |   14|          3|    9|         27|
    |max1_V_0_ce0       |   14|          3|    1|          3|
    |max1_V_0_ce1       |    9|          2|    1|          2|
    |max1_V_0_ce10      |    9|          2|    1|          2|
    |max1_V_0_ce11      |    9|          2|    1|          2|
    |max1_V_0_ce12      |    9|          2|    1|          2|
    |max1_V_0_ce13      |    9|          2|    1|          2|
    |max1_V_0_ce14      |    9|          2|    1|          2|
    |max1_V_0_ce15      |    9|          2|    1|          2|
    |max1_V_0_ce2       |    9|          2|    1|          2|
    |max1_V_0_ce3       |    9|          2|    1|          2|
    |max1_V_0_ce4       |    9|          2|    1|          2|
    |max1_V_0_ce5       |    9|          2|    1|          2|
    |max1_V_0_ce6       |    9|          2|    1|          2|
    |max1_V_0_ce7       |    9|          2|    1|          2|
    |max1_V_0_ce8       |    9|          2|    1|          2|
    |max1_V_0_ce9       |    9|          2|    1|          2|
    |max1_V_0_we0       |    9|          2|    1|          2|
    |max2_V_0_address0  |   14|          3|    8|         24|
    |max2_V_0_ce0       |   14|          3|    1|          3|
    |max2_V_0_we0       |    9|          2|    1|          2|
    |sum_fu_268         |    9|          2|   64|        128|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  834|        183|  227|        672|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |  52|   0|   52|          0|
    |d_2_reg_851                                                                    |   5|   0|    5|          0|
    |d_fu_208                                                                       |   5|   0|    5|          0|
    |den1_V_0_load_10_reg_1004                                                      |  35|   0|   35|          0|
    |den1_V_0_load_11_reg_1009                                                      |  35|   0|   35|          0|
    |den1_V_0_load_12_reg_1024                                                      |  35|   0|   35|          0|
    |den1_V_0_load_13_reg_1029                                                      |  35|   0|   35|          0|
    |den1_V_0_load_14_reg_1044                                                      |  35|   0|   35|          0|
    |den1_V_0_load_15_reg_1049                                                      |  35|   0|   35|          0|
    |den1_V_0_load_1_reg_909                                                        |  35|   0|   35|          0|
    |den1_V_0_load_2_reg_924                                                        |  35|   0|   35|          0|
    |den1_V_0_load_3_reg_929                                                        |  35|   0|   35|          0|
    |den1_V_0_load_4_reg_944                                                        |  35|   0|   35|          0|
    |den1_V_0_load_5_reg_949                                                        |  35|   0|   35|          0|
    |den1_V_0_load_6_reg_964                                                        |  35|   0|   35|          0|
    |den1_V_0_load_7_reg_969                                                        |  35|   0|   35|          0|
    |den1_V_0_load_8_reg_984                                                        |  35|   0|   35|          0|
    |den1_V_0_load_9_reg_989                                                        |  35|   0|   35|          0|
    |den1_V_0_load_reg_904                                                          |  35|   0|   35|          0|
    |grp_convolution1_fix_fu_433_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_convolution2_fix_fu_473_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_214_1_VITIS_LOOP_215_2_fu_467_ap_start_reg  |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_fu_545_ap_start_reg  |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_257_2_VITIS_LOOP_258_3_fu_551_ap_start_reg  |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_277_1_fu_562_ap_start_reg                   |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_292_1_fu_588_ap_start_reg                   |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_303_3_fu_600_ap_start_reg                   |   1|   0|    1|          0|
    |i_fu_272                                                                       |   3|   0|    3|          0|
    |num_V_reg_899                                                                  |  21|   0|   21|          0|
    |reg_625                                                                        |  64|   0|   64|          0|
    |sub_ln260_reg_894                                                              |   9|   0|   10|          1|
    |sum_1_reg_1091                                                                 |  64|   0|   64|          0|
    |sum_fu_268                                                                     |  64|   0|   64|          0|
    |tmp_17_reg_1081                                                                |  64|   0|   64|          0|
    |tmp_1_reg_1086                                                                 |  64|   0|   64|          0|
    |zext_ln255_reg_860                                                             |   5|   0|   64|         59|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 988|   0| 1048|         60|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|input_r_address0  |  out|    9|   ap_memory|       input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0        |   in|   16|   ap_memory|       input_r|         array|
|out_r_address0    |  out|    2|   ap_memory|         out_r|         array|
|out_r_ce0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0          |  out|   32|   ap_memory|         out_r|         array|
+------------------+-----+-----+------------+--------------+--------------+

