

================================================================
== Vivado HLS Report for 'mmult_hw'
================================================================
* Date:           Sat Apr  9 10:39:11 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_mmult_prj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.024|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   42|   42|   42|   42|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |   40|   40|        36|          1|          1|     6|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 1, D = 36, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	38  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	2  / true
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_5_5), !map !7"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_5_4), !map !13"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_5_3), !map !19"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_5_2), !map !25"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_5_1), !map !31"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_5_0), !map !37"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_4_5), !map !43"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_4_4), !map !48"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_4_3), !map !53"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_4_2), !map !58"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_4_1), !map !63"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_4_0), !map !68"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_3_5), !map !73"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_3_4), !map !78"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_3_3), !map !83"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_3_2), !map !88"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_3_1), !map !93"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_3_0), !map !98"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_2_5), !map !103"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_2_4), !map !108"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_2_3), !map !113"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_2_2), !map !118"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_2_1), !map !123"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_2_0), !map !128"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_1_5), !map !133"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_1_4), !map !138"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_1_3), !map !143"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_1_2), !map !148"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_1_1), !map !153"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_1_0), !map !158"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_0_5), !map !163"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_0_4), !map !168"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_0_3), !map !173"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_0_2), !map !178"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_0_1), !map !183"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %b_0_0), !map !188"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %out_5), !map !193"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %out_4), !map !199"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %out_3), !map !204"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %out_2), !map !209"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %out_1), !map !214"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %out_0), !map !219"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %a_5), !map !224"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %a_4), !map !228"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %a_3), !map !232"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %a_2), !map !236"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %a_1), !map !240"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %a_0), !map !244"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @mmult_hw_str) nounwind"   --->   Operation 87 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.76ns)   --->   "br label %1" [mmult_accel.cpp:12]   --->   Operation 88 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%ia = phi i3 [ 0, %0 ], [ %ia_1, %2 ]"   --->   Operation 89 'phi' 'ia' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %ia, -2" [mmult_accel.cpp:12]   --->   Operation 90 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.65ns)   --->   "%ia_1 = add i3 %ia, 1" [mmult_accel.cpp:12]   --->   Operation 92 'add' 'ia_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [mmult_accel.cpp:12]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = zext i3 %ia to i64" [mmult_accel.cpp:18]   --->   Operation 94 'zext' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr [6 x float]* %a_0, i64 0, i64 %tmp" [mmult_accel.cpp:18]   --->   Operation 95 'getelementptr' 'a_0_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (2.32ns)   --->   "%a_0_load = load float* %a_0_addr, align 4" [mmult_accel.cpp:18]   --->   Operation 96 'load' 'a_0_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%b_0_0_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_0_0)" [mmult_accel.cpp:18]   --->   Operation 97 'read' 'b_0_0_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%b_1_0_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_1_0)" [mmult_accel.cpp:18]   --->   Operation 98 'read' 'b_1_0_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%b_2_0_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_2_0)" [mmult_accel.cpp:18]   --->   Operation 99 'read' 'b_2_0_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%b_3_0_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_3_0)" [mmult_accel.cpp:18]   --->   Operation 100 'read' 'b_3_0_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%b_4_0_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_4_0)" [mmult_accel.cpp:18]   --->   Operation 101 'read' 'b_4_0_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%b_5_0_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_5_0)" [mmult_accel.cpp:18]   --->   Operation 102 'read' 'b_5_0_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%b_0_1_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_0_1)" [mmult_accel.cpp:18]   --->   Operation 103 'read' 'b_0_1_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%b_1_1_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_1_1)" [mmult_accel.cpp:18]   --->   Operation 104 'read' 'b_1_1_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%b_2_1_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_2_1)" [mmult_accel.cpp:18]   --->   Operation 105 'read' 'b_2_1_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%b_3_1_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_3_1)" [mmult_accel.cpp:18]   --->   Operation 106 'read' 'b_3_1_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%b_4_1_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_4_1)" [mmult_accel.cpp:18]   --->   Operation 107 'read' 'b_4_1_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%b_5_1_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_5_1)" [mmult_accel.cpp:18]   --->   Operation 108 'read' 'b_5_1_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%b_0_2_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_0_2)" [mmult_accel.cpp:18]   --->   Operation 109 'read' 'b_0_2_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%b_1_2_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_1_2)" [mmult_accel.cpp:18]   --->   Operation 110 'read' 'b_1_2_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%b_2_2_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_2_2)" [mmult_accel.cpp:18]   --->   Operation 111 'read' 'b_2_2_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%b_3_2_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_3_2)" [mmult_accel.cpp:18]   --->   Operation 112 'read' 'b_3_2_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%b_4_2_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_4_2)" [mmult_accel.cpp:18]   --->   Operation 113 'read' 'b_4_2_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%b_5_2_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_5_2)" [mmult_accel.cpp:18]   --->   Operation 114 'read' 'b_5_2_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%b_0_3_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_0_3)" [mmult_accel.cpp:18]   --->   Operation 115 'read' 'b_0_3_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%b_1_3_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_1_3)" [mmult_accel.cpp:18]   --->   Operation 116 'read' 'b_1_3_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%b_2_3_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_2_3)" [mmult_accel.cpp:18]   --->   Operation 117 'read' 'b_2_3_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%b_3_3_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_3_3)" [mmult_accel.cpp:18]   --->   Operation 118 'read' 'b_3_3_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%b_4_3_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_4_3)" [mmult_accel.cpp:18]   --->   Operation 119 'read' 'b_4_3_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%b_5_3_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_5_3)" [mmult_accel.cpp:18]   --->   Operation 120 'read' 'b_5_3_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%b_0_4_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_0_4)" [mmult_accel.cpp:18]   --->   Operation 121 'read' 'b_0_4_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%b_1_4_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_1_4)" [mmult_accel.cpp:18]   --->   Operation 122 'read' 'b_1_4_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%b_2_4_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_2_4)" [mmult_accel.cpp:18]   --->   Operation 123 'read' 'b_2_4_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%b_3_4_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_3_4)" [mmult_accel.cpp:18]   --->   Operation 124 'read' 'b_3_4_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%b_4_4_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_4_4)" [mmult_accel.cpp:18]   --->   Operation 125 'read' 'b_4_4_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%b_5_4_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_5_4)" [mmult_accel.cpp:18]   --->   Operation 126 'read' 'b_5_4_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%b_0_5_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_0_5)" [mmult_accel.cpp:18]   --->   Operation 127 'read' 'b_0_5_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%b_1_5_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_1_5)" [mmult_accel.cpp:18]   --->   Operation 128 'read' 'b_1_5_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%b_2_5_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_2_5)" [mmult_accel.cpp:18]   --->   Operation 129 'read' 'b_2_5_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%b_3_5_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_3_5)" [mmult_accel.cpp:18]   --->   Operation 130 'read' 'b_3_5_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%b_4_5_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_4_5)" [mmult_accel.cpp:18]   --->   Operation 131 'read' 'b_4_5_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%b_5_5_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_5_5)" [mmult_accel.cpp:18]   --->   Operation 132 'read' 'b_5_5_read' <Predicate = (!exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.02>
ST_3 : Operation 133 [1/2] (2.32ns)   --->   "%a_0_load = load float* %a_0_addr, align 4" [mmult_accel.cpp:18]   --->   Operation 133 'load' 'a_0_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 134 [4/4] (5.70ns)   --->   "%tmp_5 = fmul float %a_0_load, %b_0_0_read" [mmult_accel.cpp:18]   --->   Operation 134 'fmul' 'tmp_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [4/4] (5.70ns)   --->   "%tmp_5_1 = fmul float %a_0_load, %b_0_1_read" [mmult_accel.cpp:18]   --->   Operation 135 'fmul' 'tmp_5_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [4/4] (5.70ns)   --->   "%tmp_5_2 = fmul float %a_0_load, %b_0_2_read" [mmult_accel.cpp:18]   --->   Operation 136 'fmul' 'tmp_5_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [4/4] (5.70ns)   --->   "%tmp_5_3 = fmul float %a_0_load, %b_0_3_read" [mmult_accel.cpp:18]   --->   Operation 137 'fmul' 'tmp_5_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [4/4] (5.70ns)   --->   "%tmp_5_4 = fmul float %a_0_load, %b_0_4_read" [mmult_accel.cpp:18]   --->   Operation 138 'fmul' 'tmp_5_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [4/4] (5.70ns)   --->   "%tmp_5_5 = fmul float %a_0_load, %b_0_5_read" [mmult_accel.cpp:18]   --->   Operation 139 'fmul' 'tmp_5_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 140 [3/4] (5.70ns)   --->   "%tmp_5 = fmul float %a_0_load, %b_0_0_read" [mmult_accel.cpp:18]   --->   Operation 140 'fmul' 'tmp_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [3/4] (5.70ns)   --->   "%tmp_5_1 = fmul float %a_0_load, %b_0_1_read" [mmult_accel.cpp:18]   --->   Operation 141 'fmul' 'tmp_5_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [3/4] (5.70ns)   --->   "%tmp_5_2 = fmul float %a_0_load, %b_0_2_read" [mmult_accel.cpp:18]   --->   Operation 142 'fmul' 'tmp_5_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [3/4] (5.70ns)   --->   "%tmp_5_3 = fmul float %a_0_load, %b_0_3_read" [mmult_accel.cpp:18]   --->   Operation 143 'fmul' 'tmp_5_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [3/4] (5.70ns)   --->   "%tmp_5_4 = fmul float %a_0_load, %b_0_4_read" [mmult_accel.cpp:18]   --->   Operation 144 'fmul' 'tmp_5_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [3/4] (5.70ns)   --->   "%tmp_5_5 = fmul float %a_0_load, %b_0_5_read" [mmult_accel.cpp:18]   --->   Operation 145 'fmul' 'tmp_5_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 146 [2/4] (5.70ns)   --->   "%tmp_5 = fmul float %a_0_load, %b_0_0_read" [mmult_accel.cpp:18]   --->   Operation 146 'fmul' 'tmp_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [2/4] (5.70ns)   --->   "%tmp_5_1 = fmul float %a_0_load, %b_0_1_read" [mmult_accel.cpp:18]   --->   Operation 147 'fmul' 'tmp_5_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [2/4] (5.70ns)   --->   "%tmp_5_2 = fmul float %a_0_load, %b_0_2_read" [mmult_accel.cpp:18]   --->   Operation 148 'fmul' 'tmp_5_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [2/4] (5.70ns)   --->   "%tmp_5_3 = fmul float %a_0_load, %b_0_3_read" [mmult_accel.cpp:18]   --->   Operation 149 'fmul' 'tmp_5_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [2/4] (5.70ns)   --->   "%tmp_5_4 = fmul float %a_0_load, %b_0_4_read" [mmult_accel.cpp:18]   --->   Operation 150 'fmul' 'tmp_5_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [2/4] (5.70ns)   --->   "%tmp_5_5 = fmul float %a_0_load, %b_0_5_read" [mmult_accel.cpp:18]   --->   Operation 151 'fmul' 'tmp_5_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 152 [1/4] (5.70ns)   --->   "%tmp_5 = fmul float %a_0_load, %b_0_0_read" [mmult_accel.cpp:18]   --->   Operation 152 'fmul' 'tmp_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/4] (5.70ns)   --->   "%tmp_5_1 = fmul float %a_0_load, %b_0_1_read" [mmult_accel.cpp:18]   --->   Operation 153 'fmul' 'tmp_5_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/4] (5.70ns)   --->   "%tmp_5_2 = fmul float %a_0_load, %b_0_2_read" [mmult_accel.cpp:18]   --->   Operation 154 'fmul' 'tmp_5_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/4] (5.70ns)   --->   "%tmp_5_3 = fmul float %a_0_load, %b_0_3_read" [mmult_accel.cpp:18]   --->   Operation 155 'fmul' 'tmp_5_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/4] (5.70ns)   --->   "%tmp_5_4 = fmul float %a_0_load, %b_0_4_read" [mmult_accel.cpp:18]   --->   Operation 156 'fmul' 'tmp_5_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/4] (5.70ns)   --->   "%tmp_5_5 = fmul float %a_0_load, %b_0_5_read" [mmult_accel.cpp:18]   --->   Operation 157 'fmul' 'tmp_5_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 158 [5/5] (7.25ns)   --->   "%sum_1 = fadd float %tmp_5, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 158 'fadd' 'sum_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr [6 x float]* %a_1, i64 0, i64 %tmp" [mmult_accel.cpp:18]   --->   Operation 159 'getelementptr' 'a_1_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 160 [2/2] (2.32ns)   --->   "%a_1_load = load float* %a_1_addr, align 4" [mmult_accel.cpp:18]   --->   Operation 160 'load' 'a_1_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 161 [5/5] (7.25ns)   --->   "%sum_1_1 = fadd float %tmp_5_1, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 161 'fadd' 'sum_1_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [5/5] (7.25ns)   --->   "%sum_1_2 = fadd float %tmp_5_2, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 162 'fadd' 'sum_1_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [5/5] (7.25ns)   --->   "%sum_1_3 = fadd float %tmp_5_3, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 163 'fadd' 'sum_1_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [5/5] (7.25ns)   --->   "%sum_1_4 = fadd float %tmp_5_4, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 164 'fadd' 'sum_1_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [5/5] (7.25ns)   --->   "%sum_1_5 = fadd float %tmp_5_5, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 165 'fadd' 'sum_1_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.02>
ST_8 : Operation 166 [4/5] (7.25ns)   --->   "%sum_1 = fadd float %tmp_5, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 166 'fadd' 'sum_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/2] (2.32ns)   --->   "%a_1_load = load float* %a_1_addr, align 4" [mmult_accel.cpp:18]   --->   Operation 167 'load' 'a_1_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 168 [4/4] (5.70ns)   --->   "%tmp_5_0_1 = fmul float %a_1_load, %b_1_0_read" [mmult_accel.cpp:18]   --->   Operation 168 'fmul' 'tmp_5_0_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [4/5] (7.25ns)   --->   "%sum_1_1 = fadd float %tmp_5_1, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 169 'fadd' 'sum_1_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [4/4] (5.70ns)   --->   "%tmp_5_1_1 = fmul float %a_1_load, %b_1_1_read" [mmult_accel.cpp:18]   --->   Operation 170 'fmul' 'tmp_5_1_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [4/5] (7.25ns)   --->   "%sum_1_2 = fadd float %tmp_5_2, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 171 'fadd' 'sum_1_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [4/4] (5.70ns)   --->   "%tmp_5_2_1 = fmul float %a_1_load, %b_1_2_read" [mmult_accel.cpp:18]   --->   Operation 172 'fmul' 'tmp_5_2_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [4/5] (7.25ns)   --->   "%sum_1_3 = fadd float %tmp_5_3, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 173 'fadd' 'sum_1_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [4/4] (5.70ns)   --->   "%tmp_5_3_1 = fmul float %a_1_load, %b_1_3_read" [mmult_accel.cpp:18]   --->   Operation 174 'fmul' 'tmp_5_3_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [4/5] (7.25ns)   --->   "%sum_1_4 = fadd float %tmp_5_4, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 175 'fadd' 'sum_1_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [4/4] (5.70ns)   --->   "%tmp_5_4_1 = fmul float %a_1_load, %b_1_4_read" [mmult_accel.cpp:18]   --->   Operation 176 'fmul' 'tmp_5_4_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [4/5] (7.25ns)   --->   "%sum_1_5 = fadd float %tmp_5_5, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 177 'fadd' 'sum_1_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [4/4] (5.70ns)   --->   "%tmp_5_5_1 = fmul float %a_1_load, %b_1_5_read" [mmult_accel.cpp:18]   --->   Operation 178 'fmul' 'tmp_5_5_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 179 [3/5] (7.25ns)   --->   "%sum_1 = fadd float %tmp_5, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 179 'fadd' 'sum_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [3/4] (5.70ns)   --->   "%tmp_5_0_1 = fmul float %a_1_load, %b_1_0_read" [mmult_accel.cpp:18]   --->   Operation 180 'fmul' 'tmp_5_0_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [3/5] (7.25ns)   --->   "%sum_1_1 = fadd float %tmp_5_1, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 181 'fadd' 'sum_1_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [3/4] (5.70ns)   --->   "%tmp_5_1_1 = fmul float %a_1_load, %b_1_1_read" [mmult_accel.cpp:18]   --->   Operation 182 'fmul' 'tmp_5_1_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [3/5] (7.25ns)   --->   "%sum_1_2 = fadd float %tmp_5_2, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 183 'fadd' 'sum_1_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [3/4] (5.70ns)   --->   "%tmp_5_2_1 = fmul float %a_1_load, %b_1_2_read" [mmult_accel.cpp:18]   --->   Operation 184 'fmul' 'tmp_5_2_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [3/5] (7.25ns)   --->   "%sum_1_3 = fadd float %tmp_5_3, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 185 'fadd' 'sum_1_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [3/4] (5.70ns)   --->   "%tmp_5_3_1 = fmul float %a_1_load, %b_1_3_read" [mmult_accel.cpp:18]   --->   Operation 186 'fmul' 'tmp_5_3_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [3/5] (7.25ns)   --->   "%sum_1_4 = fadd float %tmp_5_4, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 187 'fadd' 'sum_1_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [3/4] (5.70ns)   --->   "%tmp_5_4_1 = fmul float %a_1_load, %b_1_4_read" [mmult_accel.cpp:18]   --->   Operation 188 'fmul' 'tmp_5_4_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [3/5] (7.25ns)   --->   "%sum_1_5 = fadd float %tmp_5_5, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 189 'fadd' 'sum_1_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [3/4] (5.70ns)   --->   "%tmp_5_5_1 = fmul float %a_1_load, %b_1_5_read" [mmult_accel.cpp:18]   --->   Operation 190 'fmul' 'tmp_5_5_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 191 [2/5] (7.25ns)   --->   "%sum_1 = fadd float %tmp_5, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 191 'fadd' 'sum_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [2/4] (5.70ns)   --->   "%tmp_5_0_1 = fmul float %a_1_load, %b_1_0_read" [mmult_accel.cpp:18]   --->   Operation 192 'fmul' 'tmp_5_0_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [2/5] (7.25ns)   --->   "%sum_1_1 = fadd float %tmp_5_1, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 193 'fadd' 'sum_1_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [2/4] (5.70ns)   --->   "%tmp_5_1_1 = fmul float %a_1_load, %b_1_1_read" [mmult_accel.cpp:18]   --->   Operation 194 'fmul' 'tmp_5_1_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [2/5] (7.25ns)   --->   "%sum_1_2 = fadd float %tmp_5_2, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 195 'fadd' 'sum_1_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [2/4] (5.70ns)   --->   "%tmp_5_2_1 = fmul float %a_1_load, %b_1_2_read" [mmult_accel.cpp:18]   --->   Operation 196 'fmul' 'tmp_5_2_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [2/5] (7.25ns)   --->   "%sum_1_3 = fadd float %tmp_5_3, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 197 'fadd' 'sum_1_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [2/4] (5.70ns)   --->   "%tmp_5_3_1 = fmul float %a_1_load, %b_1_3_read" [mmult_accel.cpp:18]   --->   Operation 198 'fmul' 'tmp_5_3_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [2/5] (7.25ns)   --->   "%sum_1_4 = fadd float %tmp_5_4, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 199 'fadd' 'sum_1_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [2/4] (5.70ns)   --->   "%tmp_5_4_1 = fmul float %a_1_load, %b_1_4_read" [mmult_accel.cpp:18]   --->   Operation 200 'fmul' 'tmp_5_4_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [2/5] (7.25ns)   --->   "%sum_1_5 = fadd float %tmp_5_5, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 201 'fadd' 'sum_1_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [2/4] (5.70ns)   --->   "%tmp_5_5_1 = fmul float %a_1_load, %b_1_5_read" [mmult_accel.cpp:18]   --->   Operation 202 'fmul' 'tmp_5_5_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 203 [1/5] (7.25ns)   --->   "%sum_1 = fadd float %tmp_5, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 203 'fadd' 'sum_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [1/4] (5.70ns)   --->   "%tmp_5_0_1 = fmul float %a_1_load, %b_1_0_read" [mmult_accel.cpp:18]   --->   Operation 204 'fmul' 'tmp_5_0_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [1/5] (7.25ns)   --->   "%sum_1_1 = fadd float %tmp_5_1, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 205 'fadd' 'sum_1_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [1/4] (5.70ns)   --->   "%tmp_5_1_1 = fmul float %a_1_load, %b_1_1_read" [mmult_accel.cpp:18]   --->   Operation 206 'fmul' 'tmp_5_1_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 207 [1/5] (7.25ns)   --->   "%sum_1_2 = fadd float %tmp_5_2, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 207 'fadd' 'sum_1_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 208 [1/4] (5.70ns)   --->   "%tmp_5_2_1 = fmul float %a_1_load, %b_1_2_read" [mmult_accel.cpp:18]   --->   Operation 208 'fmul' 'tmp_5_2_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 209 [1/5] (7.25ns)   --->   "%sum_1_3 = fadd float %tmp_5_3, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 209 'fadd' 'sum_1_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 210 [1/4] (5.70ns)   --->   "%tmp_5_3_1 = fmul float %a_1_load, %b_1_3_read" [mmult_accel.cpp:18]   --->   Operation 210 'fmul' 'tmp_5_3_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [1/5] (7.25ns)   --->   "%sum_1_4 = fadd float %tmp_5_4, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 211 'fadd' 'sum_1_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [1/4] (5.70ns)   --->   "%tmp_5_4_1 = fmul float %a_1_load, %b_1_4_read" [mmult_accel.cpp:18]   --->   Operation 212 'fmul' 'tmp_5_4_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [1/5] (7.25ns)   --->   "%sum_1_5 = fadd float %tmp_5_5, 0.000000e+00" [mmult_accel.cpp:18]   --->   Operation 213 'fadd' 'sum_1_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [1/4] (5.70ns)   --->   "%tmp_5_5_1 = fmul float %a_1_load, %b_1_5_read" [mmult_accel.cpp:18]   --->   Operation 214 'fmul' 'tmp_5_5_1' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 215 [5/5] (7.25ns)   --->   "%sum_1_0_1 = fadd float %sum_1, %tmp_5_0_1" [mmult_accel.cpp:18]   --->   Operation 215 'fadd' 'sum_1_0_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr [6 x float]* %a_2, i64 0, i64 %tmp" [mmult_accel.cpp:18]   --->   Operation 216 'getelementptr' 'a_2_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 217 [2/2] (2.32ns)   --->   "%a_2_load = load float* %a_2_addr, align 4" [mmult_accel.cpp:18]   --->   Operation 217 'load' 'a_2_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_12 : Operation 218 [5/5] (7.25ns)   --->   "%sum_1_1_1 = fadd float %sum_1_1, %tmp_5_1_1" [mmult_accel.cpp:18]   --->   Operation 218 'fadd' 'sum_1_1_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 219 [5/5] (7.25ns)   --->   "%sum_1_2_1 = fadd float %sum_1_2, %tmp_5_2_1" [mmult_accel.cpp:18]   --->   Operation 219 'fadd' 'sum_1_2_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 220 [5/5] (7.25ns)   --->   "%sum_1_3_1 = fadd float %sum_1_3, %tmp_5_3_1" [mmult_accel.cpp:18]   --->   Operation 220 'fadd' 'sum_1_3_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 221 [5/5] (7.25ns)   --->   "%sum_1_4_1 = fadd float %sum_1_4, %tmp_5_4_1" [mmult_accel.cpp:18]   --->   Operation 221 'fadd' 'sum_1_4_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 222 [5/5] (7.25ns)   --->   "%sum_1_5_1 = fadd float %sum_1_5, %tmp_5_5_1" [mmult_accel.cpp:18]   --->   Operation 222 'fadd' 'sum_1_5_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.02>
ST_13 : Operation 223 [4/5] (7.25ns)   --->   "%sum_1_0_1 = fadd float %sum_1, %tmp_5_0_1" [mmult_accel.cpp:18]   --->   Operation 223 'fadd' 'sum_1_0_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 224 [1/2] (2.32ns)   --->   "%a_2_load = load float* %a_2_addr, align 4" [mmult_accel.cpp:18]   --->   Operation 224 'load' 'a_2_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 225 [4/4] (5.70ns)   --->   "%tmp_5_0_2 = fmul float %a_2_load, %b_2_0_read" [mmult_accel.cpp:18]   --->   Operation 225 'fmul' 'tmp_5_0_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 226 [4/5] (7.25ns)   --->   "%sum_1_1_1 = fadd float %sum_1_1, %tmp_5_1_1" [mmult_accel.cpp:18]   --->   Operation 226 'fadd' 'sum_1_1_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 227 [4/4] (5.70ns)   --->   "%tmp_5_1_2 = fmul float %a_2_load, %b_2_1_read" [mmult_accel.cpp:18]   --->   Operation 227 'fmul' 'tmp_5_1_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [4/5] (7.25ns)   --->   "%sum_1_2_1 = fadd float %sum_1_2, %tmp_5_2_1" [mmult_accel.cpp:18]   --->   Operation 228 'fadd' 'sum_1_2_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 229 [4/4] (5.70ns)   --->   "%tmp_5_2_2 = fmul float %a_2_load, %b_2_2_read" [mmult_accel.cpp:18]   --->   Operation 229 'fmul' 'tmp_5_2_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 230 [4/5] (7.25ns)   --->   "%sum_1_3_1 = fadd float %sum_1_3, %tmp_5_3_1" [mmult_accel.cpp:18]   --->   Operation 230 'fadd' 'sum_1_3_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 231 [4/4] (5.70ns)   --->   "%tmp_5_3_2 = fmul float %a_2_load, %b_2_3_read" [mmult_accel.cpp:18]   --->   Operation 231 'fmul' 'tmp_5_3_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 232 [4/5] (7.25ns)   --->   "%sum_1_4_1 = fadd float %sum_1_4, %tmp_5_4_1" [mmult_accel.cpp:18]   --->   Operation 232 'fadd' 'sum_1_4_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 233 [4/4] (5.70ns)   --->   "%tmp_5_4_2 = fmul float %a_2_load, %b_2_4_read" [mmult_accel.cpp:18]   --->   Operation 233 'fmul' 'tmp_5_4_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 234 [4/5] (7.25ns)   --->   "%sum_1_5_1 = fadd float %sum_1_5, %tmp_5_5_1" [mmult_accel.cpp:18]   --->   Operation 234 'fadd' 'sum_1_5_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 235 [4/4] (5.70ns)   --->   "%tmp_5_5_2 = fmul float %a_2_load, %b_2_5_read" [mmult_accel.cpp:18]   --->   Operation 235 'fmul' 'tmp_5_5_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 236 [3/5] (7.25ns)   --->   "%sum_1_0_1 = fadd float %sum_1, %tmp_5_0_1" [mmult_accel.cpp:18]   --->   Operation 236 'fadd' 'sum_1_0_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 237 [3/4] (5.70ns)   --->   "%tmp_5_0_2 = fmul float %a_2_load, %b_2_0_read" [mmult_accel.cpp:18]   --->   Operation 237 'fmul' 'tmp_5_0_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [3/5] (7.25ns)   --->   "%sum_1_1_1 = fadd float %sum_1_1, %tmp_5_1_1" [mmult_accel.cpp:18]   --->   Operation 238 'fadd' 'sum_1_1_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [3/4] (5.70ns)   --->   "%tmp_5_1_2 = fmul float %a_2_load, %b_2_1_read" [mmult_accel.cpp:18]   --->   Operation 239 'fmul' 'tmp_5_1_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [3/5] (7.25ns)   --->   "%sum_1_2_1 = fadd float %sum_1_2, %tmp_5_2_1" [mmult_accel.cpp:18]   --->   Operation 240 'fadd' 'sum_1_2_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [3/4] (5.70ns)   --->   "%tmp_5_2_2 = fmul float %a_2_load, %b_2_2_read" [mmult_accel.cpp:18]   --->   Operation 241 'fmul' 'tmp_5_2_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 242 [3/5] (7.25ns)   --->   "%sum_1_3_1 = fadd float %sum_1_3, %tmp_5_3_1" [mmult_accel.cpp:18]   --->   Operation 242 'fadd' 'sum_1_3_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 243 [3/4] (5.70ns)   --->   "%tmp_5_3_2 = fmul float %a_2_load, %b_2_3_read" [mmult_accel.cpp:18]   --->   Operation 243 'fmul' 'tmp_5_3_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [3/5] (7.25ns)   --->   "%sum_1_4_1 = fadd float %sum_1_4, %tmp_5_4_1" [mmult_accel.cpp:18]   --->   Operation 244 'fadd' 'sum_1_4_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 245 [3/4] (5.70ns)   --->   "%tmp_5_4_2 = fmul float %a_2_load, %b_2_4_read" [mmult_accel.cpp:18]   --->   Operation 245 'fmul' 'tmp_5_4_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 246 [3/5] (7.25ns)   --->   "%sum_1_5_1 = fadd float %sum_1_5, %tmp_5_5_1" [mmult_accel.cpp:18]   --->   Operation 246 'fadd' 'sum_1_5_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 247 [3/4] (5.70ns)   --->   "%tmp_5_5_2 = fmul float %a_2_load, %b_2_5_read" [mmult_accel.cpp:18]   --->   Operation 247 'fmul' 'tmp_5_5_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 248 [2/5] (7.25ns)   --->   "%sum_1_0_1 = fadd float %sum_1, %tmp_5_0_1" [mmult_accel.cpp:18]   --->   Operation 248 'fadd' 'sum_1_0_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 249 [2/4] (5.70ns)   --->   "%tmp_5_0_2 = fmul float %a_2_load, %b_2_0_read" [mmult_accel.cpp:18]   --->   Operation 249 'fmul' 'tmp_5_0_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 250 [2/5] (7.25ns)   --->   "%sum_1_1_1 = fadd float %sum_1_1, %tmp_5_1_1" [mmult_accel.cpp:18]   --->   Operation 250 'fadd' 'sum_1_1_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 251 [2/4] (5.70ns)   --->   "%tmp_5_1_2 = fmul float %a_2_load, %b_2_1_read" [mmult_accel.cpp:18]   --->   Operation 251 'fmul' 'tmp_5_1_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 252 [2/5] (7.25ns)   --->   "%sum_1_2_1 = fadd float %sum_1_2, %tmp_5_2_1" [mmult_accel.cpp:18]   --->   Operation 252 'fadd' 'sum_1_2_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [2/4] (5.70ns)   --->   "%tmp_5_2_2 = fmul float %a_2_load, %b_2_2_read" [mmult_accel.cpp:18]   --->   Operation 253 'fmul' 'tmp_5_2_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [2/5] (7.25ns)   --->   "%sum_1_3_1 = fadd float %sum_1_3, %tmp_5_3_1" [mmult_accel.cpp:18]   --->   Operation 254 'fadd' 'sum_1_3_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [2/4] (5.70ns)   --->   "%tmp_5_3_2 = fmul float %a_2_load, %b_2_3_read" [mmult_accel.cpp:18]   --->   Operation 255 'fmul' 'tmp_5_3_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [2/5] (7.25ns)   --->   "%sum_1_4_1 = fadd float %sum_1_4, %tmp_5_4_1" [mmult_accel.cpp:18]   --->   Operation 256 'fadd' 'sum_1_4_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [2/4] (5.70ns)   --->   "%tmp_5_4_2 = fmul float %a_2_load, %b_2_4_read" [mmult_accel.cpp:18]   --->   Operation 257 'fmul' 'tmp_5_4_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [2/5] (7.25ns)   --->   "%sum_1_5_1 = fadd float %sum_1_5, %tmp_5_5_1" [mmult_accel.cpp:18]   --->   Operation 258 'fadd' 'sum_1_5_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [2/4] (5.70ns)   --->   "%tmp_5_5_2 = fmul float %a_2_load, %b_2_5_read" [mmult_accel.cpp:18]   --->   Operation 259 'fmul' 'tmp_5_5_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 260 [1/5] (7.25ns)   --->   "%sum_1_0_1 = fadd float %sum_1, %tmp_5_0_1" [mmult_accel.cpp:18]   --->   Operation 260 'fadd' 'sum_1_0_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 261 [1/4] (5.70ns)   --->   "%tmp_5_0_2 = fmul float %a_2_load, %b_2_0_read" [mmult_accel.cpp:18]   --->   Operation 261 'fmul' 'tmp_5_0_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 262 [1/5] (7.25ns)   --->   "%sum_1_1_1 = fadd float %sum_1_1, %tmp_5_1_1" [mmult_accel.cpp:18]   --->   Operation 262 'fadd' 'sum_1_1_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [1/4] (5.70ns)   --->   "%tmp_5_1_2 = fmul float %a_2_load, %b_2_1_read" [mmult_accel.cpp:18]   --->   Operation 263 'fmul' 'tmp_5_1_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 264 [1/5] (7.25ns)   --->   "%sum_1_2_1 = fadd float %sum_1_2, %tmp_5_2_1" [mmult_accel.cpp:18]   --->   Operation 264 'fadd' 'sum_1_2_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 265 [1/4] (5.70ns)   --->   "%tmp_5_2_2 = fmul float %a_2_load, %b_2_2_read" [mmult_accel.cpp:18]   --->   Operation 265 'fmul' 'tmp_5_2_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 266 [1/5] (7.25ns)   --->   "%sum_1_3_1 = fadd float %sum_1_3, %tmp_5_3_1" [mmult_accel.cpp:18]   --->   Operation 266 'fadd' 'sum_1_3_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 267 [1/4] (5.70ns)   --->   "%tmp_5_3_2 = fmul float %a_2_load, %b_2_3_read" [mmult_accel.cpp:18]   --->   Operation 267 'fmul' 'tmp_5_3_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 268 [1/5] (7.25ns)   --->   "%sum_1_4_1 = fadd float %sum_1_4, %tmp_5_4_1" [mmult_accel.cpp:18]   --->   Operation 268 'fadd' 'sum_1_4_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 269 [1/4] (5.70ns)   --->   "%tmp_5_4_2 = fmul float %a_2_load, %b_2_4_read" [mmult_accel.cpp:18]   --->   Operation 269 'fmul' 'tmp_5_4_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 270 [1/5] (7.25ns)   --->   "%sum_1_5_1 = fadd float %sum_1_5, %tmp_5_5_1" [mmult_accel.cpp:18]   --->   Operation 270 'fadd' 'sum_1_5_1' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 271 [1/4] (5.70ns)   --->   "%tmp_5_5_2 = fmul float %a_2_load, %b_2_5_read" [mmult_accel.cpp:18]   --->   Operation 271 'fmul' 'tmp_5_5_2' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 272 [5/5] (7.25ns)   --->   "%sum_1_0_2 = fadd float %sum_1_0_1, %tmp_5_0_2" [mmult_accel.cpp:18]   --->   Operation 272 'fadd' 'sum_1_0_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr [6 x float]* %a_3, i64 0, i64 %tmp" [mmult_accel.cpp:18]   --->   Operation 273 'getelementptr' 'a_3_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_17 : Operation 274 [2/2] (2.32ns)   --->   "%a_3_load = load float* %a_3_addr, align 4" [mmult_accel.cpp:18]   --->   Operation 274 'load' 'a_3_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_17 : Operation 275 [5/5] (7.25ns)   --->   "%sum_1_1_2 = fadd float %sum_1_1_1, %tmp_5_1_2" [mmult_accel.cpp:18]   --->   Operation 275 'fadd' 'sum_1_1_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 276 [5/5] (7.25ns)   --->   "%sum_1_2_2 = fadd float %sum_1_2_1, %tmp_5_2_2" [mmult_accel.cpp:18]   --->   Operation 276 'fadd' 'sum_1_2_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 277 [5/5] (7.25ns)   --->   "%sum_1_3_2 = fadd float %sum_1_3_1, %tmp_5_3_2" [mmult_accel.cpp:18]   --->   Operation 277 'fadd' 'sum_1_3_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 278 [5/5] (7.25ns)   --->   "%sum_1_4_2 = fadd float %sum_1_4_1, %tmp_5_4_2" [mmult_accel.cpp:18]   --->   Operation 278 'fadd' 'sum_1_4_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 279 [5/5] (7.25ns)   --->   "%sum_1_5_2 = fadd float %sum_1_5_1, %tmp_5_5_2" [mmult_accel.cpp:18]   --->   Operation 279 'fadd' 'sum_1_5_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.02>
ST_18 : Operation 280 [4/5] (7.25ns)   --->   "%sum_1_0_2 = fadd float %sum_1_0_1, %tmp_5_0_2" [mmult_accel.cpp:18]   --->   Operation 280 'fadd' 'sum_1_0_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 281 [1/2] (2.32ns)   --->   "%a_3_load = load float* %a_3_addr, align 4" [mmult_accel.cpp:18]   --->   Operation 281 'load' 'a_3_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_18 : Operation 282 [4/4] (5.70ns)   --->   "%tmp_5_0_3 = fmul float %a_3_load, %b_3_0_read" [mmult_accel.cpp:18]   --->   Operation 282 'fmul' 'tmp_5_0_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 283 [4/5] (7.25ns)   --->   "%sum_1_1_2 = fadd float %sum_1_1_1, %tmp_5_1_2" [mmult_accel.cpp:18]   --->   Operation 283 'fadd' 'sum_1_1_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 284 [4/4] (5.70ns)   --->   "%tmp_5_1_3 = fmul float %a_3_load, %b_3_1_read" [mmult_accel.cpp:18]   --->   Operation 284 'fmul' 'tmp_5_1_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 285 [4/5] (7.25ns)   --->   "%sum_1_2_2 = fadd float %sum_1_2_1, %tmp_5_2_2" [mmult_accel.cpp:18]   --->   Operation 285 'fadd' 'sum_1_2_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 286 [4/4] (5.70ns)   --->   "%tmp_5_2_3 = fmul float %a_3_load, %b_3_2_read" [mmult_accel.cpp:18]   --->   Operation 286 'fmul' 'tmp_5_2_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 287 [4/5] (7.25ns)   --->   "%sum_1_3_2 = fadd float %sum_1_3_1, %tmp_5_3_2" [mmult_accel.cpp:18]   --->   Operation 287 'fadd' 'sum_1_3_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 288 [4/4] (5.70ns)   --->   "%tmp_5_3_3 = fmul float %a_3_load, %b_3_3_read" [mmult_accel.cpp:18]   --->   Operation 288 'fmul' 'tmp_5_3_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 289 [4/5] (7.25ns)   --->   "%sum_1_4_2 = fadd float %sum_1_4_1, %tmp_5_4_2" [mmult_accel.cpp:18]   --->   Operation 289 'fadd' 'sum_1_4_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 290 [4/4] (5.70ns)   --->   "%tmp_5_4_3 = fmul float %a_3_load, %b_3_4_read" [mmult_accel.cpp:18]   --->   Operation 290 'fmul' 'tmp_5_4_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 291 [4/5] (7.25ns)   --->   "%sum_1_5_2 = fadd float %sum_1_5_1, %tmp_5_5_2" [mmult_accel.cpp:18]   --->   Operation 291 'fadd' 'sum_1_5_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 292 [4/4] (5.70ns)   --->   "%tmp_5_5_3 = fmul float %a_3_load, %b_3_5_read" [mmult_accel.cpp:18]   --->   Operation 292 'fmul' 'tmp_5_5_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 293 [3/5] (7.25ns)   --->   "%sum_1_0_2 = fadd float %sum_1_0_1, %tmp_5_0_2" [mmult_accel.cpp:18]   --->   Operation 293 'fadd' 'sum_1_0_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 294 [3/4] (5.70ns)   --->   "%tmp_5_0_3 = fmul float %a_3_load, %b_3_0_read" [mmult_accel.cpp:18]   --->   Operation 294 'fmul' 'tmp_5_0_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 295 [3/5] (7.25ns)   --->   "%sum_1_1_2 = fadd float %sum_1_1_1, %tmp_5_1_2" [mmult_accel.cpp:18]   --->   Operation 295 'fadd' 'sum_1_1_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 296 [3/4] (5.70ns)   --->   "%tmp_5_1_3 = fmul float %a_3_load, %b_3_1_read" [mmult_accel.cpp:18]   --->   Operation 296 'fmul' 'tmp_5_1_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 297 [3/5] (7.25ns)   --->   "%sum_1_2_2 = fadd float %sum_1_2_1, %tmp_5_2_2" [mmult_accel.cpp:18]   --->   Operation 297 'fadd' 'sum_1_2_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 298 [3/4] (5.70ns)   --->   "%tmp_5_2_3 = fmul float %a_3_load, %b_3_2_read" [mmult_accel.cpp:18]   --->   Operation 298 'fmul' 'tmp_5_2_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 299 [3/5] (7.25ns)   --->   "%sum_1_3_2 = fadd float %sum_1_3_1, %tmp_5_3_2" [mmult_accel.cpp:18]   --->   Operation 299 'fadd' 'sum_1_3_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 300 [3/4] (5.70ns)   --->   "%tmp_5_3_3 = fmul float %a_3_load, %b_3_3_read" [mmult_accel.cpp:18]   --->   Operation 300 'fmul' 'tmp_5_3_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 301 [3/5] (7.25ns)   --->   "%sum_1_4_2 = fadd float %sum_1_4_1, %tmp_5_4_2" [mmult_accel.cpp:18]   --->   Operation 301 'fadd' 'sum_1_4_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 302 [3/4] (5.70ns)   --->   "%tmp_5_4_3 = fmul float %a_3_load, %b_3_4_read" [mmult_accel.cpp:18]   --->   Operation 302 'fmul' 'tmp_5_4_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 303 [3/5] (7.25ns)   --->   "%sum_1_5_2 = fadd float %sum_1_5_1, %tmp_5_5_2" [mmult_accel.cpp:18]   --->   Operation 303 'fadd' 'sum_1_5_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 304 [3/4] (5.70ns)   --->   "%tmp_5_5_3 = fmul float %a_3_load, %b_3_5_read" [mmult_accel.cpp:18]   --->   Operation 304 'fmul' 'tmp_5_5_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 305 [2/5] (7.25ns)   --->   "%sum_1_0_2 = fadd float %sum_1_0_1, %tmp_5_0_2" [mmult_accel.cpp:18]   --->   Operation 305 'fadd' 'sum_1_0_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 306 [2/4] (5.70ns)   --->   "%tmp_5_0_3 = fmul float %a_3_load, %b_3_0_read" [mmult_accel.cpp:18]   --->   Operation 306 'fmul' 'tmp_5_0_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 307 [2/5] (7.25ns)   --->   "%sum_1_1_2 = fadd float %sum_1_1_1, %tmp_5_1_2" [mmult_accel.cpp:18]   --->   Operation 307 'fadd' 'sum_1_1_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 308 [2/4] (5.70ns)   --->   "%tmp_5_1_3 = fmul float %a_3_load, %b_3_1_read" [mmult_accel.cpp:18]   --->   Operation 308 'fmul' 'tmp_5_1_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 309 [2/5] (7.25ns)   --->   "%sum_1_2_2 = fadd float %sum_1_2_1, %tmp_5_2_2" [mmult_accel.cpp:18]   --->   Operation 309 'fadd' 'sum_1_2_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 310 [2/4] (5.70ns)   --->   "%tmp_5_2_3 = fmul float %a_3_load, %b_3_2_read" [mmult_accel.cpp:18]   --->   Operation 310 'fmul' 'tmp_5_2_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 311 [2/5] (7.25ns)   --->   "%sum_1_3_2 = fadd float %sum_1_3_1, %tmp_5_3_2" [mmult_accel.cpp:18]   --->   Operation 311 'fadd' 'sum_1_3_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 312 [2/4] (5.70ns)   --->   "%tmp_5_3_3 = fmul float %a_3_load, %b_3_3_read" [mmult_accel.cpp:18]   --->   Operation 312 'fmul' 'tmp_5_3_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 313 [2/5] (7.25ns)   --->   "%sum_1_4_2 = fadd float %sum_1_4_1, %tmp_5_4_2" [mmult_accel.cpp:18]   --->   Operation 313 'fadd' 'sum_1_4_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 314 [2/4] (5.70ns)   --->   "%tmp_5_4_3 = fmul float %a_3_load, %b_3_4_read" [mmult_accel.cpp:18]   --->   Operation 314 'fmul' 'tmp_5_4_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 315 [2/5] (7.25ns)   --->   "%sum_1_5_2 = fadd float %sum_1_5_1, %tmp_5_5_2" [mmult_accel.cpp:18]   --->   Operation 315 'fadd' 'sum_1_5_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 316 [2/4] (5.70ns)   --->   "%tmp_5_5_3 = fmul float %a_3_load, %b_3_5_read" [mmult_accel.cpp:18]   --->   Operation 316 'fmul' 'tmp_5_5_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 317 [1/5] (7.25ns)   --->   "%sum_1_0_2 = fadd float %sum_1_0_1, %tmp_5_0_2" [mmult_accel.cpp:18]   --->   Operation 317 'fadd' 'sum_1_0_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 318 [1/4] (5.70ns)   --->   "%tmp_5_0_3 = fmul float %a_3_load, %b_3_0_read" [mmult_accel.cpp:18]   --->   Operation 318 'fmul' 'tmp_5_0_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 319 [1/5] (7.25ns)   --->   "%sum_1_1_2 = fadd float %sum_1_1_1, %tmp_5_1_2" [mmult_accel.cpp:18]   --->   Operation 319 'fadd' 'sum_1_1_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 320 [1/4] (5.70ns)   --->   "%tmp_5_1_3 = fmul float %a_3_load, %b_3_1_read" [mmult_accel.cpp:18]   --->   Operation 320 'fmul' 'tmp_5_1_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 321 [1/5] (7.25ns)   --->   "%sum_1_2_2 = fadd float %sum_1_2_1, %tmp_5_2_2" [mmult_accel.cpp:18]   --->   Operation 321 'fadd' 'sum_1_2_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 322 [1/4] (5.70ns)   --->   "%tmp_5_2_3 = fmul float %a_3_load, %b_3_2_read" [mmult_accel.cpp:18]   --->   Operation 322 'fmul' 'tmp_5_2_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 323 [1/5] (7.25ns)   --->   "%sum_1_3_2 = fadd float %sum_1_3_1, %tmp_5_3_2" [mmult_accel.cpp:18]   --->   Operation 323 'fadd' 'sum_1_3_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 324 [1/4] (5.70ns)   --->   "%tmp_5_3_3 = fmul float %a_3_load, %b_3_3_read" [mmult_accel.cpp:18]   --->   Operation 324 'fmul' 'tmp_5_3_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 325 [1/5] (7.25ns)   --->   "%sum_1_4_2 = fadd float %sum_1_4_1, %tmp_5_4_2" [mmult_accel.cpp:18]   --->   Operation 325 'fadd' 'sum_1_4_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 326 [1/4] (5.70ns)   --->   "%tmp_5_4_3 = fmul float %a_3_load, %b_3_4_read" [mmult_accel.cpp:18]   --->   Operation 326 'fmul' 'tmp_5_4_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 327 [1/5] (7.25ns)   --->   "%sum_1_5_2 = fadd float %sum_1_5_1, %tmp_5_5_2" [mmult_accel.cpp:18]   --->   Operation 327 'fadd' 'sum_1_5_2' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 328 [1/4] (5.70ns)   --->   "%tmp_5_5_3 = fmul float %a_3_load, %b_3_5_read" [mmult_accel.cpp:18]   --->   Operation 328 'fmul' 'tmp_5_5_3' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 329 [5/5] (7.25ns)   --->   "%sum_1_0_3 = fadd float %sum_1_0_2, %tmp_5_0_3" [mmult_accel.cpp:18]   --->   Operation 329 'fadd' 'sum_1_0_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 330 [1/1] (0.00ns)   --->   "%a_4_addr = getelementptr [6 x float]* %a_4, i64 0, i64 %tmp" [mmult_accel.cpp:18]   --->   Operation 330 'getelementptr' 'a_4_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_22 : Operation 331 [2/2] (2.32ns)   --->   "%a_4_load = load float* %a_4_addr, align 4" [mmult_accel.cpp:18]   --->   Operation 331 'load' 'a_4_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_22 : Operation 332 [5/5] (7.25ns)   --->   "%sum_1_1_3 = fadd float %sum_1_1_2, %tmp_5_1_3" [mmult_accel.cpp:18]   --->   Operation 332 'fadd' 'sum_1_1_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 333 [5/5] (7.25ns)   --->   "%sum_1_2_3 = fadd float %sum_1_2_2, %tmp_5_2_3" [mmult_accel.cpp:18]   --->   Operation 333 'fadd' 'sum_1_2_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 334 [5/5] (7.25ns)   --->   "%sum_1_3_3 = fadd float %sum_1_3_2, %tmp_5_3_3" [mmult_accel.cpp:18]   --->   Operation 334 'fadd' 'sum_1_3_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 335 [5/5] (7.25ns)   --->   "%sum_1_4_3 = fadd float %sum_1_4_2, %tmp_5_4_3" [mmult_accel.cpp:18]   --->   Operation 335 'fadd' 'sum_1_4_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 336 [5/5] (7.25ns)   --->   "%sum_1_5_3 = fadd float %sum_1_5_2, %tmp_5_5_3" [mmult_accel.cpp:18]   --->   Operation 336 'fadd' 'sum_1_5_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.02>
ST_23 : Operation 337 [4/5] (7.25ns)   --->   "%sum_1_0_3 = fadd float %sum_1_0_2, %tmp_5_0_3" [mmult_accel.cpp:18]   --->   Operation 337 'fadd' 'sum_1_0_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 338 [1/2] (2.32ns)   --->   "%a_4_load = load float* %a_4_addr, align 4" [mmult_accel.cpp:18]   --->   Operation 338 'load' 'a_4_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_23 : Operation 339 [4/4] (5.70ns)   --->   "%tmp_5_0_4 = fmul float %a_4_load, %b_4_0_read" [mmult_accel.cpp:18]   --->   Operation 339 'fmul' 'tmp_5_0_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 340 [4/5] (7.25ns)   --->   "%sum_1_1_3 = fadd float %sum_1_1_2, %tmp_5_1_3" [mmult_accel.cpp:18]   --->   Operation 340 'fadd' 'sum_1_1_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 341 [4/4] (5.70ns)   --->   "%tmp_5_1_4 = fmul float %a_4_load, %b_4_1_read" [mmult_accel.cpp:18]   --->   Operation 341 'fmul' 'tmp_5_1_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 342 [4/5] (7.25ns)   --->   "%sum_1_2_3 = fadd float %sum_1_2_2, %tmp_5_2_3" [mmult_accel.cpp:18]   --->   Operation 342 'fadd' 'sum_1_2_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 343 [4/4] (5.70ns)   --->   "%tmp_5_2_4 = fmul float %a_4_load, %b_4_2_read" [mmult_accel.cpp:18]   --->   Operation 343 'fmul' 'tmp_5_2_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 344 [4/5] (7.25ns)   --->   "%sum_1_3_3 = fadd float %sum_1_3_2, %tmp_5_3_3" [mmult_accel.cpp:18]   --->   Operation 344 'fadd' 'sum_1_3_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 345 [4/4] (5.70ns)   --->   "%tmp_5_3_4 = fmul float %a_4_load, %b_4_3_read" [mmult_accel.cpp:18]   --->   Operation 345 'fmul' 'tmp_5_3_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 346 [4/5] (7.25ns)   --->   "%sum_1_4_3 = fadd float %sum_1_4_2, %tmp_5_4_3" [mmult_accel.cpp:18]   --->   Operation 346 'fadd' 'sum_1_4_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 347 [4/4] (5.70ns)   --->   "%tmp_5_4_4 = fmul float %a_4_load, %b_4_4_read" [mmult_accel.cpp:18]   --->   Operation 347 'fmul' 'tmp_5_4_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 348 [4/5] (7.25ns)   --->   "%sum_1_5_3 = fadd float %sum_1_5_2, %tmp_5_5_3" [mmult_accel.cpp:18]   --->   Operation 348 'fadd' 'sum_1_5_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 349 [4/4] (5.70ns)   --->   "%tmp_5_5_4 = fmul float %a_4_load, %b_4_5_read" [mmult_accel.cpp:18]   --->   Operation 349 'fmul' 'tmp_5_5_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 350 [3/5] (7.25ns)   --->   "%sum_1_0_3 = fadd float %sum_1_0_2, %tmp_5_0_3" [mmult_accel.cpp:18]   --->   Operation 350 'fadd' 'sum_1_0_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 351 [3/4] (5.70ns)   --->   "%tmp_5_0_4 = fmul float %a_4_load, %b_4_0_read" [mmult_accel.cpp:18]   --->   Operation 351 'fmul' 'tmp_5_0_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 352 [3/5] (7.25ns)   --->   "%sum_1_1_3 = fadd float %sum_1_1_2, %tmp_5_1_3" [mmult_accel.cpp:18]   --->   Operation 352 'fadd' 'sum_1_1_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 353 [3/4] (5.70ns)   --->   "%tmp_5_1_4 = fmul float %a_4_load, %b_4_1_read" [mmult_accel.cpp:18]   --->   Operation 353 'fmul' 'tmp_5_1_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 354 [3/5] (7.25ns)   --->   "%sum_1_2_3 = fadd float %sum_1_2_2, %tmp_5_2_3" [mmult_accel.cpp:18]   --->   Operation 354 'fadd' 'sum_1_2_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 355 [3/4] (5.70ns)   --->   "%tmp_5_2_4 = fmul float %a_4_load, %b_4_2_read" [mmult_accel.cpp:18]   --->   Operation 355 'fmul' 'tmp_5_2_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 356 [3/5] (7.25ns)   --->   "%sum_1_3_3 = fadd float %sum_1_3_2, %tmp_5_3_3" [mmult_accel.cpp:18]   --->   Operation 356 'fadd' 'sum_1_3_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 357 [3/4] (5.70ns)   --->   "%tmp_5_3_4 = fmul float %a_4_load, %b_4_3_read" [mmult_accel.cpp:18]   --->   Operation 357 'fmul' 'tmp_5_3_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 358 [3/5] (7.25ns)   --->   "%sum_1_4_3 = fadd float %sum_1_4_2, %tmp_5_4_3" [mmult_accel.cpp:18]   --->   Operation 358 'fadd' 'sum_1_4_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 359 [3/4] (5.70ns)   --->   "%tmp_5_4_4 = fmul float %a_4_load, %b_4_4_read" [mmult_accel.cpp:18]   --->   Operation 359 'fmul' 'tmp_5_4_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 360 [3/5] (7.25ns)   --->   "%sum_1_5_3 = fadd float %sum_1_5_2, %tmp_5_5_3" [mmult_accel.cpp:18]   --->   Operation 360 'fadd' 'sum_1_5_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 361 [3/4] (5.70ns)   --->   "%tmp_5_5_4 = fmul float %a_4_load, %b_4_5_read" [mmult_accel.cpp:18]   --->   Operation 361 'fmul' 'tmp_5_5_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 362 [2/5] (7.25ns)   --->   "%sum_1_0_3 = fadd float %sum_1_0_2, %tmp_5_0_3" [mmult_accel.cpp:18]   --->   Operation 362 'fadd' 'sum_1_0_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 363 [2/4] (5.70ns)   --->   "%tmp_5_0_4 = fmul float %a_4_load, %b_4_0_read" [mmult_accel.cpp:18]   --->   Operation 363 'fmul' 'tmp_5_0_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 364 [2/5] (7.25ns)   --->   "%sum_1_1_3 = fadd float %sum_1_1_2, %tmp_5_1_3" [mmult_accel.cpp:18]   --->   Operation 364 'fadd' 'sum_1_1_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 365 [2/4] (5.70ns)   --->   "%tmp_5_1_4 = fmul float %a_4_load, %b_4_1_read" [mmult_accel.cpp:18]   --->   Operation 365 'fmul' 'tmp_5_1_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 366 [2/5] (7.25ns)   --->   "%sum_1_2_3 = fadd float %sum_1_2_2, %tmp_5_2_3" [mmult_accel.cpp:18]   --->   Operation 366 'fadd' 'sum_1_2_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 367 [2/4] (5.70ns)   --->   "%tmp_5_2_4 = fmul float %a_4_load, %b_4_2_read" [mmult_accel.cpp:18]   --->   Operation 367 'fmul' 'tmp_5_2_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 368 [2/5] (7.25ns)   --->   "%sum_1_3_3 = fadd float %sum_1_3_2, %tmp_5_3_3" [mmult_accel.cpp:18]   --->   Operation 368 'fadd' 'sum_1_3_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 369 [2/4] (5.70ns)   --->   "%tmp_5_3_4 = fmul float %a_4_load, %b_4_3_read" [mmult_accel.cpp:18]   --->   Operation 369 'fmul' 'tmp_5_3_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 370 [2/5] (7.25ns)   --->   "%sum_1_4_3 = fadd float %sum_1_4_2, %tmp_5_4_3" [mmult_accel.cpp:18]   --->   Operation 370 'fadd' 'sum_1_4_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 371 [2/4] (5.70ns)   --->   "%tmp_5_4_4 = fmul float %a_4_load, %b_4_4_read" [mmult_accel.cpp:18]   --->   Operation 371 'fmul' 'tmp_5_4_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 372 [2/5] (7.25ns)   --->   "%sum_1_5_3 = fadd float %sum_1_5_2, %tmp_5_5_3" [mmult_accel.cpp:18]   --->   Operation 372 'fadd' 'sum_1_5_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 373 [2/4] (5.70ns)   --->   "%tmp_5_5_4 = fmul float %a_4_load, %b_4_5_read" [mmult_accel.cpp:18]   --->   Operation 373 'fmul' 'tmp_5_5_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 374 [1/5] (7.25ns)   --->   "%sum_1_0_3 = fadd float %sum_1_0_2, %tmp_5_0_3" [mmult_accel.cpp:18]   --->   Operation 374 'fadd' 'sum_1_0_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 375 [1/4] (5.70ns)   --->   "%tmp_5_0_4 = fmul float %a_4_load, %b_4_0_read" [mmult_accel.cpp:18]   --->   Operation 375 'fmul' 'tmp_5_0_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 376 [1/5] (7.25ns)   --->   "%sum_1_1_3 = fadd float %sum_1_1_2, %tmp_5_1_3" [mmult_accel.cpp:18]   --->   Operation 376 'fadd' 'sum_1_1_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 377 [1/4] (5.70ns)   --->   "%tmp_5_1_4 = fmul float %a_4_load, %b_4_1_read" [mmult_accel.cpp:18]   --->   Operation 377 'fmul' 'tmp_5_1_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 378 [1/5] (7.25ns)   --->   "%sum_1_2_3 = fadd float %sum_1_2_2, %tmp_5_2_3" [mmult_accel.cpp:18]   --->   Operation 378 'fadd' 'sum_1_2_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 379 [1/4] (5.70ns)   --->   "%tmp_5_2_4 = fmul float %a_4_load, %b_4_2_read" [mmult_accel.cpp:18]   --->   Operation 379 'fmul' 'tmp_5_2_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 380 [1/5] (7.25ns)   --->   "%sum_1_3_3 = fadd float %sum_1_3_2, %tmp_5_3_3" [mmult_accel.cpp:18]   --->   Operation 380 'fadd' 'sum_1_3_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 381 [1/4] (5.70ns)   --->   "%tmp_5_3_4 = fmul float %a_4_load, %b_4_3_read" [mmult_accel.cpp:18]   --->   Operation 381 'fmul' 'tmp_5_3_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 382 [1/5] (7.25ns)   --->   "%sum_1_4_3 = fadd float %sum_1_4_2, %tmp_5_4_3" [mmult_accel.cpp:18]   --->   Operation 382 'fadd' 'sum_1_4_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 383 [1/4] (5.70ns)   --->   "%tmp_5_4_4 = fmul float %a_4_load, %b_4_4_read" [mmult_accel.cpp:18]   --->   Operation 383 'fmul' 'tmp_5_4_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 384 [1/5] (7.25ns)   --->   "%sum_1_5_3 = fadd float %sum_1_5_2, %tmp_5_5_3" [mmult_accel.cpp:18]   --->   Operation 384 'fadd' 'sum_1_5_3' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 385 [1/4] (5.70ns)   --->   "%tmp_5_5_4 = fmul float %a_4_load, %b_4_5_read" [mmult_accel.cpp:18]   --->   Operation 385 'fmul' 'tmp_5_5_4' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 386 [5/5] (7.25ns)   --->   "%sum_1_0_4 = fadd float %sum_1_0_3, %tmp_5_0_4" [mmult_accel.cpp:18]   --->   Operation 386 'fadd' 'sum_1_0_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 387 [1/1] (0.00ns)   --->   "%a_5_addr = getelementptr [6 x float]* %a_5, i64 0, i64 %tmp" [mmult_accel.cpp:18]   --->   Operation 387 'getelementptr' 'a_5_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_27 : Operation 388 [2/2] (2.32ns)   --->   "%a_5_load = load float* %a_5_addr, align 4" [mmult_accel.cpp:18]   --->   Operation 388 'load' 'a_5_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_27 : Operation 389 [5/5] (7.25ns)   --->   "%sum_1_1_4 = fadd float %sum_1_1_3, %tmp_5_1_4" [mmult_accel.cpp:18]   --->   Operation 389 'fadd' 'sum_1_1_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 390 [5/5] (7.25ns)   --->   "%sum_1_2_4 = fadd float %sum_1_2_3, %tmp_5_2_4" [mmult_accel.cpp:18]   --->   Operation 390 'fadd' 'sum_1_2_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 391 [5/5] (7.25ns)   --->   "%sum_1_3_4 = fadd float %sum_1_3_3, %tmp_5_3_4" [mmult_accel.cpp:18]   --->   Operation 391 'fadd' 'sum_1_3_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 392 [5/5] (7.25ns)   --->   "%sum_1_4_4 = fadd float %sum_1_4_3, %tmp_5_4_4" [mmult_accel.cpp:18]   --->   Operation 392 'fadd' 'sum_1_4_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 393 [5/5] (7.25ns)   --->   "%sum_1_5_4 = fadd float %sum_1_5_3, %tmp_5_5_4" [mmult_accel.cpp:18]   --->   Operation 393 'fadd' 'sum_1_5_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.02>
ST_28 : Operation 394 [4/5] (7.25ns)   --->   "%sum_1_0_4 = fadd float %sum_1_0_3, %tmp_5_0_4" [mmult_accel.cpp:18]   --->   Operation 394 'fadd' 'sum_1_0_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 395 [1/2] (2.32ns)   --->   "%a_5_load = load float* %a_5_addr, align 4" [mmult_accel.cpp:18]   --->   Operation 395 'load' 'a_5_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_28 : Operation 396 [4/4] (5.70ns)   --->   "%tmp_5_0_5 = fmul float %a_5_load, %b_5_0_read" [mmult_accel.cpp:18]   --->   Operation 396 'fmul' 'tmp_5_0_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 397 [4/5] (7.25ns)   --->   "%sum_1_1_4 = fadd float %sum_1_1_3, %tmp_5_1_4" [mmult_accel.cpp:18]   --->   Operation 397 'fadd' 'sum_1_1_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 398 [4/4] (5.70ns)   --->   "%tmp_5_1_5 = fmul float %a_5_load, %b_5_1_read" [mmult_accel.cpp:18]   --->   Operation 398 'fmul' 'tmp_5_1_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 399 [4/5] (7.25ns)   --->   "%sum_1_2_4 = fadd float %sum_1_2_3, %tmp_5_2_4" [mmult_accel.cpp:18]   --->   Operation 399 'fadd' 'sum_1_2_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 400 [4/4] (5.70ns)   --->   "%tmp_5_2_5 = fmul float %a_5_load, %b_5_2_read" [mmult_accel.cpp:18]   --->   Operation 400 'fmul' 'tmp_5_2_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 401 [4/5] (7.25ns)   --->   "%sum_1_3_4 = fadd float %sum_1_3_3, %tmp_5_3_4" [mmult_accel.cpp:18]   --->   Operation 401 'fadd' 'sum_1_3_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 402 [4/4] (5.70ns)   --->   "%tmp_5_3_5 = fmul float %a_5_load, %b_5_3_read" [mmult_accel.cpp:18]   --->   Operation 402 'fmul' 'tmp_5_3_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 403 [4/5] (7.25ns)   --->   "%sum_1_4_4 = fadd float %sum_1_4_3, %tmp_5_4_4" [mmult_accel.cpp:18]   --->   Operation 403 'fadd' 'sum_1_4_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 404 [4/4] (5.70ns)   --->   "%tmp_5_4_5 = fmul float %a_5_load, %b_5_4_read" [mmult_accel.cpp:18]   --->   Operation 404 'fmul' 'tmp_5_4_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 405 [4/5] (7.25ns)   --->   "%sum_1_5_4 = fadd float %sum_1_5_3, %tmp_5_5_4" [mmult_accel.cpp:18]   --->   Operation 405 'fadd' 'sum_1_5_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 406 [4/4] (5.70ns)   --->   "%tmp_5_5_5 = fmul float %a_5_load, %b_5_5_read" [mmult_accel.cpp:18]   --->   Operation 406 'fmul' 'tmp_5_5_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 407 [3/5] (7.25ns)   --->   "%sum_1_0_4 = fadd float %sum_1_0_3, %tmp_5_0_4" [mmult_accel.cpp:18]   --->   Operation 407 'fadd' 'sum_1_0_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 408 [3/4] (5.70ns)   --->   "%tmp_5_0_5 = fmul float %a_5_load, %b_5_0_read" [mmult_accel.cpp:18]   --->   Operation 408 'fmul' 'tmp_5_0_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 409 [3/5] (7.25ns)   --->   "%sum_1_1_4 = fadd float %sum_1_1_3, %tmp_5_1_4" [mmult_accel.cpp:18]   --->   Operation 409 'fadd' 'sum_1_1_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 410 [3/4] (5.70ns)   --->   "%tmp_5_1_5 = fmul float %a_5_load, %b_5_1_read" [mmult_accel.cpp:18]   --->   Operation 410 'fmul' 'tmp_5_1_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 411 [3/5] (7.25ns)   --->   "%sum_1_2_4 = fadd float %sum_1_2_3, %tmp_5_2_4" [mmult_accel.cpp:18]   --->   Operation 411 'fadd' 'sum_1_2_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 412 [3/4] (5.70ns)   --->   "%tmp_5_2_5 = fmul float %a_5_load, %b_5_2_read" [mmult_accel.cpp:18]   --->   Operation 412 'fmul' 'tmp_5_2_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 413 [3/5] (7.25ns)   --->   "%sum_1_3_4 = fadd float %sum_1_3_3, %tmp_5_3_4" [mmult_accel.cpp:18]   --->   Operation 413 'fadd' 'sum_1_3_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 414 [3/4] (5.70ns)   --->   "%tmp_5_3_5 = fmul float %a_5_load, %b_5_3_read" [mmult_accel.cpp:18]   --->   Operation 414 'fmul' 'tmp_5_3_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 415 [3/5] (7.25ns)   --->   "%sum_1_4_4 = fadd float %sum_1_4_3, %tmp_5_4_4" [mmult_accel.cpp:18]   --->   Operation 415 'fadd' 'sum_1_4_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 416 [3/4] (5.70ns)   --->   "%tmp_5_4_5 = fmul float %a_5_load, %b_5_4_read" [mmult_accel.cpp:18]   --->   Operation 416 'fmul' 'tmp_5_4_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 417 [3/5] (7.25ns)   --->   "%sum_1_5_4 = fadd float %sum_1_5_3, %tmp_5_5_4" [mmult_accel.cpp:18]   --->   Operation 417 'fadd' 'sum_1_5_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 418 [3/4] (5.70ns)   --->   "%tmp_5_5_5 = fmul float %a_5_load, %b_5_5_read" [mmult_accel.cpp:18]   --->   Operation 418 'fmul' 'tmp_5_5_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 419 [2/5] (7.25ns)   --->   "%sum_1_0_4 = fadd float %sum_1_0_3, %tmp_5_0_4" [mmult_accel.cpp:18]   --->   Operation 419 'fadd' 'sum_1_0_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 420 [2/4] (5.70ns)   --->   "%tmp_5_0_5 = fmul float %a_5_load, %b_5_0_read" [mmult_accel.cpp:18]   --->   Operation 420 'fmul' 'tmp_5_0_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 421 [2/5] (7.25ns)   --->   "%sum_1_1_4 = fadd float %sum_1_1_3, %tmp_5_1_4" [mmult_accel.cpp:18]   --->   Operation 421 'fadd' 'sum_1_1_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 422 [2/4] (5.70ns)   --->   "%tmp_5_1_5 = fmul float %a_5_load, %b_5_1_read" [mmult_accel.cpp:18]   --->   Operation 422 'fmul' 'tmp_5_1_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 423 [2/5] (7.25ns)   --->   "%sum_1_2_4 = fadd float %sum_1_2_3, %tmp_5_2_4" [mmult_accel.cpp:18]   --->   Operation 423 'fadd' 'sum_1_2_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 424 [2/4] (5.70ns)   --->   "%tmp_5_2_5 = fmul float %a_5_load, %b_5_2_read" [mmult_accel.cpp:18]   --->   Operation 424 'fmul' 'tmp_5_2_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 425 [2/5] (7.25ns)   --->   "%sum_1_3_4 = fadd float %sum_1_3_3, %tmp_5_3_4" [mmult_accel.cpp:18]   --->   Operation 425 'fadd' 'sum_1_3_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 426 [2/4] (5.70ns)   --->   "%tmp_5_3_5 = fmul float %a_5_load, %b_5_3_read" [mmult_accel.cpp:18]   --->   Operation 426 'fmul' 'tmp_5_3_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 427 [2/5] (7.25ns)   --->   "%sum_1_4_4 = fadd float %sum_1_4_3, %tmp_5_4_4" [mmult_accel.cpp:18]   --->   Operation 427 'fadd' 'sum_1_4_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 428 [2/4] (5.70ns)   --->   "%tmp_5_4_5 = fmul float %a_5_load, %b_5_4_read" [mmult_accel.cpp:18]   --->   Operation 428 'fmul' 'tmp_5_4_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 429 [2/5] (7.25ns)   --->   "%sum_1_5_4 = fadd float %sum_1_5_3, %tmp_5_5_4" [mmult_accel.cpp:18]   --->   Operation 429 'fadd' 'sum_1_5_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 430 [2/4] (5.70ns)   --->   "%tmp_5_5_5 = fmul float %a_5_load, %b_5_5_read" [mmult_accel.cpp:18]   --->   Operation 430 'fmul' 'tmp_5_5_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 431 [1/5] (7.25ns)   --->   "%sum_1_0_4 = fadd float %sum_1_0_3, %tmp_5_0_4" [mmult_accel.cpp:18]   --->   Operation 431 'fadd' 'sum_1_0_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 432 [1/4] (5.70ns)   --->   "%tmp_5_0_5 = fmul float %a_5_load, %b_5_0_read" [mmult_accel.cpp:18]   --->   Operation 432 'fmul' 'tmp_5_0_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 433 [1/5] (7.25ns)   --->   "%sum_1_1_4 = fadd float %sum_1_1_3, %tmp_5_1_4" [mmult_accel.cpp:18]   --->   Operation 433 'fadd' 'sum_1_1_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 434 [1/4] (5.70ns)   --->   "%tmp_5_1_5 = fmul float %a_5_load, %b_5_1_read" [mmult_accel.cpp:18]   --->   Operation 434 'fmul' 'tmp_5_1_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 435 [1/5] (7.25ns)   --->   "%sum_1_2_4 = fadd float %sum_1_2_3, %tmp_5_2_4" [mmult_accel.cpp:18]   --->   Operation 435 'fadd' 'sum_1_2_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 436 [1/4] (5.70ns)   --->   "%tmp_5_2_5 = fmul float %a_5_load, %b_5_2_read" [mmult_accel.cpp:18]   --->   Operation 436 'fmul' 'tmp_5_2_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 437 [1/5] (7.25ns)   --->   "%sum_1_3_4 = fadd float %sum_1_3_3, %tmp_5_3_4" [mmult_accel.cpp:18]   --->   Operation 437 'fadd' 'sum_1_3_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 438 [1/4] (5.70ns)   --->   "%tmp_5_3_5 = fmul float %a_5_load, %b_5_3_read" [mmult_accel.cpp:18]   --->   Operation 438 'fmul' 'tmp_5_3_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 439 [1/5] (7.25ns)   --->   "%sum_1_4_4 = fadd float %sum_1_4_3, %tmp_5_4_4" [mmult_accel.cpp:18]   --->   Operation 439 'fadd' 'sum_1_4_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 440 [1/4] (5.70ns)   --->   "%tmp_5_4_5 = fmul float %a_5_load, %b_5_4_read" [mmult_accel.cpp:18]   --->   Operation 440 'fmul' 'tmp_5_4_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 441 [1/5] (7.25ns)   --->   "%sum_1_5_4 = fadd float %sum_1_5_3, %tmp_5_5_4" [mmult_accel.cpp:18]   --->   Operation 441 'fadd' 'sum_1_5_4' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 442 [1/4] (5.70ns)   --->   "%tmp_5_5_5 = fmul float %a_5_load, %b_5_5_read" [mmult_accel.cpp:18]   --->   Operation 442 'fmul' 'tmp_5_5_5' <Predicate = (!exitcond2)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 443 [5/5] (7.25ns)   --->   "%sum_1_0_5 = fadd float %sum_1_0_4, %tmp_5_0_5" [mmult_accel.cpp:18]   --->   Operation 443 'fadd' 'sum_1_0_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 444 [5/5] (7.25ns)   --->   "%sum_1_1_5 = fadd float %sum_1_1_4, %tmp_5_1_5" [mmult_accel.cpp:18]   --->   Operation 444 'fadd' 'sum_1_1_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 445 [5/5] (7.25ns)   --->   "%sum_1_2_5 = fadd float %sum_1_2_4, %tmp_5_2_5" [mmult_accel.cpp:18]   --->   Operation 445 'fadd' 'sum_1_2_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 446 [5/5] (7.25ns)   --->   "%sum_1_3_5 = fadd float %sum_1_3_4, %tmp_5_3_5" [mmult_accel.cpp:18]   --->   Operation 446 'fadd' 'sum_1_3_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 447 [5/5] (7.25ns)   --->   "%sum_1_4_5 = fadd float %sum_1_4_4, %tmp_5_4_5" [mmult_accel.cpp:18]   --->   Operation 447 'fadd' 'sum_1_4_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 448 [5/5] (7.25ns)   --->   "%sum_1_5_5 = fadd float %sum_1_5_4, %tmp_5_5_5" [mmult_accel.cpp:18]   --->   Operation 448 'fadd' 'sum_1_5_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 449 [4/5] (7.25ns)   --->   "%sum_1_0_5 = fadd float %sum_1_0_4, %tmp_5_0_5" [mmult_accel.cpp:18]   --->   Operation 449 'fadd' 'sum_1_0_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 450 [4/5] (7.25ns)   --->   "%sum_1_1_5 = fadd float %sum_1_1_4, %tmp_5_1_5" [mmult_accel.cpp:18]   --->   Operation 450 'fadd' 'sum_1_1_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 451 [4/5] (7.25ns)   --->   "%sum_1_2_5 = fadd float %sum_1_2_4, %tmp_5_2_5" [mmult_accel.cpp:18]   --->   Operation 451 'fadd' 'sum_1_2_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 452 [4/5] (7.25ns)   --->   "%sum_1_3_5 = fadd float %sum_1_3_4, %tmp_5_3_5" [mmult_accel.cpp:18]   --->   Operation 452 'fadd' 'sum_1_3_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 453 [4/5] (7.25ns)   --->   "%sum_1_4_5 = fadd float %sum_1_4_4, %tmp_5_4_5" [mmult_accel.cpp:18]   --->   Operation 453 'fadd' 'sum_1_4_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 454 [4/5] (7.25ns)   --->   "%sum_1_5_5 = fadd float %sum_1_5_4, %tmp_5_5_5" [mmult_accel.cpp:18]   --->   Operation 454 'fadd' 'sum_1_5_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 455 [3/5] (7.25ns)   --->   "%sum_1_0_5 = fadd float %sum_1_0_4, %tmp_5_0_5" [mmult_accel.cpp:18]   --->   Operation 455 'fadd' 'sum_1_0_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 456 [3/5] (7.25ns)   --->   "%sum_1_1_5 = fadd float %sum_1_1_4, %tmp_5_1_5" [mmult_accel.cpp:18]   --->   Operation 456 'fadd' 'sum_1_1_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 457 [3/5] (7.25ns)   --->   "%sum_1_2_5 = fadd float %sum_1_2_4, %tmp_5_2_5" [mmult_accel.cpp:18]   --->   Operation 457 'fadd' 'sum_1_2_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 458 [3/5] (7.25ns)   --->   "%sum_1_3_5 = fadd float %sum_1_3_4, %tmp_5_3_5" [mmult_accel.cpp:18]   --->   Operation 458 'fadd' 'sum_1_3_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 459 [3/5] (7.25ns)   --->   "%sum_1_4_5 = fadd float %sum_1_4_4, %tmp_5_4_5" [mmult_accel.cpp:18]   --->   Operation 459 'fadd' 'sum_1_4_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 460 [3/5] (7.25ns)   --->   "%sum_1_5_5 = fadd float %sum_1_5_4, %tmp_5_5_5" [mmult_accel.cpp:18]   --->   Operation 460 'fadd' 'sum_1_5_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 461 [2/5] (7.25ns)   --->   "%sum_1_0_5 = fadd float %sum_1_0_4, %tmp_5_0_5" [mmult_accel.cpp:18]   --->   Operation 461 'fadd' 'sum_1_0_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 462 [2/5] (7.25ns)   --->   "%sum_1_1_5 = fadd float %sum_1_1_4, %tmp_5_1_5" [mmult_accel.cpp:18]   --->   Operation 462 'fadd' 'sum_1_1_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 463 [2/5] (7.25ns)   --->   "%sum_1_2_5 = fadd float %sum_1_2_4, %tmp_5_2_5" [mmult_accel.cpp:18]   --->   Operation 463 'fadd' 'sum_1_2_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 464 [2/5] (7.25ns)   --->   "%sum_1_3_5 = fadd float %sum_1_3_4, %tmp_5_3_5" [mmult_accel.cpp:18]   --->   Operation 464 'fadd' 'sum_1_3_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 465 [2/5] (7.25ns)   --->   "%sum_1_4_5 = fadd float %sum_1_4_4, %tmp_5_4_5" [mmult_accel.cpp:18]   --->   Operation 465 'fadd' 'sum_1_4_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 466 [2/5] (7.25ns)   --->   "%sum_1_5_5 = fadd float %sum_1_5_4, %tmp_5_5_5" [mmult_accel.cpp:18]   --->   Operation 466 'fadd' 'sum_1_5_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 467 [1/5] (7.25ns)   --->   "%sum_1_0_5 = fadd float %sum_1_0_4, %tmp_5_0_5" [mmult_accel.cpp:18]   --->   Operation 467 'fadd' 'sum_1_0_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 468 [1/5] (7.25ns)   --->   "%sum_1_1_5 = fadd float %sum_1_1_4, %tmp_5_1_5" [mmult_accel.cpp:18]   --->   Operation 468 'fadd' 'sum_1_1_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 469 [1/5] (7.25ns)   --->   "%sum_1_2_5 = fadd float %sum_1_2_4, %tmp_5_2_5" [mmult_accel.cpp:18]   --->   Operation 469 'fadd' 'sum_1_2_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 470 [1/5] (7.25ns)   --->   "%sum_1_3_5 = fadd float %sum_1_3_4, %tmp_5_3_5" [mmult_accel.cpp:18]   --->   Operation 470 'fadd' 'sum_1_3_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 471 [1/5] (7.25ns)   --->   "%sum_1_4_5 = fadd float %sum_1_4_4, %tmp_5_4_5" [mmult_accel.cpp:18]   --->   Operation 471 'fadd' 'sum_1_4_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 472 [1/5] (7.25ns)   --->   "%sum_1_5_5 = fadd float %sum_1_5_4, %tmp_5_5_5" [mmult_accel.cpp:18]   --->   Operation 472 'fadd' 'sum_1_5_5' <Predicate = (!exitcond2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.32>
ST_37 : Operation 473 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str2) nounwind" [mmult_accel.cpp:13]   --->   Operation 473 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_37 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str2) nounwind" [mmult_accel.cpp:13]   --->   Operation 474 'specregionbegin' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_37 : Operation 475 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mmult_accel.cpp:13]   --->   Operation 475 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_37 : Operation 476 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr [6 x float]* %out_0, i64 0, i64 %tmp" [mmult_accel.cpp:19]   --->   Operation 476 'getelementptr' 'out_0_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_37 : Operation 477 [1/1] (2.32ns)   --->   "store float %sum_1_0_5, float* %out_0_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 477 'store' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_37 : Operation 478 [1/1] (0.00ns)   --->   "%out_1_addr = getelementptr [6 x float]* %out_1, i64 0, i64 %tmp" [mmult_accel.cpp:19]   --->   Operation 478 'getelementptr' 'out_1_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_37 : Operation 479 [1/1] (2.32ns)   --->   "store float %sum_1_1_5, float* %out_1_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 479 'store' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_37 : Operation 480 [1/1] (0.00ns)   --->   "%out_2_addr = getelementptr [6 x float]* %out_2, i64 0, i64 %tmp" [mmult_accel.cpp:19]   --->   Operation 480 'getelementptr' 'out_2_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_37 : Operation 481 [1/1] (2.32ns)   --->   "store float %sum_1_2_5, float* %out_2_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 481 'store' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_37 : Operation 482 [1/1] (0.00ns)   --->   "%out_3_addr = getelementptr [6 x float]* %out_3, i64 0, i64 %tmp" [mmult_accel.cpp:19]   --->   Operation 482 'getelementptr' 'out_3_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_37 : Operation 483 [1/1] (2.32ns)   --->   "store float %sum_1_3_5, float* %out_3_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 483 'store' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_37 : Operation 484 [1/1] (0.00ns)   --->   "%out_4_addr = getelementptr [6 x float]* %out_4, i64 0, i64 %tmp" [mmult_accel.cpp:19]   --->   Operation 484 'getelementptr' 'out_4_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_37 : Operation 485 [1/1] (2.32ns)   --->   "store float %sum_1_4_5, float* %out_4_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 485 'store' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_37 : Operation 486 [1/1] (0.00ns)   --->   "%out_5_addr = getelementptr [6 x float]* %out_5, i64 0, i64 %tmp" [mmult_accel.cpp:19]   --->   Operation 486 'getelementptr' 'out_5_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_37 : Operation 487 [1/1] (2.32ns)   --->   "store float %sum_1_5_5, float* %out_5_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 487 'store' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_37 : Operation 488 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str2, i32 %tmp_1) nounwind" [mmult_accel.cpp:20]   --->   Operation 488 'specregionend' 'empty_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_37 : Operation 489 [1/1] (0.00ns)   --->   "br label %1" [mmult_accel.cpp:12]   --->   Operation 489 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 38 <SV = 2> <Delay = 0.00>
ST_38 : Operation 490 [1/1] (0.00ns)   --->   "ret void" [mmult_accel.cpp:21]   --->   Operation 490 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ia') with incoming values : ('ia', mmult_accel.cpp:12) [100]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('ia') with incoming values : ('ia', mmult_accel.cpp:12) [100]  (0 ns)
	'getelementptr' operation ('a_0_addr', mmult_accel.cpp:18) [110]  (0 ns)
	'load' operation ('a_0_load', mmult_accel.cpp:18) on array 'a_0' [111]  (2.32 ns)

 <State 3>: 8.02ns
The critical path consists of the following:
	'load' operation ('a_0_load', mmult_accel.cpp:18) on array 'a_0' [111]  (2.32 ns)
	'fmul' operation ('tmp_5', mmult_accel.cpp:18) [113]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', mmult_accel.cpp:18) [113]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', mmult_accel.cpp:18) [113]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', mmult_accel.cpp:18) [113]  (5.7 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1', mmult_accel.cpp:18) [114]  (7.26 ns)

 <State 8>: 8.02ns
The critical path consists of the following:
	'load' operation ('a_1_load', mmult_accel.cpp:18) on array 'a_1' [116]  (2.32 ns)
	'fmul' operation ('tmp_5_0_1', mmult_accel.cpp:18) [118]  (5.7 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1', mmult_accel.cpp:18) [114]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1', mmult_accel.cpp:18) [114]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1', mmult_accel.cpp:18) [114]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', mmult_accel.cpp:18) [119]  (7.26 ns)

 <State 13>: 8.02ns
The critical path consists of the following:
	'load' operation ('a_2_load', mmult_accel.cpp:18) on array 'a_2' [121]  (2.32 ns)
	'fmul' operation ('tmp_5_0_2', mmult_accel.cpp:18) [123]  (5.7 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', mmult_accel.cpp:18) [119]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', mmult_accel.cpp:18) [119]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', mmult_accel.cpp:18) [119]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', mmult_accel.cpp:18) [124]  (7.26 ns)

 <State 18>: 8.02ns
The critical path consists of the following:
	'load' operation ('a_3_load', mmult_accel.cpp:18) on array 'a_3' [126]  (2.32 ns)
	'fmul' operation ('tmp_5_0_3', mmult_accel.cpp:18) [128]  (5.7 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', mmult_accel.cpp:18) [124]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', mmult_accel.cpp:18) [124]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', mmult_accel.cpp:18) [124]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', mmult_accel.cpp:18) [129]  (7.26 ns)

 <State 23>: 8.02ns
The critical path consists of the following:
	'load' operation ('a_4_load', mmult_accel.cpp:18) on array 'a_4' [131]  (2.32 ns)
	'fmul' operation ('tmp_5_0_4', mmult_accel.cpp:18) [133]  (5.7 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', mmult_accel.cpp:18) [129]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', mmult_accel.cpp:18) [129]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', mmult_accel.cpp:18) [129]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', mmult_accel.cpp:18) [134]  (7.26 ns)

 <State 28>: 8.02ns
The critical path consists of the following:
	'load' operation ('a_5_load', mmult_accel.cpp:18) on array 'a_5' [136]  (2.32 ns)
	'fmul' operation ('tmp_5_0_5', mmult_accel.cpp:18) [138]  (5.7 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', mmult_accel.cpp:18) [134]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', mmult_accel.cpp:18) [134]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', mmult_accel.cpp:18) [134]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', mmult_accel.cpp:18) [139]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', mmult_accel.cpp:18) [139]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', mmult_accel.cpp:18) [139]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', mmult_accel.cpp:18) [139]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', mmult_accel.cpp:18) [139]  (7.26 ns)

 <State 37>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('out_0_addr', mmult_accel.cpp:19) [140]  (0 ns)
	'store' operation (mmult_accel.cpp:19) of variable 'sum_1_0_5', mmult_accel.cpp:18 on array 'out_0' [141]  (2.32 ns)

 <State 38>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
