{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653383888934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653383888939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 11:18:08 2022 " "Processing started: Tue May 24 11:18:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653383888939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383888939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU4k -c CPU4k " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU4k -c CPU4k" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383888940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653383890246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653383890246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/lt24_hires.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/lt24_hires.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires " "Found entity 1: lt24_hires" {  } { { "CPU/synthesis/lt24_hires.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/lt24_hires.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "CPU/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "CPU/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "CPU/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_irq_mapper " "Found entity 1: lt24_hires_irq_mapper" {  } { { "CPU/synthesis/submodules/lt24_hires_irq_mapper.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_1 " "Found entity 1: lt24_hires_mm_interconnect_1" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_1.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: lt24_hires_mm_interconnect_0_avalon_st_adapter_001" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: lt24_hires_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "CPU/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "CPU/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "CPU/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_1_rsp_mux " "Found entity 1: lt24_hires_mm_interconnect_1_rsp_mux" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "CPU/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900291 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "CPU/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_1_rsp_demux_001 " "Found entity 1: lt24_hires_mm_interconnect_1_rsp_demux_001" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_rsp_demux_001.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_1_rsp_demux " "Found entity 1: lt24_hires_mm_interconnect_1_rsp_demux" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_1_cmd_mux " "Found entity 1: lt24_hires_mm_interconnect_1_cmd_mux" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_1_cmd_demux " "Found entity 1: lt24_hires_mm_interconnect_1_cmd_demux" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "CPU/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "CPU/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900317 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "CPU/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "CPU/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lt24_hires_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at lt24_hires_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900325 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lt24_hires_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at lt24_hires_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_1_router_001_default_decode " "Found entity 1: lt24_hires_mm_interconnect_1_router_001_default_decode" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900327 ""} { "Info" "ISGN_ENTITY_NAME" "2 lt24_hires_mm_interconnect_1_router_001 " "Found entity 2: lt24_hires_mm_interconnect_1_router_001" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lt24_hires_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at lt24_hires_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_router.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lt24_hires_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at lt24_hires_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_router.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_1_router_default_decode " "Found entity 1: lt24_hires_mm_interconnect_1_router_default_decode" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_router.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900331 ""} { "Info" "ISGN_ENTITY_NAME" "2 lt24_hires_mm_interconnect_1_router " "Found entity 2: lt24_hires_mm_interconnect_1_router" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_router.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "CPU/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "CPU/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "CPU/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "CPU/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0 " "Found entity 1: lt24_hires_mm_interconnect_0" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: lt24_hires_mm_interconnect_0_avalon_st_adapter_003" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: lt24_hires_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lt24_hires_mm_interconnect_0_avalon_st_adapter" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lt24_hires_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "CPU/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "CPU/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_rsp_mux_002 " "Found entity 1: lt24_hires_mm_interconnect_0_rsp_mux_002" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lt24_hires_mm_interconnect_0_rsp_mux_001" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_rsp_mux " "Found entity 1: lt24_hires_mm_interconnect_0_rsp_mux" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_rsp_demux_008 " "Found entity 1: lt24_hires_mm_interconnect_0_rsp_demux_008" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux_008.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_rsp_demux_004 " "Found entity 1: lt24_hires_mm_interconnect_0_rsp_demux_004" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_rsp_demux_003 " "Found entity 1: lt24_hires_mm_interconnect_0_rsp_demux_003" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_rsp_demux_001 " "Found entity 1: lt24_hires_mm_interconnect_0_rsp_demux_001" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_rsp_demux " "Found entity 1: lt24_hires_mm_interconnect_0_rsp_demux" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_cmd_mux_004 " "Found entity 1: lt24_hires_mm_interconnect_0_cmd_mux_004" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_cmd_mux_003 " "Found entity 1: lt24_hires_mm_interconnect_0_cmd_mux_003" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lt24_hires_mm_interconnect_0_cmd_mux_001" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_cmd_mux " "Found entity 1: lt24_hires_mm_interconnect_0_cmd_mux" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_cmd_demux_002 " "Found entity 1: lt24_hires_mm_interconnect_0_cmd_demux_002" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lt24_hires_mm_interconnect_0_cmd_demux_001" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_cmd_demux " "Found entity 1: lt24_hires_mm_interconnect_0_cmd_demux" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "CPU/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "CPU/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "CPU/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900485 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "CPU/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900485 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "CPU/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900485 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "CPU/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900485 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "CPU/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "CPU/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "CPU/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "CPU/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "CPU/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "CPU/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "CPU/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "CPU/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lt24_hires_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lt24_hires_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lt24_hires_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lt24_hires_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_router_007_default_decode " "Found entity 1: lt24_hires_mm_interconnect_0_router_007_default_decode" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900519 ""} { "Info" "ISGN_ENTITY_NAME" "2 lt24_hires_mm_interconnect_0_router_007 " "Found entity 2: lt24_hires_mm_interconnect_0_router_007" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lt24_hires_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at lt24_hires_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lt24_hires_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at lt24_hires_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_router_006_default_decode " "Found entity 1: lt24_hires_mm_interconnect_0_router_006_default_decode" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900527 ""} { "Info" "ISGN_ENTITY_NAME" "2 lt24_hires_mm_interconnect_0_router_006 " "Found entity 2: lt24_hires_mm_interconnect_0_router_006" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lt24_hires_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lt24_hires_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lt24_hires_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lt24_hires_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_router_004_default_decode " "Found entity 1: lt24_hires_mm_interconnect_0_router_004_default_decode" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900533 ""} { "Info" "ISGN_ENTITY_NAME" "2 lt24_hires_mm_interconnect_0_router_004 " "Found entity 2: lt24_hires_mm_interconnect_0_router_004" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lt24_hires_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lt24_hires_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lt24_hires_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lt24_hires_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_router_003_default_decode " "Found entity 1: lt24_hires_mm_interconnect_0_router_003_default_decode" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900538 ""} { "Info" "ISGN_ENTITY_NAME" "2 lt24_hires_mm_interconnect_0_router_003 " "Found entity 2: lt24_hires_mm_interconnect_0_router_003" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lt24_hires_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lt24_hires_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lt24_hires_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lt24_hires_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_router_002_default_decode " "Found entity 1: lt24_hires_mm_interconnect_0_router_002_default_decode" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900545 ""} { "Info" "ISGN_ENTITY_NAME" "2 lt24_hires_mm_interconnect_0_router_002 " "Found entity 2: lt24_hires_mm_interconnect_0_router_002" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lt24_hires_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lt24_hires_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lt24_hires_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lt24_hires_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_router_001_default_decode " "Found entity 1: lt24_hires_mm_interconnect_0_router_001_default_decode" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900551 ""} { "Info" "ISGN_ENTITY_NAME" "2 lt24_hires_mm_interconnect_0_router_001 " "Found entity 2: lt24_hires_mm_interconnect_0_router_001" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lt24_hires_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lt24_hires_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lt24_hires_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lt24_hires_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653383900554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/lt24_hires_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_mm_interconnect_0_router_default_decode " "Found entity 1: lt24_hires_mm_interconnect_0_router_default_decode" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900558 ""} { "Info" "ISGN_ENTITY_NAME" "2 lt24_hires_mm_interconnect_0_router " "Found entity 2: lt24_hires_mm_interconnect_0_router" {  } { { "CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router.sv" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "CPU/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_video_vga_controller_0 " "Found entity 1: lt24_hires_video_vga_controller_0" {  } { { "CPU/synthesis/submodules/lt24_hires_video_vga_controller_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_video_rgb_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_video_rgb_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_video_rgb_resampler_0 " "Found entity 1: lt24_hires_video_rgb_resampler_0" {  } { { "CPU/synthesis/submodules/lt24_hires_video_rgb_resampler_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_video_rgb_resampler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_video_pixel_buffer_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_video_pixel_buffer_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_video_pixel_buffer_dma_0 " "Found entity 1: lt24_hires_video_pixel_buffer_dma_0" {  } { { "CPU/synthesis/submodules/lt24_hires_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_video_pixel_buffer_dma_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_video_dual_clock_buffer_0 " "Found entity 1: lt24_hires_video_dual_clock_buffer_0" {  } { { "CPU/synthesis/submodules/lt24_hires_video_dual_clock_buffer_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_video_dual_clock_buffer_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_touch_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_touch_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_touch_spi " "Found entity 1: lt24_hires_touch_spi" {  } { { "CPU/synthesis/submodules/lt24_hires_touch_spi.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_touch_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_touch_pen_irq_n.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_touch_pen_irq_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_touch_pen_irq_n " "Found entity 1: lt24_hires_touch_pen_irq_n" {  } { { "CPU/synthesis/submodules/lt24_hires_touch_pen_irq_n.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_touch_pen_irq_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_touch_busy.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_touch_busy.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_touch_busy " "Found entity 1: lt24_hires_touch_busy" {  } { { "CPU/synthesis/submodules/lt24_hires_touch_busy.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_touch_busy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_timer_0 " "Found entity 1: lt24_hires_timer_0" {  } { { "CPU/synthesis/submodules/lt24_hires_timer_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_sysid_qsys_0 " "Found entity 1: lt24_hires_sysid_qsys_0" {  } { { "CPU/synthesis/submodules/lt24_hires_sysid_qsys_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_onchip_memory2_0 " "Found entity 1: lt24_hires_onchip_memory2_0" {  } { { "CPU/synthesis/submodules/lt24_hires_onchip_memory2_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_nios2_gen2_0 " "Found entity 1: lt24_hires_nios2_gen2_0" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383900626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383900626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file cpu/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: lt24_hires_nios2_gen2_0_cpu_ic_data_module" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "2 lt24_hires_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: lt24_hires_nios2_gen2_0_cpu_ic_tag_module" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "3 lt24_hires_nios2_gen2_0_cpu_bht_module " "Found entity 3: lt24_hires_nios2_gen2_0_cpu_bht_module" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "4 lt24_hires_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: lt24_hires_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "5 lt24_hires_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: lt24_hires_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "6 lt24_hires_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: lt24_hires_nios2_gen2_0_cpu_dc_tag_module" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "7 lt24_hires_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: lt24_hires_nios2_gen2_0_cpu_dc_data_module" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "8 lt24_hires_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: lt24_hires_nios2_gen2_0_cpu_dc_victim_module" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "9 lt24_hires_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: lt24_hires_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "10 lt24_hires_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: lt24_hires_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "11 lt24_hires_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: lt24_hires_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "12 lt24_hires_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: lt24_hires_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "13 lt24_hires_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: lt24_hires_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "14 lt24_hires_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: lt24_hires_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "15 lt24_hires_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: lt24_hires_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "16 lt24_hires_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: lt24_hires_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "17 lt24_hires_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: lt24_hires_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "18 lt24_hires_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: lt24_hires_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "19 lt24_hires_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: lt24_hires_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "20 lt24_hires_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: lt24_hires_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "21 lt24_hires_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: lt24_hires_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "22 lt24_hires_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: lt24_hires_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "23 lt24_hires_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: lt24_hires_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "24 lt24_hires_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: lt24_hires_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "25 lt24_hires_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: lt24_hires_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "26 lt24_hires_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: lt24_hires_nios2_gen2_0_cpu_nios2_oci" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""} { "Info" "ISGN_ENTITY_NAME" "27 lt24_hires_nios2_gen2_0_cpu " "Found entity 27: lt24_hires_nios2_gen2_0_cpu" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lt24_hires_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lt24_hires_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lt24_hires_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_nios2_gen2_0_cpu_mult_cell " "Found entity 1: lt24_hires_nios2_gen2_0_cpu_mult_cell" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_nios2_gen2_0_cpu_test_bench " "Found entity 1: lt24_hires_nios2_gen2_0_cpu_test_bench" {  } { { "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/lt24_hires_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_new_sdram_controller_0_input_efifo_module " "Found entity 1: lt24_hires_new_sdram_controller_0_input_efifo_module" {  } { { "CPU/synthesis/submodules/lt24_hires_new_sdram_controller_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901411 ""} { "Info" "ISGN_ENTITY_NAME" "2 lt24_hires_new_sdram_controller_0 " "Found entity 2: lt24_hires_new_sdram_controller_0" {  } { { "CPU/synthesis/submodules/lt24_hires_new_sdram_controller_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "CPU/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "CPU/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "CPU/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu/synthesis/submodules/lt24_hires_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_jtag_uart_0_sim_scfifo_w " "Found entity 1: lt24_hires_jtag_uart_0_sim_scfifo_w" {  } { { "CPU/synthesis/submodules/lt24_hires_jtag_uart_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901444 ""} { "Info" "ISGN_ENTITY_NAME" "2 lt24_hires_jtag_uart_0_scfifo_w " "Found entity 2: lt24_hires_jtag_uart_0_scfifo_w" {  } { { "CPU/synthesis/submodules/lt24_hires_jtag_uart_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901444 ""} { "Info" "ISGN_ENTITY_NAME" "3 lt24_hires_jtag_uart_0_sim_scfifo_r " "Found entity 3: lt24_hires_jtag_uart_0_sim_scfifo_r" {  } { { "CPU/synthesis/submodules/lt24_hires_jtag_uart_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901444 ""} { "Info" "ISGN_ENTITY_NAME" "4 lt24_hires_jtag_uart_0_scfifo_r " "Found entity 4: lt24_hires_jtag_uart_0_scfifo_r" {  } { { "CPU/synthesis/submodules/lt24_hires_jtag_uart_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901444 ""} { "Info" "ISGN_ENTITY_NAME" "5 lt24_hires_jtag_uart_0 " "Found entity 5: lt24_hires_jtag_uart_0" {  } { { "CPU/synthesis/submodules/lt24_hires_jtag_uart_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file cpu/synthesis/submodules/lt24_hires_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_altpll_0_dffpipe_l2c " "Found entity 1: lt24_hires_altpll_0_dffpipe_l2c" {  } { { "CPU/synthesis/submodules/lt24_hires_altpll_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901455 ""} { "Info" "ISGN_ENTITY_NAME" "2 lt24_hires_altpll_0_stdsync_sv6 " "Found entity 2: lt24_hires_altpll_0_stdsync_sv6" {  } { { "CPU/synthesis/submodules/lt24_hires_altpll_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901455 ""} { "Info" "ISGN_ENTITY_NAME" "3 lt24_hires_altpll_0_altpll_8km2 " "Found entity 3: lt24_hires_altpll_0_altpll_8km2" {  } { { "CPU/synthesis/submodules/lt24_hires_altpll_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901455 ""} { "Info" "ISGN_ENTITY_NAME" "4 lt24_hires_altpll_0 " "Found entity 4: lt24_hires_altpll_0" {  } { { "CPU/synthesis/submodules/lt24_hires_altpll_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_altpll_0.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "CPU/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "CPU/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "CPU/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901472 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "CPU/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653383901476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "CPU/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_accelerometer_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_accelerometer_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_accelerometer_spi " "Found entity 1: lt24_hires_accelerometer_spi" {  } { { "CPU/synthesis/submodules/lt24_hires_accelerometer_spi.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_accelerometer_spi.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_sliders.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_sliders.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_SLIDERS " "Found entity 1: lt24_hires_SLIDERS" {  } { { "CPU/synthesis/submodules/lt24_hires_SLIDERS.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_SLIDERS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901489 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LT24_Controller LT24_Controller.v(25) " "Verilog Module Declaration warning at LT24_Controller.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LT24_Controller\"" {  } { { "CPU/synthesis/submodules/LT24_Controller.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/LT24_Controller.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653383901493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24_Controller " "Found entity 1: LT24_Controller" {  } { { "CPU/synthesis/submodules/LT24_Controller.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/LT24_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_LEDS " "Found entity 1: lt24_hires_LEDS" {  } { { "CPU/synthesis/submodules/lt24_hires_LEDS.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_lcd_reset_n.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_lcd_reset_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_LCD_RESET_N " "Found entity 1: lt24_hires_LCD_RESET_N" {  } { { "CPU/synthesis/submodules/lt24_hires_LCD_RESET_N.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_LCD_RESET_N.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_key.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_KEY " "Found entity 1: lt24_hires_KEY" {  } { { "CPU/synthesis/submodules/lt24_hires_KEY.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_KEY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_hex5_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_hex5_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_HEX5_HEX4 " "Found entity 1: lt24_hires_HEX5_HEX4" {  } { { "CPU/synthesis/submodules/lt24_hires_HEX5_HEX4.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_HEX5_HEX4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/lt24_hires_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/lt24_hires_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt24_hires_HEX3_HEX0 " "Found entity 1: lt24_hires_HEX3_HEX0" {  } { { "CPU/synthesis/submodules/lt24_hires_HEX3_HEX0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_HEX3_HEX0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653383901535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901535 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lt24_hires_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at lt24_hires_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "CPU/synthesis/submodules/lt24_hires_new_sdram_controller_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1653383901544 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lt24_hires_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at lt24_hires_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "CPU/synthesis/submodules/lt24_hires_new_sdram_controller_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1653383901544 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lt24_hires_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at lt24_hires_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "CPU/synthesis/submodules/lt24_hires_new_sdram_controller_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1653383901544 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lt24_hires_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at lt24_hires_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "CPU/synthesis/submodules/lt24_hires_new_sdram_controller_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1653383901545 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lt24_hires_touch_spi.v(402) " "Verilog HDL or VHDL warning at lt24_hires_touch_spi.v(402): conditional expression evaluates to a constant" {  } { { "CPU/synthesis/submodules/lt24_hires_touch_spi.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_touch_spi.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1653383901574 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653383901677 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "our_PC CPU " "Node instance \"our_PC\" instantiates undefined entity \"CPU\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE10_LITE_Golden_Top.v" "our_PC" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 219 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1653383901710 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/output_files/CPU4k.map.smsg " "Generated suppressed messages file C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/output_files/CPU4k.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383901868 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4745 " "Peak virtual memory: 4745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653383903601 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 24 11:18:23 2022 " "Processing ended: Tue May 24 11:18:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653383903601 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653383903601 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653383903601 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383903601 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653383904237 ""}
