# compile vhdl design source files
vhdl xil_defaultlib  "../../../Lab01_Grade.srcs/sources_1/imports/new/Lab01_part2.vhd"
vhdl xil_defaultlib  "../../../Lab01_Grade.srcs/sim_1/imports/new/Lab01_part2_tb.vhd"

# Do not sort compile order
nosort
