

================================================================
== Vivado HLS Report for 'Conv2d'
================================================================
* Date:           Thu Nov  3 16:10:45 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_4_new_network
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.507|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  388|  388|  388|  388|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1            |  387|  387|        43|          -|          -|     9|    no    |
        | + Conv2d_label0_L  |   40|   40|         9|          4|          1|     9|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    318|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     355|    352|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    179|    -|
|Register         |        -|      -|     195|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     550|    849|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |forw_back_fadd_32bkb_U74  |forw_back_fadd_32bkb  |        0|      2|  227|  214|    0|
    |forw_back_fmul_32cud_U75  |forw_back_fmul_32cud  |        0|      3|  128|  138|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  355|  352|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |add_ln28_fu_227_p2           |     +    |      0|  0|  12|           4|           1|
    |add_ln29_fu_563_p2           |     +    |      0|  0|  11|           3|           1|
    |add_ln30_fu_319_p2           |     +    |      0|  0|  15|           5|           5|
    |add_ln31_fu_405_p2           |     +    |      0|  0|  12|           4|           1|
    |add_ln33_2_fu_542_p2         |     +    |      0|  0|  10|           9|           9|
    |add_ln33_fu_527_p2           |     +    |      0|  0|  16|           9|           9|
    |col_9_fu_411_p2              |     +    |      0|  0|  11|           3|           1|
    |i_fu_233_p2                  |     +    |      0|  0|   9|           2|           1|
    |j_fu_558_p2                  |     +    |      0|  0|   9|           2|           1|
    |row_7_fu_553_p2              |     +    |      0|  0|  11|           3|           1|
    |sub_ln30_5_fu_293_p2         |     -    |      0|  0|  15|           5|           5|
    |sub_ln30_fu_215_p2           |     -    |      0|  0|  15|           5|           5|
    |sub_ln33_10_fu_393_p2        |     -    |      0|  0|  16|           9|           9|
    |sub_ln33_14_fu_457_p2        |     -    |      0|  0|  16|           9|           9|
    |sub_ln33_15_fu_471_p2        |     -    |      0|  0|  12|           4|           4|
    |sub_ln33_16_fu_496_p2        |     -    |      0|  0|  16|           9|           9|
    |sub_ln33_5_mid2_fu_510_p2    |     -    |      0|  0|  10|           9|           9|
    |sub_ln33_9_fu_362_p2         |     -    |      0|  0|  16|           9|           9|
    |sub_ln33_fu_368_p2           |     -    |      0|  0|  12|           4|           4|
    |icmp_ln28_fu_221_p2          |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln29_fu_239_p2          |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln31_fu_399_p2          |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln32_fu_417_p2          |   icmp   |      0|  0|   9|           3|           3|
    |col_cast6_mid2_v_fu_261_p3   |  select  |      0|  0|   2|           1|           2|
    |indvars_iv_mid2_fu_245_p3    |  select  |      0|  0|   3|           1|           2|
    |row_0_mid2_fu_422_p3         |  select  |      0|  0|   3|           1|           3|
    |row_mid2_fu_253_p3           |  select  |      0|  0|   2|           1|           1|
    |select_ln31_fu_519_p3        |  select  |      0|  0|   3|           1|           3|
    |sub_ln30_mid2_fu_299_p3      |  select  |      0|  0|   5|           1|           5|
    |sub_ln33_5_mid2_v_fu_502_p3  |  select  |      0|  0|   9|           1|           9|
    |sub_ln33_9_mid2_fu_463_p3    |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 318|         130|         143|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_col_0_phi_fu_162_p4           |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten_phi_fu_152_p4  |   9|          2|    4|          8|
    |ap_phi_mux_row_0_phi_fu_183_p4           |   9|          2|    3|          6|
    |col_0_reg_159                            |   9|          2|    3|          6|
    |col_reg_115                              |   9|          2|    2|          4|
    |empty_reg_168                            |   9|          2|   32|         64|
    |indvar_flatten7_reg_104                  |   9|          2|    4|          8|
    |indvar_flatten_reg_148                   |   9|          2|    4|          8|
    |indvars_iv_reg_126                       |   9|          2|    3|          6|
    |out_matrix_address0                      |  15|          3|    4|         12|
    |out_matrix_d0                            |  15|          3|   32|         96|
    |row_0_reg_180                            |   9|          2|    3|          6|
    |row_reg_137                              |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 179|         38|  101|        244|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln28_reg_572                 |   4|   0|    4|          0|
    |add_ln31_reg_624                 |   4|   0|    4|          0|
    |ap_CS_fsm                        |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |col_0_reg_159                    |   3|   0|    3|          0|
    |col_cast6_mid2_v_reg_588         |   2|   0|    2|          0|
    |col_cast_mid2_reg_598            |   2|   0|    4|          2|
    |col_reg_115                      |   2|   0|    2|          0|
    |empty_reg_168                    |  32|   0|   32|          0|
    |icmp_ln31_reg_620                |   1|   0|    1|          0|
    |icmp_ln31_reg_620_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten7_reg_104          |   4|   0|    4|          0|
    |indvar_flatten_reg_148           |   4|   0|    4|          0|
    |indvars_iv_mid2_reg_577          |   3|   0|    3|          0|
    |indvars_iv_reg_126               |   3|   0|    3|          0|
    |input_matrix_load_reg_649        |  32|   0|   32|          0|
    |kernel_load_reg_654              |  32|   0|   32|          0|
    |out_matrix_addr_reg_615          |   4|   0|    4|          0|
    |row_0_mid2_reg_629               |   3|   0|    3|          0|
    |row_0_reg_180                    |   3|   0|    3|          0|
    |row_7_reg_659                    |   3|   0|    3|          0|
    |row_cast3_reg_604                |   2|   0|    3|          1|
    |row_cast_reg_610                 |   2|   0|    9|          7|
    |row_mid2_reg_583                 |   2|   0|    2|          0|
    |row_reg_137                      |   2|   0|    2|          0|
    |select_ln31_reg_634              |   3|   0|    3|          0|
    |tmp_reg_664                      |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 195|   0|  205|         10|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    Conv2d    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    Conv2d    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    Conv2d    | return value |
|ap_done                | out |    1| ap_ctrl_hs |    Conv2d    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    Conv2d    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    Conv2d    | return value |
|input_matrix_address0  | out |   10|  ap_memory | input_matrix |     array    |
|input_matrix_ce0       | out |    1|  ap_memory | input_matrix |     array    |
|input_matrix_q0        |  in |   32|  ap_memory | input_matrix |     array    |
|kernel_address0        | out |   10|  ap_memory |    kernel    |     array    |
|kernel_ce0             | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q0              |  in |   32|  ap_memory |    kernel    |     array    |
|out_matrix_address0    | out |    4|  ap_memory |  out_matrix  |     array    |
|out_matrix_ce0         | out |    1|  ap_memory |  out_matrix  |     array    |
|out_matrix_we0         | out |    1|  ap_memory |  out_matrix  |     array    |
|out_matrix_d0          | out |   32|  ap_memory |  out_matrix  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 12 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([200 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 13 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.75ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.16>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i4 [ 0, %0 ], [ %add_ln28, %2 ]" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 15 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%col = phi i2 [ 0, %0 ], [ %col_cast6_mid2_v, %2 ]" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 16 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvars_iv = phi i3 [ 3, %0 ], [ %add_ln29, %2 ]" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 17 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%row = phi i2 [ 0, %0 ], [ %j, %2 ]"   --->   Operation 18 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%col_cast5 = zext i2 %col to i5" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 19 'zext' 'col_cast5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %col, i2 0)" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i4 %shl_ln to i5" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 21 'zext' 'zext_ln30_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.86ns)   --->   "%sub_ln30 = sub i5 %zext_ln30_8, %col_cast5" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 22 'sub' 'sub_ln30' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.88ns)   --->   "%icmp_ln28 = icmp eq i4 %indvar_flatten7, -7" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 23 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.86ns)   --->   "%add_ln28 = add i4 %indvar_flatten7, 1" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 24 'add' 'add_ln28' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %3, label %.preheader.preheader" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.62ns)   --->   "%i = add i2 %col, 1" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 26 'add' 'i' <Predicate = (!icmp_ln28)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 27 'speclooptripcount' 'empty_137' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.69ns)   --->   "%icmp_ln29 = icmp eq i3 %indvars_iv, -2" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 28 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.27ns)   --->   "%indvars_iv_mid2 = select i1 %icmp_ln29, i3 3, i3 %indvars_iv" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 29 'select' 'indvars_iv_mid2' <Predicate = (!icmp_ln28)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.26ns)   --->   "%row_mid2 = select i1 %icmp_ln29, i2 0, i2 %row" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 30 'select' 'row_mid2' <Predicate = (!icmp_ln28)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.26ns)   --->   "%col_cast6_mid2_v = select i1 %icmp_ln29, i2 %i, i2 %col" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 31 'select' 'col_cast6_mid2_v' <Predicate = (!icmp_ln28)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%col_cast6_mid2 = zext i2 %col_cast6_mid2_v to i3" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 32 'zext' 'col_cast6_mid2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%col_cast5_mid1 = zext i2 %i to i5" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 33 'zext' 'col_cast5_mid1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%col_cast_mid2 = zext i2 %col_cast6_mid2_v to i4" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 34 'zext' 'col_cast_mid2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln30_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 35 'bitconcatenate' 'shl_ln30_mid1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln30_16 = zext i4 %shl_ln30_mid1 to i5" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 36 'zext' 'zext_ln30_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.86ns)   --->   "%sub_ln30_5 = sub i5 %zext_ln30_16, %col_cast5_mid1" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 37 'sub' 'sub_ln30_5' <Predicate = (!icmp_ln28)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%sub_ln30_mid2 = select i1 %icmp_ln29, i5 %sub_ln30_5, i5 %sub_ln30" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 38 'select' 'sub_ln30_mid2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%row_cast4 = zext i2 %row_mid2 to i5" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 39 'zext' 'row_cast4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%row_cast3 = zext i2 %row_mid2 to i3" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 40 'zext' 'row_cast3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%row_cast = zext i2 %row_mid2 to i9" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 41 'zext' 'row_cast' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln30 = add i5 %sub_ln30_mid2, %row_cast4" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 42 'add' 'add_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i5 %add_ln30 to i32" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 43 'sext' 'sext_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %sext_ln30 to i64" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 44 'zext' 'zext_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%out_matrix_addr = getelementptr [9 x float]* %out_matrix, i64 0, i64 %zext_ln30" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 45 'getelementptr' 'out_matrix_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.79ns)   --->   "store float 0.000000e+00, float* %out_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 46 'store' <Predicate = (!icmp_ln28)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 47 [1/1] (0.75ns)   --->   "br label %1" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 47 'br' <Predicate = (!icmp_ln28)> <Delay = 0.75>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [f_b_4_new_network/forw_back_new_network.c:35]   --->   Operation 48 'ret' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.39>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %.preheader.preheader ], [ %add_ln31, %.reset ]" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 49 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%col_0 = phi i3 [ %col_cast6_mid2, %.preheader.preheader ], [ %select_ln31, %.reset ]" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 50 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty = phi float [ 0.000000e+00, %.preheader.preheader ], [ %tmp_s, %.reset ]" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 51 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%row_0 = phi i3 [ %row_cast3, %.preheader.preheader ], [ %row_7, %.reset ]"   --->   Operation 52 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%col_0_cast2 = zext i3 %col_0 to i4" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 53 'zext' 'col_0_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 54 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln2 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %col_0, i5 0)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 55 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln33_5 = zext i8 %shl_ln2 to i9" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 56 'zext' 'zext_ln33_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln33_9 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %col_0, i1 false)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 57 'bitconcatenate' 'shl_ln33_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln33_6 = zext i4 %shl_ln33_9 to i9" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 58 'zext' 'zext_ln33_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.90ns)   --->   "%sub_ln33_9 = sub i9 %zext_ln33_5, %zext_ln33_6" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 59 'sub' 'sub_ln33_9' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.74ns)   --->   "%sub_ln33 = sub i4 %col_0_cast2, %col_cast_mid2" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 60 'sub' 'sub_ln33' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln33_s = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %sub_ln33, i5 0)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 61 'bitconcatenate' 'shl_ln33_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln33_1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %sub_ln33, i2 0)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 62 'bitconcatenate' 'shl_ln33_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i6 %shl_ln33_1 to i9" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 63 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.92ns)   --->   "%sub_ln33_10 = sub i9 %shl_ln33_s, %sext_ln33" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 64 'sub' 'sub_ln33_10' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.88ns)   --->   "%icmp_ln31 = icmp eq i4 %indvar_flatten, -7" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 65 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.86ns)   --->   "%add_ln31 = add i4 %indvar_flatten, 1" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 66 'add' 'add_ln31' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %2, label %.reset" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.74ns)   --->   "%col_9 = add i3 %col_0, 1" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 68 'add' 'col_9' <Predicate = (!icmp_ln31)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.69ns)   --->   "%icmp_ln32 = icmp eq i3 %row_0, %indvars_iv_mid2" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 69 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.27ns)   --->   "%row_0_mid2 = select i1 %icmp_ln32, i3 %row_cast3, i3 %row_0" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 70 'select' 'row_0_mid2' <Predicate = (!icmp_ln31)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%col_0_cast2_mid1 = zext i3 %col_9 to i4" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 71 'zext' 'col_0_cast2_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln33_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %col_9, i5 0)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 72 'bitconcatenate' 'shl_ln33_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln33_7 = zext i8 %shl_ln33_mid1 to i9" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 73 'zext' 'zext_ln33_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln33_9_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %col_9, i1 false)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 74 'bitconcatenate' 'shl_ln33_9_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln33_8 = zext i4 %shl_ln33_9_mid1 to i9" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 75 'zext' 'zext_ln33_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.90ns)   --->   "%sub_ln33_14 = sub i9 %zext_ln33_7, %zext_ln33_8" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 76 'sub' 'sub_ln33_14' <Predicate = (!icmp_ln31)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln33)   --->   "%sub_ln33_9_mid2 = select i1 %icmp_ln32, i9 %sub_ln33_14, i9 %sub_ln33_9" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 77 'select' 'sub_ln33_9_mid2' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.74ns)   --->   "%sub_ln33_15 = sub i4 %col_0_cast2_mid1, %col_cast_mid2" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 78 'sub' 'sub_ln33_15' <Predicate = (!icmp_ln31)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln33_10_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %sub_ln33_15, i5 0)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 79 'bitconcatenate' 'shl_ln33_10_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln33_11_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %sub_ln33_15, i2 0)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 80 'bitconcatenate' 'shl_ln33_11_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln33_4 = sext i6 %shl_ln33_11_mid1 to i9" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 81 'sext' 'sext_ln33_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.92ns)   --->   "%sub_ln33_16 = sub i9 %shl_ln33_10_mid1, %sext_ln33_4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 82 'sub' 'sub_ln33_16' <Predicate = (!icmp_ln31)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.45ns)   --->   "%sub_ln33_5_mid2_v = select i1 %icmp_ln32, i9 %sub_ln33_16, i9 %sub_ln33_10" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 83 'select' 'sub_ln33_5_mid2_v' <Predicate = (!icmp_ln31)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln33_5_mid2 = sub i9 %sub_ln33_5_mid2_v, %row_cast" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 84 'sub' 'sub_ln33_5_mid2' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%row_0_cast_mid2_cast = zext i3 %row_0_mid2 to i9" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 85 'zext' 'row_0_cast_mid2_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.27ns)   --->   "%select_ln31 = select i1 %icmp_ln32, i3 %col_9, i3 %col_0" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 86 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln33 = add i9 %sub_ln33_9_mid2, %row_0_cast_mid2_cast" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 87 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln33_3 = sext i9 %add_ln33 to i32" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 88 'sext' 'sext_ln33_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i32 %sext_ln33_3 to i64" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 89 'zext' 'zext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr [900 x float]* %input_matrix, i64 0, i64 %zext_ln33" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 90 'getelementptr' 'input_matrix_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 91 'load' 'input_matrix_load' <Predicate = (!icmp_ln31)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 92 [1/1] (1.17ns) (root node of TernaryAdder)   --->   "%add_ln33_2 = add i9 %row_0_cast_mid2_cast, %sub_ln33_5_mid2" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 92 'add' 'add_ln33_2' <Predicate = (!icmp_ln31)> <Delay = 1.17> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i9 %add_ln33_2 to i64" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 93 'sext' 'sext_ln33_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [784 x float]* %kernel, i64 0, i64 %sext_ln33_1" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 94 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 95 [2/2] (1.35ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 95 'load' 'kernel_load' <Predicate = (!icmp_ln31)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 96 [1/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 96 'load' 'input_matrix_load' <Predicate = (!icmp_ln31)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 97 [1/2] (1.35ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 97 'load' 'kernel_load' <Predicate = (!icmp_ln31)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 98 [3/3] (8.28ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 98 'fmul' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 99 [2/3] (8.28ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 99 'fmul' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.74ns)   --->   "%row_7 = add i3 %row_0_mid2, 1" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 100 'add' 'row_7' <Predicate = (!icmp_ln31)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.28>
ST_7 : Operation 101 [1/3] (8.28ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 101 'fmul' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.71>
ST_8 : Operation 102 [4/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 102 'fadd' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.71>
ST_9 : Operation 103 [3/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 103 'fadd' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.71>
ST_10 : Operation 104 [2/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 104 'fadd' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.50>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 105 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @Conv2d_label0_L_str)"   --->   Operation 106 'specloopname' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 107 'speclooptripcount' 'empty_136' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 108 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 109 [1/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 109 'fadd' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.79ns)   --->   "store float %tmp_s, float* %out_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 110 'store' <Predicate = (!icmp_ln31)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "br label %1" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 111 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.74>
ST_12 : Operation 112 [1/1] (0.62ns)   --->   "%j = add i2 %row_mid2, 1" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 112 'add' 'j' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (0.74ns)   --->   "%add_ln29 = add i3 %indvars_iv_mid2, 1" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 113 'add' 'add_ln29' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln28     (specmemcore      ) [ 0000000000000]
br_ln28              (br               ) [ 0111111111111]
indvar_flatten7      (phi              ) [ 0010000000000]
col                  (phi              ) [ 0010000000000]
indvars_iv           (phi              ) [ 0010000000000]
row                  (phi              ) [ 0010000000000]
col_cast5            (zext             ) [ 0000000000000]
shl_ln               (bitconcatenate   ) [ 0000000000000]
zext_ln30_8          (zext             ) [ 0000000000000]
sub_ln30             (sub              ) [ 0000000000000]
icmp_ln28            (icmp             ) [ 0011111111111]
add_ln28             (add              ) [ 0111111111111]
br_ln28              (br               ) [ 0000000000000]
i                    (add              ) [ 0000000000000]
empty_137            (speclooptripcount) [ 0000000000000]
icmp_ln29            (icmp             ) [ 0000000000000]
indvars_iv_mid2      (select           ) [ 0001111111111]
row_mid2             (select           ) [ 0001111111111]
col_cast6_mid2_v     (select           ) [ 0111111111111]
col_cast6_mid2       (zext             ) [ 0011111111111]
col_cast5_mid1       (zext             ) [ 0000000000000]
col_cast_mid2        (zext             ) [ 0001111111110]
shl_ln30_mid1        (bitconcatenate   ) [ 0000000000000]
zext_ln30_16         (zext             ) [ 0000000000000]
sub_ln30_5           (sub              ) [ 0000000000000]
sub_ln30_mid2        (select           ) [ 0000000000000]
row_cast4            (zext             ) [ 0000000000000]
row_cast3            (zext             ) [ 0011111111111]
row_cast             (zext             ) [ 0001111111110]
add_ln30             (add              ) [ 0000000000000]
sext_ln30            (sext             ) [ 0000000000000]
zext_ln30            (zext             ) [ 0000000000000]
out_matrix_addr      (getelementptr    ) [ 0001111111110]
store_ln30           (store            ) [ 0000000000000]
br_ln31              (br               ) [ 0011111111111]
ret_ln35             (ret              ) [ 0000000000000]
indvar_flatten       (phi              ) [ 0001000000000]
col_0                (phi              ) [ 0001000000000]
empty                (phi              ) [ 0001111111110]
row_0                (phi              ) [ 0001000000000]
col_0_cast2          (zext             ) [ 0000000000000]
specpipeline_ln32    (specpipeline     ) [ 0000000000000]
shl_ln2              (bitconcatenate   ) [ 0000000000000]
zext_ln33_5          (zext             ) [ 0000000000000]
shl_ln33_9           (bitconcatenate   ) [ 0000000000000]
zext_ln33_6          (zext             ) [ 0000000000000]
sub_ln33_9           (sub              ) [ 0000000000000]
sub_ln33             (sub              ) [ 0000000000000]
shl_ln33_s           (bitconcatenate   ) [ 0000000000000]
shl_ln33_1           (bitconcatenate   ) [ 0000000000000]
sext_ln33            (sext             ) [ 0000000000000]
sub_ln33_10          (sub              ) [ 0000000000000]
icmp_ln31            (icmp             ) [ 0011111111111]
add_ln31             (add              ) [ 0011111111111]
br_ln31              (br               ) [ 0000000000000]
col_9                (add              ) [ 0000000000000]
icmp_ln32            (icmp             ) [ 0000000000000]
row_0_mid2           (select           ) [ 0000111000000]
col_0_cast2_mid1     (zext             ) [ 0000000000000]
shl_ln33_mid1        (bitconcatenate   ) [ 0000000000000]
zext_ln33_7          (zext             ) [ 0000000000000]
shl_ln33_9_mid1      (bitconcatenate   ) [ 0000000000000]
zext_ln33_8          (zext             ) [ 0000000000000]
sub_ln33_14          (sub              ) [ 0000000000000]
sub_ln33_9_mid2      (select           ) [ 0000000000000]
sub_ln33_15          (sub              ) [ 0000000000000]
shl_ln33_10_mid1     (bitconcatenate   ) [ 0000000000000]
shl_ln33_11_mid1     (bitconcatenate   ) [ 0000000000000]
sext_ln33_4          (sext             ) [ 0000000000000]
sub_ln33_16          (sub              ) [ 0000000000000]
sub_ln33_5_mid2_v    (select           ) [ 0000000000000]
sub_ln33_5_mid2      (sub              ) [ 0000000000000]
row_0_cast_mid2_cast (zext             ) [ 0000000000000]
select_ln31          (select           ) [ 0011111111111]
add_ln33             (add              ) [ 0000000000000]
sext_ln33_3          (sext             ) [ 0000000000000]
zext_ln33            (zext             ) [ 0000000000000]
input_matrix_addr    (getelementptr    ) [ 0000100000000]
add_ln33_2           (add              ) [ 0000000000000]
sext_ln33_1          (sext             ) [ 0000000000000]
kernel_addr          (getelementptr    ) [ 0000100000000]
input_matrix_load    (load             ) [ 0001011100000]
kernel_load          (load             ) [ 0001011100000]
row_7                (add              ) [ 0011111111111]
tmp                  (fmul             ) [ 0001111011110]
specpipeline_ln32    (specpipeline     ) [ 0000000000000]
specloopname_ln0     (specloopname     ) [ 0000000000000]
empty_136            (speclooptripcount) [ 0000000000000]
specpipeline_ln32    (specpipeline     ) [ 0000000000000]
tmp_s                (fadd             ) [ 0011111111111]
store_ln33           (store            ) [ 0000000000000]
br_ln32              (br               ) [ 0011111111111]
j                    (add              ) [ 0111111111111]
add_ln29             (add              ) [ 0111111111111]
br_ln29              (br               ) [ 0111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_matrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_matrix">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_matrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_hidden_layer2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2d_label0_L_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="out_matrix_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_matrix_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 store_ln33/11 "/>
</bind>
</comp>

<comp id="78" class="1004" name="input_matrix_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="10" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_matrix_load/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="kernel_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="9" slack="0"/>
<pin id="95" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/3 "/>
</bind>
</comp>

<comp id="104" class="1005" name="indvar_flatten7_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="1"/>
<pin id="106" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten7_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="col_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="1"/>
<pin id="117" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="col_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="2" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="indvars_iv_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="1"/>
<pin id="128" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvars_iv_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="3" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="row_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="1"/>
<pin id="139" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="row_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="2" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="indvar_flatten_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="1"/>
<pin id="150" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="159" class="1005" name="col_0_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="161" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="col_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="3" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="empty_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="empty_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="32" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="row_0_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="182" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="row_0_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="3" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="5"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="0" index="1" bw="32" slack="1"/>
<pin id="198" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="col_cast5_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_cast5/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="shl_ln_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="2" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln30_8_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_8/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sub_ln30_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="2" slack="0"/>
<pin id="218" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln28_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="4" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln28_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln29_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="0" index="1" bw="3" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="indvars_iv_mid2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="3" slack="0"/>
<pin id="248" dir="0" index="2" bw="3" slack="0"/>
<pin id="249" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv_mid2/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="row_mid2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="2" slack="0"/>
<pin id="256" dir="0" index="2" bw="2" slack="0"/>
<pin id="257" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row_mid2/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="col_cast6_mid2_v_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="2" slack="0"/>
<pin id="264" dir="0" index="2" bw="2" slack="0"/>
<pin id="265" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_cast6_mid2_v/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="col_cast6_mid2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_cast6_mid2/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="col_cast5_mid1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="0"/>
<pin id="275" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_cast5_mid1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="col_cast_mid2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="0"/>
<pin id="279" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_cast_mid2/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="shl_ln30_mid1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="2" slack="0"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_mid1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln30_16_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_16/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sub_ln30_5_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="2" slack="0"/>
<pin id="296" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30_5/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sub_ln30_mid2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="5" slack="0"/>
<pin id="302" dir="0" index="2" bw="5" slack="0"/>
<pin id="303" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sub_ln30_mid2/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="row_cast4_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="0"/>
<pin id="309" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_cast4/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="row_cast3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_cast3/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="row_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_cast/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln30_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="2" slack="0"/>
<pin id="322" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="sext_ln30_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln30_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="col_0_cast2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_0_cast2/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="shl_ln2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="3" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln33_5_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_5/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="shl_ln33_9_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="0" index="1" bw="3" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln33_9/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln33_6_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_6/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sub_ln33_9_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="0"/>
<pin id="365" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_9/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sub_ln33_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="0"/>
<pin id="370" dir="0" index="1" bw="2" slack="1"/>
<pin id="371" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="shl_ln33_s_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="0" index="1" bw="4" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln33_s/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="shl_ln33_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="0" index="1" bw="4" slack="0"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln33_1/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sext_ln33_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sub_ln33_10_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="0"/>
<pin id="395" dir="0" index="1" bw="6" slack="0"/>
<pin id="396" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_10/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln31_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="4" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln31_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="col_9_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_9/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln32_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="0"/>
<pin id="419" dir="0" index="1" bw="3" slack="1"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="row_0_mid2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="3" slack="1"/>
<pin id="425" dir="0" index="2" bw="3" slack="0"/>
<pin id="426" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row_0_mid2/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="col_0_cast2_mid1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="3" slack="0"/>
<pin id="431" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_0_cast2_mid1/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="shl_ln33_mid1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="3" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln33_mid1/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln33_7_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_7/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="shl_ln33_9_mid1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="0"/>
<pin id="447" dir="0" index="1" bw="3" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln33_9_mid1/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln33_8_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_8/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="sub_ln33_14_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="4" slack="0"/>
<pin id="460" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_14/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sub_ln33_9_mid2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="9" slack="0"/>
<pin id="466" dir="0" index="2" bw="9" slack="0"/>
<pin id="467" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sub_ln33_9_mid2/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sub_ln33_15_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="0" index="1" bw="2" slack="1"/>
<pin id="474" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_15/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="shl_ln33_10_mid1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="9" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln33_10_mid1/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="shl_ln33_11_mid1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="0"/>
<pin id="486" dir="0" index="1" bw="4" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln33_11_mid1/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sext_ln33_4_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_4/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sub_ln33_16_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="9" slack="0"/>
<pin id="498" dir="0" index="1" bw="6" slack="0"/>
<pin id="499" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_16/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sub_ln33_5_mid2_v_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="9" slack="0"/>
<pin id="505" dir="0" index="2" bw="9" slack="0"/>
<pin id="506" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sub_ln33_5_mid2_v/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sub_ln33_5_mid2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="0"/>
<pin id="512" dir="0" index="1" bw="2" slack="1"/>
<pin id="513" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_5_mid2/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="row_0_cast_mid2_cast_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="0"/>
<pin id="517" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_0_cast_mid2_cast/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln31_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="3" slack="0"/>
<pin id="522" dir="0" index="2" bw="3" slack="0"/>
<pin id="523" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln33_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="9" slack="0"/>
<pin id="529" dir="0" index="1" bw="3" slack="0"/>
<pin id="530" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln33_3_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="9" slack="0"/>
<pin id="535" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_3/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln33_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="9" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln33_2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="0"/>
<pin id="544" dir="0" index="1" bw="9" slack="0"/>
<pin id="545" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sext_ln33_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="9" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_1/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="row_7_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="3" slack="3"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_7/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="j_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="2" slack="2"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/12 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln29_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="3" slack="2"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/12 "/>
</bind>
</comp>

<comp id="568" class="1005" name="icmp_ln28_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="572" class="1005" name="add_ln28_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="0"/>
<pin id="574" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="577" class="1005" name="indvars_iv_mid2_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="3" slack="1"/>
<pin id="579" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_mid2 "/>
</bind>
</comp>

<comp id="583" class="1005" name="row_mid2_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="2" slack="2"/>
<pin id="585" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="row_mid2 "/>
</bind>
</comp>

<comp id="588" class="1005" name="col_cast6_mid2_v_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="0"/>
<pin id="590" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col_cast6_mid2_v "/>
</bind>
</comp>

<comp id="593" class="1005" name="col_cast6_mid2_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="3" slack="1"/>
<pin id="595" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_cast6_mid2 "/>
</bind>
</comp>

<comp id="598" class="1005" name="col_cast_mid2_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="1"/>
<pin id="600" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col_cast_mid2 "/>
</bind>
</comp>

<comp id="604" class="1005" name="row_cast3_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="1"/>
<pin id="606" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_cast3 "/>
</bind>
</comp>

<comp id="610" class="1005" name="row_cast_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="9" slack="1"/>
<pin id="612" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="row_cast "/>
</bind>
</comp>

<comp id="615" class="1005" name="out_matrix_addr_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="9"/>
<pin id="617" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="out_matrix_addr "/>
</bind>
</comp>

<comp id="620" class="1005" name="icmp_ln31_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="624" class="1005" name="add_ln31_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="0"/>
<pin id="626" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="629" class="1005" name="row_0_mid2_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="3" slack="3"/>
<pin id="631" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="row_0_mid2 "/>
</bind>
</comp>

<comp id="634" class="1005" name="select_ln31_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="0"/>
<pin id="636" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="639" class="1005" name="input_matrix_addr_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="1"/>
<pin id="641" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr "/>
</bind>
</comp>

<comp id="644" class="1005" name="kernel_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="10" slack="1"/>
<pin id="646" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="input_matrix_load_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_load "/>
</bind>
</comp>

<comp id="654" class="1005" name="kernel_load_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="659" class="1005" name="row_7_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="3" slack="1"/>
<pin id="661" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_7 "/>
</bind>
</comp>

<comp id="664" class="1005" name="tmp_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="669" class="1005" name="tmp_s_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="674" class="1005" name="j_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="2" slack="1"/>
<pin id="676" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="679" class="1005" name="add_ln29_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="3" slack="1"/>
<pin id="681" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="36" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="38" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="77"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="36" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="172" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="193"><net_src comp="189" pin="2"/><net_sink comp="71" pin=1"/></net>

<net id="194"><net_src comp="168" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="202"><net_src comp="119" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="119" pin="4"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="199" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="108" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="108" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="119" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="130" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="130" pin="4"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="239" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="141" pin="4"/><net_sink comp="253" pin=2"/></net>

<net id="266"><net_src comp="239" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="233" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="119" pin="4"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="233" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="261" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="22" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="233" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="18" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="273" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="239" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="215" pin="2"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="253" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="253" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="253" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="299" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="307" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="337"><net_src comp="162" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="46" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="162" pin="4"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="48" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="50" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="162" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="52" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="350" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="346" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="334" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="54" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="48" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="386"><net_src comp="56" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="368" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="18" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="392"><net_src comp="381" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="373" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="152" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="24" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="152" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="26" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="162" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="58" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="183" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="417" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="183" pin="4"/><net_sink comp="422" pin=2"/></net>

<net id="432"><net_src comp="411" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="46" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="411" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="48" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="444"><net_src comp="433" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="50" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="411" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="52" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="441" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="417" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="362" pin="2"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="429" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="54" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="471" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="48" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="489"><net_src comp="56" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="471" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="18" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="476" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="492" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="417" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="393" pin="2"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="422" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="417" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="411" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="162" pin="4"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="463" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="515" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="546"><net_src comp="515" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="510" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="557"><net_src comp="58" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="28" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="58" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="221" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="227" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="580"><net_src comp="245" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="586"><net_src comp="253" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="591"><net_src comp="261" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="596"><net_src comp="269" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="601"><net_src comp="277" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="607"><net_src comp="311" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="613"><net_src comp="315" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="618"><net_src comp="64" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="623"><net_src comp="399" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="405" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="632"><net_src comp="422" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="637"><net_src comp="519" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="642"><net_src comp="78" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="647"><net_src comp="91" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="652"><net_src comp="85" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="657"><net_src comp="98" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="662"><net_src comp="553" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="667"><net_src comp="195" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="672"><net_src comp="189" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="677"><net_src comp="558" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="682"><net_src comp="563" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="130" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_matrix | {}
	Port: out_matrix | {2 11 }
 - Input state : 
	Port: Conv2d : input_matrix | {3 4 }
	Port: Conv2d : kernel | {3 4 }
  - Chain level:
	State 1
	State 2
		col_cast5 : 1
		shl_ln : 1
		zext_ln30_8 : 2
		sub_ln30 : 3
		icmp_ln28 : 1
		add_ln28 : 1
		br_ln28 : 2
		i : 1
		icmp_ln29 : 1
		indvars_iv_mid2 : 2
		row_mid2 : 2
		col_cast6_mid2_v : 2
		col_cast6_mid2 : 3
		col_cast5_mid1 : 2
		col_cast_mid2 : 3
		shl_ln30_mid1 : 2
		zext_ln30_16 : 3
		sub_ln30_5 : 4
		sub_ln30_mid2 : 5
		row_cast4 : 3
		row_cast3 : 3
		row_cast : 3
		add_ln30 : 6
		sext_ln30 : 7
		zext_ln30 : 8
		out_matrix_addr : 9
		store_ln30 : 10
	State 3
		col_0_cast2 : 1
		shl_ln2 : 1
		zext_ln33_5 : 2
		shl_ln33_9 : 1
		zext_ln33_6 : 2
		sub_ln33_9 : 3
		sub_ln33 : 2
		shl_ln33_s : 3
		shl_ln33_1 : 3
		sext_ln33 : 4
		sub_ln33_10 : 5
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		col_9 : 1
		icmp_ln32 : 1
		row_0_mid2 : 2
		col_0_cast2_mid1 : 2
		shl_ln33_mid1 : 2
		zext_ln33_7 : 3
		shl_ln33_9_mid1 : 2
		zext_ln33_8 : 3
		sub_ln33_14 : 4
		sub_ln33_9_mid2 : 5
		sub_ln33_15 : 3
		shl_ln33_10_mid1 : 4
		shl_ln33_11_mid1 : 4
		sext_ln33_4 : 5
		sub_ln33_16 : 6
		sub_ln33_5_mid2_v : 7
		sub_ln33_5_mid2 : 8
		row_0_cast_mid2_cast : 3
		select_ln31 : 2
		add_ln33 : 6
		sext_ln33_3 : 7
		zext_ln33 : 8
		input_matrix_addr : 9
		input_matrix_load : 10
		add_ln33_2 : 9
		sext_ln33_1 : 10
		kernel_addr : 11
		kernel_load : 12
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		store_ln33 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_189         |    2    |   227   |   214   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_195         |    3    |   128   |   138   |
|----------|-----------------------------|---------|---------|---------|
|          |       sub_ln30_fu_215       |    0    |    0    |    12   |
|          |      sub_ln30_5_fu_293      |    0    |    0    |    12   |
|          |      sub_ln33_9_fu_362      |    0    |    0    |    15   |
|          |       sub_ln33_fu_368       |    0    |    0    |    11   |
|    sub   |      sub_ln33_10_fu_393     |    0    |    0    |    16   |
|          |      sub_ln33_14_fu_457     |    0    |    0    |    15   |
|          |      sub_ln33_15_fu_471     |    0    |    0    |    11   |
|          |      sub_ln33_16_fu_496     |    0    |    0    |    16   |
|          |    sub_ln33_5_mid2_fu_510   |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln28_fu_227       |    0    |    0    |    12   |
|          |           i_fu_233          |    0    |    0    |    9    |
|          |       add_ln30_fu_319       |    0    |    0    |    15   |
|          |       add_ln31_fu_405       |    0    |    0    |    12   |
|    add   |         col_9_fu_411        |    0    |    0    |    11   |
|          |       add_ln33_fu_527       |    0    |    0    |    16   |
|          |      add_ln33_2_fu_542      |    0    |    0    |    10   |
|          |         row_7_fu_553        |    0    |    0    |    11   |
|          |           j_fu_558          |    0    |    0    |    9    |
|          |       add_ln29_fu_563       |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln28_fu_221      |    0    |    0    |    9    |
|   icmp   |       icmp_ln29_fu_239      |    0    |    0    |    9    |
|          |       icmp_ln31_fu_399      |    0    |    0    |    9    |
|          |       icmp_ln32_fu_417      |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |    indvars_iv_mid2_fu_245   |    0    |    0    |    3    |
|          |       row_mid2_fu_253       |    0    |    0    |    2    |
|          |   col_cast6_mid2_v_fu_261   |    0    |    0    |    2    |
|  select  |     sub_ln30_mid2_fu_299    |    0    |    0    |    5    |
|          |      row_0_mid2_fu_422      |    0    |    0    |    3    |
|          |    sub_ln33_9_mid2_fu_463   |    0    |    0    |    9    |
|          |   sub_ln33_5_mid2_v_fu_502  |    0    |    0    |    9    |
|          |      select_ln31_fu_519     |    0    |    0    |    3    |
|----------|-----------------------------|---------|---------|---------|
|          |       col_cast5_fu_199      |    0    |    0    |    0    |
|          |      zext_ln30_8_fu_211     |    0    |    0    |    0    |
|          |    col_cast6_mid2_fu_269    |    0    |    0    |    0    |
|          |    col_cast5_mid1_fu_273    |    0    |    0    |    0    |
|          |     col_cast_mid2_fu_277    |    0    |    0    |    0    |
|          |     zext_ln30_16_fu_289     |    0    |    0    |    0    |
|          |       row_cast4_fu_307      |    0    |    0    |    0    |
|          |       row_cast3_fu_311      |    0    |    0    |    0    |
|   zext   |       row_cast_fu_315       |    0    |    0    |    0    |
|          |       zext_ln30_fu_329      |    0    |    0    |    0    |
|          |      col_0_cast2_fu_334     |    0    |    0    |    0    |
|          |      zext_ln33_5_fu_346     |    0    |    0    |    0    |
|          |      zext_ln33_6_fu_358     |    0    |    0    |    0    |
|          |   col_0_cast2_mid1_fu_429   |    0    |    0    |    0    |
|          |      zext_ln33_7_fu_441     |    0    |    0    |    0    |
|          |      zext_ln33_8_fu_453     |    0    |    0    |    0    |
|          | row_0_cast_mid2_cast_fu_515 |    0    |    0    |    0    |
|          |       zext_ln33_fu_537      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        shl_ln_fu_203        |    0    |    0    |    0    |
|          |     shl_ln30_mid1_fu_281    |    0    |    0    |    0    |
|          |        shl_ln2_fu_338       |    0    |    0    |    0    |
|          |      shl_ln33_9_fu_350      |    0    |    0    |    0    |
|bitconcatenate|      shl_ln33_s_fu_373      |    0    |    0    |    0    |
|          |      shl_ln33_1_fu_381      |    0    |    0    |    0    |
|          |     shl_ln33_mid1_fu_433    |    0    |    0    |    0    |
|          |    shl_ln33_9_mid1_fu_445   |    0    |    0    |    0    |
|          |   shl_ln33_10_mid1_fu_476   |    0    |    0    |    0    |
|          |   shl_ln33_11_mid1_fu_484   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_ln30_fu_325      |    0    |    0    |    0    |
|          |       sext_ln33_fu_389      |    0    |    0    |    0    |
|   sext   |      sext_ln33_4_fu_492     |    0    |    0    |    0    |
|          |      sext_ln33_3_fu_533     |    0    |    0    |    0    |
|          |      sext_ln33_1_fu_548     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   355   |   658   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln28_reg_572    |    4   |
|     add_ln29_reg_679    |    3   |
|     add_ln31_reg_624    |    4   |
|      col_0_reg_159      |    3   |
|  col_cast6_mid2_reg_593 |    3   |
| col_cast6_mid2_v_reg_588|    2   |
|  col_cast_mid2_reg_598  |    4   |
|       col_reg_115       |    2   |
|      empty_reg_168      |   32   |
|    icmp_ln28_reg_568    |    1   |
|    icmp_ln31_reg_620    |    1   |
| indvar_flatten7_reg_104 |    4   |
|  indvar_flatten_reg_148 |    4   |
| indvars_iv_mid2_reg_577 |    3   |
|    indvars_iv_reg_126   |    3   |
|input_matrix_addr_reg_639|   10   |
|input_matrix_load_reg_649|   32   |
|        j_reg_674        |    2   |
|   kernel_addr_reg_644   |   10   |
|   kernel_load_reg_654   |   32   |
| out_matrix_addr_reg_615 |    4   |
|    row_0_mid2_reg_629   |    3   |
|      row_0_reg_180      |    3   |
|      row_7_reg_659      |    3   |
|    row_cast3_reg_604    |    3   |
|     row_cast_reg_610    |    9   |
|     row_mid2_reg_583    |    2   |
|       row_reg_137       |    2   |
|   select_ln31_reg_634   |    3   |
|       tmp_reg_664       |   32   |
|      tmp_s_reg_669      |   32   |
+-------------------------+--------+
|          Total          |   255  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_71 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_85 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_98 |  p0  |   2  |  10  |   20   ||    9    |
|   empty_reg_168  |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   176  ||  3.775  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   658  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |   255  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   610  |   703  |
+-----------+--------+--------+--------+--------+
