2:19 AM
"/home/dave/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ball_absolute_mv_syn.prj" -log "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv/ball_absolute_mv_Implmnt/ball_absolute_mv.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/dave/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/dave/lscc/iCEcube2.2020.12/synpbase
Hostname:    ubuntu
Date:        Fri Jul 30 02:19:06 2021
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ball_absolute_mv_syn.prj
ProductType: synplify_pro





log file: "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv/ball_absolute_mv_Implmnt/ball_absolute_mv.srr"
Running: ball_absolute_mv_Implmnt in foreground

Running ball_absolute_mv_syn|ball_absolute_mv_Implmnt

Running: compile (Compile) on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
# Fri Jul 30 02:19:06 2021

Running: compile_flow (Compile Process) on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
# Fri Jul 30 02:19:06 2021

Running: compiler (Compile Input) on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
# Fri Jul 30 02:19:06 2021
Copied /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv/ball_absolute_mv_Implmnt/synwork/ball_absolute_mv_comp.srs to /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv/ball_absolute_mv_Implmnt/ball_absolute_mv.srs

compiler completed
# Fri Jul 30 02:19:08 2021

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
# Fri Jul 30 02:19:08 2021

multi_srs_gen completed
# Fri Jul 30 02:19:08 2021

Return Code: 0
Run Time:00h:00m:00s
Copied /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv/ball_absolute_mv_Implmnt/synwork/ball_absolute_mv_mult.srs to /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv/ball_absolute_mv_Implmnt/ball_absolute_mv.srs
Complete: Compile Process on ball_absolute_mv_syn|ball_absolute_mv_Implmnt

Running: premap (Pre-mapping) on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
# Fri Jul 30 02:19:08 2021

premap completed with warnings
# Fri Jul 30 02:19:09 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on ball_absolute_mv_syn|ball_absolute_mv_Implmnt

Running: map (Map) on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
# Fri Jul 30 02:19:09 2021
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
# Fri Jul 30 02:19:09 2021
Copied /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv/ball_absolute_mv_Implmnt/synwork/ball_absolute_mv_m.srm to /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv/ball_absolute_mv_Implmnt/ball_absolute_mv.srm

fpga_mapper completed with warnings
# Fri Jul 30 02:19:10 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on ball_absolute_mv_syn|ball_absolute_mv_Implmnt
Complete: Logic Synthesis on ball_absolute_mv_syn|ball_absolute_mv_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv/ball_absolute_mv_Implmnt/ball_absolute_mv.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/dave/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: ubuntu

# Fri Jul 30 02:19:06 2021

#Implementation: ball_absolute_mv_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :ubuntu
@I::"/home/dave/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/dave/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/dave/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/dave/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/dave/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v" (library work)
@I::"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v" (library work)
@I::"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/reset_generator.v" (library work)
@I::"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/video_sync_generator.v" (library work)
Verilog syntax check successful!
Selecting top level module ball_absolute_mv_vga_top
@N: CG364 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/reset_generator.v":3:7:3:21|Synthesizing module reset_generator in library work.

	COUNT_WIDTH=32'b00000000000000000000000000000100
   Generated name = reset_generator_4s

@N: CG364 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/video_sync_generator.v":3:7:3:26|Synthesizing module video_sync_generator in library work.

@N: CG364 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":5:7:5:19|Synthesizing module ball_absolute in library work.

@W: CL169 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":36:2:36:7|Pruning unused register r_ball_vert_collide. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":36:2:36:7|Pruning unused register r_ball_horiz_collide. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":36:2:36:7|Pruning unused register posedge_ball_vert_collide. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":36:2:36:7|Pruning unused register posedge_ball_horiz_collide. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":60:2:60:7|Register bit ball_vert_move[0] is always 0.
@N: CL189 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":74:2:74:7|Register bit ball_horiz_move[0] is always 0.
@W: CL279 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":60:2:60:7|Pruning register bits 9 to 3 of ball_vert_move[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":60:2:60:7|Pruning register bit 0 of ball_vert_move[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":74:2:74:7|Pruning register bits 9 to 3 of ball_horiz_move[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":74:2:74:7|Pruning register bit 0 of ball_horiz_move[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":3:7:3:30|Synthesizing module ball_absolute_mv_vga_top in library work.

@W: CS263 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":44:8:44:8|Port-width mismatch for port up. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":45:10:45:10|Port-width mismatch for port down. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":46:10:46:10|Port-width mismatch for port left. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":47:11:47:11|Port-width mismatch for port right. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CL189 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":46:2:46:7|Register bit ball_hpos[0] is always 0.
@N: CL189 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":46:2:46:7|Register bit ball_vpos[0] is always 0.
@W: CL260 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":46:2:46:7|Pruning register bit 0 of ball_vpos[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":46:2:46:7|Pruning register bit 0 of ball_hpos[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 30 02:19:07 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":3:7:3:30|Selected library: work cell: ball_absolute_mv_vga_top view verilog as top level
@N: NF107 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":3:7:3:30|Selected library: work cell: ball_absolute_mv_vga_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 30 02:19:07 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 30 02:19:07 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":3:7:3:30|Selected library: work cell: ball_absolute_mv_vga_top view verilog as top level
@N: NF107 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":3:7:3:30|Selected library: work cell: ball_absolute_mv_vga_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 30 02:19:08 2021

###########################################################]
Pre-mapping Report

# Fri Jul 30 02:19:08 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv/ball_absolute_mv_Implmnt/ball_absolute_mv_scck.rpt 
Printing clock  summary report in "/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv/ball_absolute_mv_Implmnt/ball_absolute_mv_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist ball_absolute_mv_vga_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock        Clock                     Clock
Clock                              Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
ball_absolute_mv_vga_top|i_clk     246.0 MHz     4.066         inferred     Autoconstr_clkgroup_0     47   
===========================================================================================================

@W: MT529 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/reset_generator.v":13:2:13:7|Found inferred clock ball_absolute_mv_vga_top|i_clk which controls 47 sequential elements including reset_gen.rst_count[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv/ball_absolute_mv_Implmnt/ball_absolute_mv.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 30 02:19:08 2021

###########################################################]
Map & Optimize Report

# Fri Jul 30 02:19:09 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/video_sync_generator.v":59:2:59:7|User-specified initial value defined for instance sync_gen.r_vpos[9:0] is being ignored. 
@W: FX1039 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/video_sync_generator.v":49:2:49:7|User-specified initial value defined for instance sync_gen.r_hpos[9:0] is being ignored. 
@W: FX1039 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/reset_generator.v":13:2:13:7|User-specified initial value defined for instance reset_gen.rst_count[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/reset_generator.v":13:2:13:7|Found counter in view:work.ball_absolute_mv_vga_top(verilog) instance reset_gen.rst_count[4:0] 
@N: BN362 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":36:2:36:7|Removing sequential instance ball_absolute.posedge_vsync (in view: work.ball_absolute_mv_vga_top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":36:2:36:7|Removing sequential instance ball_absolute.r_vsync (in view: work.ball_absolute_mv_vga_top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  71 /        27
   2		0h:00m:00s		    -1.79ns		  68 /        27

   3		0h:00m:00s		    -1.79ns		  70 /        27


   4		0h:00m:00s		    -1.79ns		  71 /        27
@N: FX1016 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":4:22:4:26|SB_GB_IO inserted on the port i_clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance   
-------------------------------------------------------------------------------------------
@K:CKID0001       i_clk_ibuf_gb_io     SB_GB_IO               27         sync_gen.r_vpos[1]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv/ball_absolute_mv_Implmnt/synwork/ball_absolute_mv_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv/ball_absolute_mv_Implmnt/ball_absolute_mv.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock ball_absolute_mv_vga_top|i_clk with period 8.01ns. Please declare a user-defined clock on object "p:i_clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jul 30 02:19:09 2021
#


Top view:               ball_absolute_mv_vga_top
Requested Frequency:    124.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.413

                                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------------------
ball_absolute_mv_vga_top|i_clk     124.9 MHz     106.1 MHz     8.008         9.421         -1.413     inferred     Autoconstr_clkgroup_0
========================================================================================================================================





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
ball_absolute_mv_vga_top|i_clk  ball_absolute_mv_vga_top|i_clk  |  8.008       -1.413  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ball_absolute_mv_vga_top|i_clk
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                              Arrival           
Instance               Reference                          Type         Pin     Net           Time        Slack 
                       Clock                                                                                   
---------------------------------------------------------------------------------------------------------------
sync_gen.r_hpos[0]     ball_absolute_mv_vga_top|i_clk     SB_DFFSR     Q       w_hpos[0]     0.540       -1.413
sync_gen.r_hpos[1]     ball_absolute_mv_vga_top|i_clk     SB_DFFSR     Q       w_hpos[1]     0.540       -1.406
sync_gen.r_hpos[2]     ball_absolute_mv_vga_top|i_clk     SB_DFFSR     Q       w_hpos[2]     0.540       -1.378
sync_gen.r_hpos[3]     ball_absolute_mv_vga_top|i_clk     SB_DFFSR     Q       w_hpos[3]     0.540       -1.315
sync_gen.r_hpos[5]     ball_absolute_mv_vga_top|i_clk     SB_DFFSR     Q       w_hpos[5]     0.540       0.217 
sync_gen.r_hpos[6]     ball_absolute_mv_vga_top|i_clk     SB_DFFSR     Q       w_hpos[6]     0.540       0.238 
sync_gen.r_hpos[7]     ball_absolute_mv_vga_top|i_clk     SB_DFFSR     Q       w_hpos[7]     0.540       0.301 
sync_gen.r_hpos[9]     ball_absolute_mv_vga_top|i_clk     SB_DFFSR     Q       w_hpos[9]     0.540       0.351 
sync_gen.r_hpos[4]     ball_absolute_mv_vga_top|i_clk     SB_DFFSR     Q       w_hpos[4]     0.540       0.393 
sync_gen.r_hpos[8]     ball_absolute_mv_vga_top|i_clk     SB_DFFSR     Q       w_hpos[8]     0.540       0.414 
===============================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                                     Required           
Instance                   Reference                          Type          Pin     Net                 Time         Slack 
                           Clock                                                                                           
---------------------------------------------------------------------------------------------------------------------------
sync_gen.r_vpos_esr[9]     ball_absolute_mv_vga_top|i_clk     SB_DFFESR     E       w_end_of_line_0     8.008        -1.413
sync_gen.r_hsync           ball_absolute_mv_vga_top|i_clk     SB_DFF        D       N_6_i               7.903        0.168 
sync_gen.r_vpos[2]         ball_absolute_mv_vga_top|i_clk     SB_DFFSR      D       r_vpos_en[2]        7.903        0.168 
sync_gen.r_vpos[3]         ball_absolute_mv_vga_top|i_clk     SB_DFFSR      D       r_vpos_en[3]        7.903        0.168 
sync_gen.r_vpos[4]         ball_absolute_mv_vga_top|i_clk     SB_DFFSR      D       r_vpos_en[4]        7.903        0.168 
sync_gen.r_vpos[5]         ball_absolute_mv_vga_top|i_clk     SB_DFFSR      D       r_vpos_en[5]        7.903        0.168 
sync_gen.r_vpos[6]         ball_absolute_mv_vga_top|i_clk     SB_DFFSR      D       r_vpos_en[6]        7.903        0.168 
sync_gen.r_vpos[7]         ball_absolute_mv_vga_top|i_clk     SB_DFFSR      D       r_vpos_en[7]        7.903        0.168 
sync_gen.r_vpos[8]         ball_absolute_mv_vga_top|i_clk     SB_DFFSR      D       r_vpos_en[8]        7.903        0.168 
sync_gen.r_vpos[0]         ball_absolute_mv_vga_top|i_clk     SB_DFFSR      D       r_vpos_en[0]        7.903        0.217 
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.008
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.008

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.413

    Number of logic level(s):                4
    Starting point:                          sync_gen.r_hpos[0] / Q
    Ending point:                            sync_gen.r_vpos_esr[9] / E
    The start point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C
    The end   point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
sync_gen.r_hpos[0]               SB_DFFSR      Q        Out     0.540     0.540       -         
w_hpos[0]                        Net           -        -       1.599     -           6         
sync_gen.r_hpos_RNI2H27[1]       SB_LUT4       I0       In      -         2.139       -         
sync_gen.r_hpos_RNI2H27[1]       SB_LUT4       O        Out     0.386     2.525       -         
N_24                             Net           -        -       1.371     -           3         
sync_gen.r_hpos_RNISUCC[4]       SB_LUT4       I0       In      -         3.896       -         
sync_gen.r_hpos_RNISUCC[4]       SB_LUT4       O        Out     0.449     4.345       -         
N_37                             Net           -        -       1.371     -           1         
sync_gen.r_vpos_RNIG6UP[2]       SB_LUT4       I0       In      -         5.716       -         
sync_gen.r_vpos_RNIG6UP[2]       SB_LUT4       O        Out     0.449     6.164       -         
r_vpos_RNIG6UP[2]                Net           -        -       1.371     -           11        
sync_gen.r_vpos_esr_RNO_0[9]     SB_LUT4       I2       In      -         7.535       -         
sync_gen.r_vpos_esr_RNO_0[9]     SB_LUT4       O        Out     0.379     7.914       -         
w_end_of_line_0                  Net           -        -       1.507     -           1         
sync_gen.r_vpos_esr[9]           SB_DFFESR     E        In      -         9.421       -         
================================================================================================
Total path delay (propagation time + setup) of 9.421 is 2.202(23.4%) logic and 7.219(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.008
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.008

    - Propagation time:                      9.414
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.406

    Number of logic level(s):                4
    Starting point:                          sync_gen.r_hpos[1] / Q
    Ending point:                            sync_gen.r_vpos_esr[9] / E
    The start point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C
    The end   point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
sync_gen.r_hpos[1]               SB_DFFSR      Q        Out     0.540     0.540       -         
w_hpos[1]                        Net           -        -       1.599     -           5         
sync_gen.r_hpos_RNI2H27[1]       SB_LUT4       I1       In      -         2.139       -         
sync_gen.r_hpos_RNI2H27[1]       SB_LUT4       O        Out     0.379     2.518       -         
N_24                             Net           -        -       1.371     -           3         
sync_gen.r_hpos_RNISUCC[4]       SB_LUT4       I0       In      -         3.889       -         
sync_gen.r_hpos_RNISUCC[4]       SB_LUT4       O        Out     0.449     4.338       -         
N_37                             Net           -        -       1.371     -           1         
sync_gen.r_vpos_RNIG6UP[2]       SB_LUT4       I0       In      -         5.708       -         
sync_gen.r_vpos_RNIG6UP[2]       SB_LUT4       O        Out     0.449     6.157       -         
r_vpos_RNIG6UP[2]                Net           -        -       1.371     -           11        
sync_gen.r_vpos_esr_RNO_0[9]     SB_LUT4       I2       In      -         7.528       -         
sync_gen.r_vpos_esr_RNO_0[9]     SB_LUT4       O        Out     0.379     7.907       -         
w_end_of_line_0                  Net           -        -       1.507     -           1         
sync_gen.r_vpos_esr[9]           SB_DFFESR     E        In      -         9.414       -         
================================================================================================
Total path delay (propagation time + setup) of 9.414 is 2.195(23.3%) logic and 7.219(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.008
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.008

    - Propagation time:                      9.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.378

    Number of logic level(s):                4
    Starting point:                          sync_gen.r_hpos[2] / Q
    Ending point:                            sync_gen.r_vpos_esr[9] / E
    The start point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C
    The end   point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
sync_gen.r_hpos[2]               SB_DFFSR      Q        Out     0.540     0.540       -         
w_hpos[2]                        Net           -        -       1.599     -           5         
sync_gen.r_hpos_RNI2H27[1]       SB_LUT4       I2       In      -         2.139       -         
sync_gen.r_hpos_RNI2H27[1]       SB_LUT4       O        Out     0.351     2.490       -         
N_24                             Net           -        -       1.371     -           3         
sync_gen.r_hpos_RNISUCC[4]       SB_LUT4       I0       In      -         3.861       -         
sync_gen.r_hpos_RNISUCC[4]       SB_LUT4       O        Out     0.449     4.309       -         
N_37                             Net           -        -       1.371     -           1         
sync_gen.r_vpos_RNIG6UP[2]       SB_LUT4       I0       In      -         5.680       -         
sync_gen.r_vpos_RNIG6UP[2]       SB_LUT4       O        Out     0.449     6.129       -         
r_vpos_RNIG6UP[2]                Net           -        -       1.371     -           11        
sync_gen.r_vpos_esr_RNO_0[9]     SB_LUT4       I2       In      -         7.500       -         
sync_gen.r_vpos_esr_RNO_0[9]     SB_LUT4       O        Out     0.379     7.879       -         
w_end_of_line_0                  Net           -        -       1.507     -           1         
sync_gen.r_vpos_esr[9]           SB_DFFESR     E        In      -         9.386       -         
================================================================================================
Total path delay (propagation time + setup) of 9.386 is 2.167(23.1%) logic and 7.219(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.008
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.008

    - Propagation time:                      9.323
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.315

    Number of logic level(s):                4
    Starting point:                          sync_gen.r_hpos[3] / Q
    Ending point:                            sync_gen.r_vpos_esr[9] / E
    The start point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C
    The end   point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
sync_gen.r_hpos[3]               SB_DFFSR      Q        Out     0.540     0.540       -         
w_hpos[3]                        Net           -        -       1.599     -           5         
sync_gen.r_hpos_RNI2H27[1]       SB_LUT4       I3       In      -         2.139       -         
sync_gen.r_hpos_RNI2H27[1]       SB_LUT4       O        Out     0.288     2.427       -         
N_24                             Net           -        -       1.371     -           3         
sync_gen.r_hpos_RNISUCC[4]       SB_LUT4       I0       In      -         3.798       -         
sync_gen.r_hpos_RNISUCC[4]       SB_LUT4       O        Out     0.449     4.246       -         
N_37                             Net           -        -       1.371     -           1         
sync_gen.r_vpos_RNIG6UP[2]       SB_LUT4       I0       In      -         5.617       -         
sync_gen.r_vpos_RNIG6UP[2]       SB_LUT4       O        Out     0.449     6.066       -         
r_vpos_RNIG6UP[2]                Net           -        -       1.371     -           11        
sync_gen.r_vpos_esr_RNO_0[9]     SB_LUT4       I2       In      -         7.437       -         
sync_gen.r_vpos_esr_RNO_0[9]     SB_LUT4       O        Out     0.379     7.816       -         
w_end_of_line_0                  Net           -        -       1.507     -           1         
sync_gen.r_vpos_esr[9]           SB_DFFESR     E        In      -         9.323       -         
================================================================================================
Total path delay (propagation time + setup) of 9.323 is 2.104(22.6%) logic and 7.219(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.008
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.903

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.168

    Number of logic level(s):                3
    Starting point:                          sync_gen.r_hpos[0] / Q
    Ending point:                            sync_gen.r_hsync / D
    The start point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C
    The end   point is clocked by            ball_absolute_mv_vga_top|i_clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
sync_gen.r_hpos[0]             SB_DFFSR     Q        Out     0.540     0.540       -         
w_hpos[0]                      Net          -        -       1.599     -           6         
sync_gen.r_hpos_RNI2H27[1]     SB_LUT4      I0       In      -         2.139       -         
sync_gen.r_hpos_RNI2H27[1]     SB_LUT4      O        Out     0.386     2.525       -         
N_24                           Net          -        -       1.371     -           3         
sync_gen.r_hsync_RNO_0         SB_LUT4      I0       In      -         3.896       -         
sync_gen.r_hsync_RNO_0         SB_LUT4      O        Out     0.512     4.408       -         
N_6_i_1_0                      Net          -        -       1.371     -           1         
sync_gen.r_hsync_RNO           SB_LUT4      I0       In      -         5.779       -         
sync_gen.r_hsync_RNO           SB_LUT4      O        Out     0.449     6.227       -         
N_6_i                          Net          -        -       1.507     -           1         
sync_gen.r_hsync               SB_DFF       D        In      -         7.734       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for ball_absolute_mv_vga_top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        28 uses
SB_DFF          6 uses
SB_DFFE         1 use
SB_DFFESR       1 use
SB_DFFSR        19 uses
VCC             3 uses
SB_LUT4         64 uses

I/O ports: 16
I/O primitives: 16
SB_GB_IO       1 use
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   27 (2%)
Total load per clock:
   ball_absolute_mv_vga_top|i_clk: 1

@S |Mapping Summary:
Total  LUTs: 64 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 64 = 64 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 30 02:19:10 2021

###########################################################]


Synthesis exit by 0.
Current Implementation ball_absolute_mv_Implmnt its sbt path: /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv/ball_absolute_mv_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
2:19 AM
