You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU
GPU Name: 4090
Architecture: Ada Lovelace
• Compute Capability: 8.9
• Number of SMs: 128
• Memory Bandwidth: 1008 GB/s
• TF32 Tensor Core TFLOPS: 82.6 with dense
• BFLOAT16 Tensor Core TFLOPS: 165.2 with dense
• FP16 Tensor Core TFLOPS: 165.2 with dense
• Maximum number of registers per thread: 255
• Maximum threads per block: 1024
• Maximum threads per SM: 1536
• Warp size: 32
• Maximum concurrent warps per SM: 48
• Shared memory capacity per SM: 100 KB
• Maximum shared memory per thread block: 99 KB
• L2 cache (global, all SM shared): 72 MB

[OPTIMIZATION STAGE]

## Current Optimization Stage

Focus: BLOCK_SIZE with register pressure awareness.

Key Principle:
- Fusion increases register usage (intermediates stay in registers)
- Spill to local memory kills fusion benefit

Register Pressure Signals (from NCU):
- launch__registers_per_thread > 128 → likely spilling
- launch__occupancy_limit_registers < other limits → register-bound

Rules:
- Start conservative: BLOCK_SIZE ∈ {256, 512} for element-wise
- For matmul fusion: BLOCK_M/N ∈ {32, 64}, BLOCK_K ∈ {32}
- If registers > 128: reduce BLOCK_* by half
- Trade-off: recompute cheap ops (e.g., x*0.5) vs store intermediate

When to Recompute vs Keep:
- Keep: expensive ops (exp, log, div, sqrt)
- Recompute: cheap ops (add, mul, max) if register pressure high
- Example: `y = relu(x); z = y * scale` → keep y
- Example: `y = x * 0.5; z = y + bias` → can recompute y if needed

Autotune:
- 2-3 BLOCK_SIZE configs, always include smaller fallback



[CURRENT CODE]
```python
import torch
import torch.nn as nn
import triton
import triton.language as tl


@triton.autotune(
    configs=[
        triton.Config(
            {'BLOCK_M': 64, 'BLOCK_N': 64, 'BLOCK_K': 32},
            num_warps=4,
            num_stages=3,
        ),
        triton.Config(
            {'BLOCK_M': 128, 'BLOCK_N': 64, 'BLOCK_K': 32},
            num_warps=8,
            num_stages=3,
        ),
        triton.Config(
            {'BLOCK_M': 64, 'BLOCK_N': 128, 'BLOCK_K': 32},
            num_warps=8,
            num_stages=3,
        ),
        triton.Config(
            {'BLOCK_M': 32, 'BLOCK_N': 128, 'BLOCK_K': 32},
            num_warps=4,
            num_stages=2,
        ),
    ],
    key=['N', 'C_OUT', 'H_out', 'W_out', 'C_IN'],
)
@triton.jit
def conv2d_mul_lrelu_gelu_kernel(
    x_ptr, w_ptr, b_ptr, mult_ptr, y_ptr,
    N, C_OUT, H_out, W_out, P,
    stride_xn, stride_xc, stride_xh, stride_xw,
    stride_wo, stride_wc, stride_wh, stride_ww,
    stride_yn, stride_yc, stride_yh, stride_yw,
    negative_slope, inv_sqrt2,
    C_IN: tl.constexpr, K_H: tl.constexpr, K_W: tl.constexpr,
    BLOCK_M: tl.constexpr, BLOCK_N: tl.constexpr, BLOCK_K: tl.constexpr,
):
    # 2D grid over output tensor: M = N * H_out * W_out, N-dim = C_OUT
    pid_m = tl.program_id(0)
    pid_n = tl.program_id(1)

    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)
    offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)

    mask_m = offs_m < P
    mask_n = offs_n < C_OUT

    # Decode flattened spatial index: offs_m -> (n_idx, oh_idx, ow_idx)
    HW_out = H_out * W_out
    n_idx = offs_m // HW_out
    rem = offs_m % HW_out
    oh_idx = rem // W_out
    ow_idx = rem % W_out

    # Reduction dimension: flattened (C_IN, K_H, K_W)
    R = C_IN * K_H * K_W

    acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)

    # GEMM-style K loop, using tf32-capable dot on FP32
    for k0 in range(0, R, BLOCK_K):
        k_offsets = k0 + tl.arange(0, BLOCK_K)
        mask_k = k_offsets < R

        # Map K index -> (ic, kh, kw)
        KH_KW = K_H * K_W
        ic = k_offsets // KH_KW
        rem_k = k_offsets % KH_KW
        kh = rem_k // K_W
        kw = rem_k % K_W

        # Input tile pointers: [BLOCK_M, BLOCK_K]
        x_h = oh_idx[:, None] + kh[None, :]
        x_w = ow_idx[:, None] + kw[None, :]

        x_ptrs = (
            x_ptr
            + n_idx[:, None] * stride_xn
            + ic[None, :] * stride_xc
            + x_h * stride_xh
            + x_w * stride_xw
        )

        # Weight tile pointers: [BLOCK_K, BLOCK_N]
        w_ptrs = (
            w_ptr
            + offs_n[None, :] * stride_wo
            + ic[:, None] * stride_wc
            + kh[:, None] * stride_wh
            + kw[:, None] * stride_ww
        )

        x_vals = tl.load(
            x_ptrs,
            mask=mask_m[:, None] & mask_k[None, :],
            other=0.0,
        )
        w_vals = tl.load(
            w_ptrs,
            mask=mask_k[:, None] & mask_n[None, :],
            other=0.0,
        )

        # Use tensor-core-friendly dot (TF32) on FP32 data
        acc += tl.dot(x_vals, w_vals, allow_tf32=True)

    # --- FUSED ELEMENTWISE (all share same grid & offsets: offs_m/offs_n, mask_m/mask_n) ---

    # Bias add: [C_OUT] -> broadcast over BLOCK_M
    bias_vals = tl.load(b_ptr + offs_n, mask=mask_n, other=0.0)
    acc += bias_vals[None, :]

    # Channel-wise multiplier: [C_OUT] -> broadcast over BLOCK_M
    mult_vals = tl.load(mult_ptr + offs_n, mask=mask_n, other=1.0)
    acc *= mult_vals[None, :]

    # LeakyReLU
    acc = tl.where(acc >= 0.0, acc, acc * negative_slope)

    # GELU: 0.5 * x * (1 + erf(x / sqrt(2)))
    t = acc * inv_sqrt2
    erf_t = tl.math.erf(t)
    acc = 0.5 * acc * (1.0 + erf_t)

    # Store: use same (offs_m, offs_n) mapping as conv & fused ops
    y_ptrs = (
        y_ptr
        + n_idx[:, None] * stride_yn
        + offs_n[None, :] * stride_yc
        + oh_idx[:, None] * stride_yh
        + ow_idx[:, None] * stride_yw
    )

    tl.store(y_ptrs, acc, mask=mask_m[:, None] & mask_n[None, :])


def fused_conv2d_mul_lrelu_gelu(x, weight, bias, multiplier, negative_slope=0.01):
    """
    x: [N, C_in, H_in, W_in] (float32, CUDA)
    weight: [C_out, C_in, K_h, K_w] (float32, CUDA)
    bias: [C_out] (float32, CUDA)
    multiplier: [C_out] or [C_out, 1, 1] (float32, CUDA)
    """
    assert x.is_cuda, "Input must be on CUDA"
    assert weight.is_cuda and bias.is_cuda and multiplier.is_cuda
    assert x.dtype == torch.float32, "Kernel currently assumes float32"

    N, C_in, H_in, W_in = x.shape
    C_out, C_in_w, K_h, K_w = weight.shape
    assert C_in == C_in_w, "Input channels must match"
    assert K_h == K_w, "Kernel assumed square kernels"

    # stride=1, padding=0, dilation=1 (valid convolution)
    H_out = H_in - K_h + 1
    W_out = W_in - K_w + 1
    assert H_out > 0 and W_out > 0, "Invalid output size"

    y = torch.empty((N, C_out, H_out, W_out), device=x.device, dtype=x.dtype)

    # Flatten multiplier to [C_out]
    if multiplier.dim() == 3:
        mult_flat = multiplier.view(-1)
    else:
        mult_flat = multiplier
    assert mult_flat.numel() == C_out

    P = N * H_out * W_out

    x_strides = x.stride()
    w_strides = weight.stride()
    y_strides = y.stride()

    def grid(meta):
        return (
            triton.cdiv(P, meta['BLOCK_M']),
            triton.cdiv(C_out, meta['BLOCK_N']),
        )

    conv2d_mul_lrelu_gelu_kernel[grid](
        x, weight, bias, mult_flat, y,
        N, C_out, H_out, W_out, P,
        x_strides[0], x_strides[1], x_strides[2], x_strides[3],
        w_strides[0], w_strides[1], w_strides[2], w_strides[3],
        y_strides[0], y_strides[1], y_strides[2], y_strides[3],
        negative_slope, 1.0 / float(torch.sqrt(torch.tensor(2.0, device=x.device))),
        C_IN=C_in, K_H=K_h, K_W=K_w,
    )

    return y


class ModelNew(nn.Module):
    """
    Triton-fused:
      Conv2d (valid, stride=1) -> channel-wise multiply -> LeakyReLU -> GELU
    Implemented as a high-performance GEMM-style convolution on Ada (4090).
    """

    def __init__(self, in_channels, out_channels, kernel_size, multiplier_shape):
        super(ModelNew, self).__init__()
        if isinstance(kernel_size, int):
            kh = kw = kernel_size
        else:
            kh, kw = kernel_size

        self.in_channels = in_channels
        self.out_channels = out_channels
        self.kernel_size = (kh, kw)

        self.weight = nn.Parameter(
            torch.randn(out_channels, in_channels, kh, kw)
        )
        self.bias = nn.Parameter(torch.randn(out_channels))
        self.multiplier = nn.Parameter(torch.randn(multiplier_shape))

        # Match default nn.LeakyReLU()
        self.negative_slope = 0.01

    def forward(self, x):
        return fused_conv2d_mul_lrelu_gelu(
            x, self.weight, self.bias, self.multiplier, self.negative_slope
        )
```

[NCU PROFILING METRICS]
{
  "conv2d_mul_lrelu_gelu_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 37.22,
    "launch__grid_size": 64516,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 16.59,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 23.8,
    "lts__t_sector_hit_rate.pct": 92.5
  }
}

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

TRITON API CONSTRAINTS (CRITICAL):
- Triton has NO: tl.tanh, tl.sigmoid, tl.gelu, tl.silu, tl.softmax, tl.mish

OUTPUT RULES (STRICT):
1. Follow this exact order:
   1. Imports: torch, torch.nn, triton, triton.language as tl
   2. @triton.jit decorated kernel function(s)
   3. Wrapper function(s) for grid calculation and kernel launch
   4. class ModelNew(nn.Module) that calls your kernels
2. Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
