// Seed: 2776502103
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    inout id_3,
    input logic id_4,
    output id_5,
    inout id_6,
    input logic id_7,
    input id_8,
    input logic id_9,
    input id_10,
    output id_11
);
  logic id_12, id_13;
  logic id_14 = 1;
  assign id_6 = (1) ? 1'h0 : id_9;
endmodule
