// Seed: 3004999964
module module_0 ();
  assign id_1 = ~id_1;
  wire id_2, id_3;
  wire id_4;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output tri0 id_2,
    input tri1 id_3,
    output wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wor id_7,
    output tri1 id_8,
    output tri0 id_9,
    input wor id_10,
    output supply0 id_11
);
  id_13(
      1'b0
  );
  xor primCall (id_11, id_13, id_3, id_5, id_6, id_7);
  module_0 modCall_1 ();
  wire id_14;
endmodule
