--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml seg7_hex.twx seg7_hex.ncd -o seg7_hex.twr seg7_hex.pcf

Design file:              seg7_hex.ncd
Physical constraint file: seg7_hex.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
digit<0>       |seg7<0>        |    6.515|
digit<0>       |seg7<1>        |    6.240|
digit<0>       |seg7<2>        |    7.162|
digit<0>       |seg7<3>        |    6.687|
digit<0>       |seg7<4>        |    7.404|
digit<0>       |seg7<5>        |    7.158|
digit<0>       |seg7<6>        |    7.309|
digit<1>       |seg7<0>        |    6.354|
digit<1>       |seg7<1>        |    6.117|
digit<1>       |seg7<2>        |    6.487|
digit<1>       |seg7<3>        |    6.488|
digit<1>       |seg7<4>        |    6.791|
digit<1>       |seg7<5>        |    6.977|
digit<1>       |seg7<6>        |    6.805|
digit<2>       |seg7<0>        |    6.221|
digit<2>       |seg7<1>        |    5.977|
digit<2>       |seg7<2>        |    6.747|
digit<2>       |seg7<3>        |    6.546|
digit<2>       |seg7<4>        |    6.853|
digit<2>       |seg7<5>        |    6.631|
digit<2>       |seg7<6>        |    6.922|
digit<3>       |seg7<0>        |    6.951|
digit<3>       |seg7<1>        |    6.649|
digit<3>       |seg7<2>        |    6.267|
digit<3>       |seg7<3>        |    6.241|
digit<3>       |seg7<4>        |    6.408|
digit<3>       |seg7<5>        |    6.706|
digit<3>       |seg7<6>        |    6.270|
---------------+---------------+---------+


Analysis completed Wed Jun 03 19:17:28 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



