Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: mojo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mojo_top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : mojo_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\FPGA\project\UART_test_0426\uart_tx.v" into library work
Parsing module <serial_tx>.
INFO:HDLCompiler:693 - "E:\FPGA\project\UART_test_0426\uart_tx.v" Line 14. parameter declaration becomes local in serial_tx with formal parameter declaration list
Analyzing Verilog file "E:\FPGA\project\UART_test_0426\uart_rx.v" into library work
Parsing module <serial_rx>.
INFO:HDLCompiler:693 - "E:\FPGA\project\UART_test_0426\uart_rx.v" Line 13. parameter declaration becomes local in serial_rx with formal parameter declaration list
Analyzing Verilog file "E:\FPGA\project\UART_test_0426\pwm.v" into library work
Parsing module <pwm>.
Analyzing Verilog file "E:\FPGA\project\UART_test_0426\src\mojo_top.v" into library work
Parsing module <mojo_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top>.

Elaborating module <serial_tx>.

Elaborating module <serial_rx>.

Elaborating module <pwm>.
WARNING:HDLCompiler:413 - "E:\FPGA\project\UART_test_0426\pwm.v" Line 28: Result of 6-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\FPGA\project\UART_test_0426\pwm.v" Line 97: Result of 6-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\FPGA\project\UART_test_0426\pwm.v" Line 102: Result of 6-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\FPGA\project\UART_test_0426\pwm.v" Line 107: Result of 6-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\FPGA\project\UART_test_0426\pwm.v" Line 112: Result of 6-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\FPGA\project\UART_test_0426\pwm.v" Line 117: Result of 6-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\FPGA\project\UART_test_0426\pwm.v" Line 122: Result of 6-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "E:\FPGA\project\UART_test_0426\pwm.v" Line 31: Assignment to direction ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "E:\FPGA\project\UART_test_0426\pwm.v" Line 131: Result of 28-bit expression is truncated to fit in 27-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top>.
    Related source file is "E:\FPGA\project\UART_test_0426\src\mojo_top.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 31
    Found 1-bit tristate buffer for signal <avr_rx> created at line 32
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 33
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 33
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 33
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 33
WARNING:Xst:737 - Found 1-bit latch for signal <motor<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <motor<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <motor<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <motor<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <motor<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <motor<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <motor<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <motor<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
	inferred   6 Tristate(s).
Unit <mojo_top> synthesized.

Synthesizing Unit <serial_tx>.
    Related source file is "E:\FPGA\project\UART_test_0426\uart_tx.v".
        CLK_PER_BIT = 5208
    Found 1-bit register for signal <tx_q>.
    Found 8-bit register for signal <data_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 13-bit register for signal <ctr_q>.
    Found 2-bit register for signal <state_q>.
    Found finite state machine <FSM_0> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_8_o_add_9_OUT> created at line 60.
    Found 13-bit adder for signal <ctr_q[12]_GND_8_o_add_15_OUT> created at line 69.
    Found 1-bit 7-to-1 multiplexer for signal <bit_ctr_q[2]_data_q[7]_Mux_6_o> created at line 56.
    Found 13-bit 4-to-1 multiplexer for signal <ctr_d> created at line 35.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx> synthesized.

Synthesizing Unit <serial_rx>.
    Related source file is "E:\FPGA\project\UART_test_0426\uart_rx.v".
        CLK_PER_BIT = 5208
    Found 3-bit register for signal <bit_ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found 13-bit register for signal <ctr_q>.
    Found finite state machine <FSM_1> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 13-bit adder for signal <ctr_q[12]_GND_9_o_add_7_OUT> created at line 54.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_9_o_add_9_OUT> created at line 57.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx> synthesized.

Synthesizing Unit <pwm>.
    Related source file is "E:\FPGA\project\UART_test_0426\pwm.v".
    Found 27-bit register for signal <ctr_q>.
    Found 27-bit adder for signal <ctr_d> created at line 131.
WARNING:Xst:737 - Found 1-bit latch for signal <pwmOut_left>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pwmOut_right>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit comparator greater for signal <_n0085> created at line 36
    Found 16-bit comparator greater for signal <ctr_q[19]_GND_10_o_LessThan_4_o> created at line 49
    Found 16-bit comparator greater for signal <ctr_q[19]_GND_10_o_LessThan_6_o> created at line 56
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred   3 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <pwm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 13-bit adder                                          : 2
 27-bit adder                                          : 1
 3-bit adder                                           : 2
# Registers                                            : 10
 1-bit register                                        : 3
 13-bit register                                       : 2
 27-bit register                                       : 1
 3-bit register                                        : 2
 8-bit register                                        : 2
# Latches                                              : 10
 1-bit latch                                           : 10
# Comparators                                          : 3
 16-bit comparator greater                             : 3
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 11
 1-bit 7-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 5
 13-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <data_q_1> (without init value) has a constant value of 1 in block <my_serial_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_q_2> (without init value) has a constant value of 1 in block <my_serial_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_q_3> (without init value) has a constant value of 1 in block <my_serial_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_q_5> (without init value) has a constant value of 1 in block <my_serial_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_q_0> of sequential type is unconnected in block <my_serial_tx>.
WARNING:Xst:2677 - Node <data_q_4> of sequential type is unconnected in block <my_serial_tx>.
WARNING:Xst:2677 - Node <data_q_6> of sequential type is unconnected in block <my_serial_tx>.
WARNING:Xst:2677 - Node <data_q_7> of sequential type is unconnected in block <my_serial_tx>.

Synthesizing (advanced) Unit <pwm>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <pwm> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx> synthesized (advanced).

Synthesizing (advanced) Unit <serial_tx>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_tx> synthesized (advanced).
WARNING:Xst:2677 - Node <data_q_0> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <data_q_4> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <data_q_6> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <data_q_7> of sequential type is unconnected in block <serial_tx>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 13-bit adder                                          : 2
# Counters                                             : 3
 27-bit up counter                                     : 1
 3-bit up counter                                      : 2
# Registers                                            : 41
 Flip-Flops                                            : 41
# Comparators                                          : 3
 16-bit comparator greater                             : 3
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 11
 1-bit 7-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 5
 13-bit 4-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <data_q_1> (without init value) has a constant value of 1 in block <serial_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_q_2> (without init value) has a constant value of 1 in block <serial_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_q_3> (without init value) has a constant value of 1 in block <serial_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_q_5> (without init value) has a constant value of 1 in block <serial_tx>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <my_serial_tx/FSM_0> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <my_serial_rx/FSM_1> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:2677 - Node <ctr_q_20> of sequential type is unconnected in block <pwm>.
WARNING:Xst:2677 - Node <ctr_q_21> of sequential type is unconnected in block <pwm>.
WARNING:Xst:2677 - Node <ctr_q_22> of sequential type is unconnected in block <pwm>.
WARNING:Xst:2677 - Node <ctr_q_23> of sequential type is unconnected in block <pwm>.
WARNING:Xst:2677 - Node <ctr_q_24> of sequential type is unconnected in block <pwm>.
WARNING:Xst:2677 - Node <ctr_q_25> of sequential type is unconnected in block <pwm>.
WARNING:Xst:2677 - Node <ctr_q_26> of sequential type is unconnected in block <pwm>.

Optimizing unit <mojo_top> ...

Optimizing unit <serial_tx> ...

Optimizing unit <serial_rx> ...

Optimizing unit <pwm> ...
WARNING:Xst:1294 - Latch <pwmOut_left> is equivalent to a wire in block <pwm>.
WARNING:Xst:1294 - Latch <pwmOut_right> is equivalent to a wire in block <pwm>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mojo_top, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 241
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 43
#      LUT2                        : 5
#      LUT3                        : 6
#      LUT4                        : 20
#      LUT5                        : 21
#      LUT6                        : 50
#      MUXCY                       : 43
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 46
# FlipFlops/Latches                : 75
#      FD                          : 25
#      FDR                         : 28
#      FDRE                        : 13
#      FDS                         : 1
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 3
#      OBUF                        : 11
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              75  out of  11440     0%  
 Number of Slice LUTs:                  149  out of   5720     2%  
    Number used as Logic:               149  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    158
   Number with an unused Flip Flop:      83  out of    158    52%  
   Number with an unused LUT:             9  out of    158     5%  
   Number of fully used LUT-FF pairs:    66  out of    158    41%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  21  out of    102    20%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
my_serial_rx/new_data_q            | NONE(motor_6)          | 8     |
clk                                | BUFGP                  | 67    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.807ns (Maximum Frequency: 208.030MHz)
   Minimum input arrival time before clock: 4.409ns
   Maximum output required time after clock: 9.659ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.807ns (frequency: 208.030MHz)
  Total number of paths / destination ports: 1315 / 79
-------------------------------------------------------------------------
Delay:               4.807ns (Levels of Logic = 3)
  Source:            my_serial_rx/ctr_q_1 (FF)
  Destination:       my_serial_rx/ctr_q_12 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: my_serial_rx/ctr_q_1 to my_serial_rx/ctr_q_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.525   1.221  my_serial_rx/ctr_q_1 (my_serial_rx/ctr_q_1)
     LUT6:I0->O           14   0.254   1.127  my_serial_rx/GND_9_o_GND_9_o_equal_9_o<12>_SW0 (N8)
     LUT6:I5->O           13   0.254   1.098  my_serial_rx/GND_9_o_GND_9_o_equal_9_o<12> (my_serial_rx/GND_9_o_GND_9_o_equal_9_o)
     LUT5:I4->O            1   0.254   0.000  my_serial_rx/Mmux_ctr_d15 (my_serial_rx/ctr_d<0>)
     FDRE:D                    0.074          my_serial_rx/ctr_q_0
    ----------------------------------------
    Total                      4.807ns (1.361ns logic, 3.446ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 44 / 44
-------------------------------------------------------------------------
Offset:              4.409ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       my_serial_tx/state_q_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to my_serial_tx/state_q_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             42   0.255   1.686  rst1_INV_0 (rst)
     FDS:S                     0.459          my_serial_tx/tx_q
    ----------------------------------------
    Total                      4.409ns (2.042ns logic, 2.367ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_serial_rx/new_data_q'
  Total number of paths / destination ports: 204 / 6
-------------------------------------------------------------------------
Offset:              9.659ns (Levels of Logic = 6)
  Source:            motor_4 (LATCH)
  Destination:       pwm_motor_left (PAD)
  Source Clock:      my_serial_rx/new_data_q falling

  Data Path: motor_4 to pwm_motor_left
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   1.112  motor_4 (motor_4)
     LUT5:I0->O            9   0.254   0.976  my_pwm/led_indicate[7]_GND_10_o_equal_10_o<7>11 (my_pwm/led_indicate[7]_GND_10_o_equal_10_o<7>1)
     LUT4:I3->O            5   0.254   1.271  my_pwm/led_indicate[7]_GND_10_o_equal_10_o<7>2 (my_pwm/led_indicate[7]_GND_10_o_equal_10_o)
     LUT5:I0->O            2   0.254   0.954  my_pwm/Mmux_led_indicate[7]_ctr_q[19]_Select_27_o12 (my_pwm/Mmux_led_indicate[7]_ctr_q[19]_Select_27_o11)
     LUT6:I3->O            1   0.235   0.000  my_pwm/Mmux_led_indicate[7]_ctr_q[19]_Select_27_o17_G (N92)
     MUXF7:I1->O           1   0.175   0.681  my_pwm/Mmux_led_indicate[7]_ctr_q[19]_Select_27_o17 (pwm_motor_left_OBUF)
     OBUF:I->O                 2.912          pwm_motor_left_OBUF (pwm_motor_left)
    ----------------------------------------
    Total                      9.659ns (4.665ns logic, 4.994ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 157 / 3
-------------------------------------------------------------------------
Offset:              9.504ns (Levels of Logic = 5)
  Source:            my_pwm/ctr_q_18 (FF)
  Destination:       pwm_motor_right (PAD)
  Source Clock:      clk rising

  Data Path: my_pwm/ctr_q_18 to pwm_motor_right
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   0.954  my_pwm/ctr_q_18 (my_pwm/ctr_q_18)
     LUT3:I0->O            5   0.235   1.296  my_pwm/ctr_q[19]_GND_10_o_LessThan_6_o231 (my_pwm/ctr_q[19]_GND_10_o_LessThan_6_o23)
     LUT6:I0->O            2   0.254   1.181  my_pwm/ctr_q[19]_GND_10_o_LessThan_6_o23 (my_pwm/ctr_q[19]_GND_10_o_LessThan_6_o)
     LUT6:I0->O            1   0.254   0.958  my_pwm/Mmux_led_indicate[7]_ctr_q[19]_Select_25_o22 (my_pwm/Mmux_led_indicate[7]_ctr_q[19]_Select_25_o21)
     LUT4:I0->O            1   0.254   0.681  my_pwm/Mmux_led_indicate[7]_ctr_q[19]_Select_25_o23 (pwm_motor_right_OBUF)
     OBUF:I->O                 2.912          pwm_motor_right_OBUF (pwm_motor_right)
    ----------------------------------------
    Total                      9.504ns (4.434ns logic, 5.070ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.807|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_serial_rx/new_data_q
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.364|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.10 secs
 
--> 

Total memory usage is 328720 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   50 (   0 filtered)
Number of infos    :    1 (   0 filtered)

