Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Oct 20 02:50:00 2024
| Host         : LAPTOP-D8D1P33S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file barrel_shifter_4bit_timing_summary_routed.rpt -pb barrel_shifter_4bit_timing_summary_routed.pb -rpx barrel_shifter_4bit_timing_summary_routed.rpx -warn_on_violation
| Design       : barrel_shifter_4bit
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i[3]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.932ns  (logic 3.284ns (55.367%)  route 2.648ns (44.633%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  i[3] (IN)
                         net (fo=0)                   0.000     0.000    i[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  i_IBUF[3]_inst/O
                         net (fo=4, routed)           1.232     2.020    i_IBUF[3]
    SLICE_X0Y4           LUT6 (Prop_lut6_I0_O)        0.053     2.073 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.415     3.488    y_OBUF[2]
    R16                  OBUF (Prop_obuf_I_O)         2.444     5.932 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.932    y[2]
    R16                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.817ns  (logic 3.315ns (56.980%)  route 2.503ns (43.020%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  i[0] (IN)
                         net (fo=0)                   0.000     0.000    i[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  i_IBUF[0]_inst/O
                         net (fo=4, routed)           1.250     2.052    i_IBUF[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I1_O)        0.053     2.105 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.252     3.357    y_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         2.460     5.817 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.817    y[0]
    N18                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i[1]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.809ns  (logic 3.312ns (57.024%)  route 2.496ns (42.976%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  i[1] (IN)
                         net (fo=0)                   0.000     0.000    i[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  i_IBUF[1]_inst/O
                         net (fo=4, routed)           1.132     1.950    i_IBUF[1]
    SLICE_X0Y4           LUT6 (Prop_lut6_I1_O)        0.053     2.003 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.365     3.368    y_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         2.441     5.809 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.809    y[1]
    R17                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i[0]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.787ns  (logic 3.299ns (57.008%)  route 2.488ns (42.992%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  i[0] (IN)
                         net (fo=0)                   0.000     0.000    i[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  i_IBUF[0]_inst/O
                         net (fo=4, routed)           1.099     1.900    i_IBUF[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I0_O)        0.053     1.953 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.389     3.342    y_OBUF[3]
    N17                  OBUF (Prop_obuf_I_O)         2.444     5.787 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.787    y[3]
    N17                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.367ns (66.614%)  route 0.685ns (33.386%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  s_IBUF[0]_inst/O
                         net (fo=4, routed)           0.369     0.419    s_IBUF[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I4_O)        0.028     0.447 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.316     0.763    y_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.289     2.052 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.052    y[0]
    N18                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.348ns (64.950%)  route 0.727ns (35.050%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  s_IBUF[0]_inst/O
                         net (fo=4, routed)           0.364     0.414    s_IBUF[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I4_O)        0.028     0.442 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.364     0.805    y_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         1.270     2.075 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.075    y[1]
    R17                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.394ns (65.760%)  route 0.726ns (34.240%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  s_IBUF[1]_inst/O
                         net (fo=4, routed)           0.338     0.431    s_IBUF[1]
    SLICE_X0Y4           LUT6 (Prop_lut6_I3_O)        0.028     0.459 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.388     0.847    y_OBUF[2]
    R16                  OBUF (Prop_obuf_I_O)         1.273     2.120 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.120    y[2]
    R16                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i[3]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.354ns (63.394%)  route 0.782ns (36.606%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  i[3] (IN)
                         net (fo=0)                   0.000     0.000    i[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 r  i_IBUF[3]_inst/O
                         net (fo=4, routed)           0.396     0.448    i_IBUF[3]
    SLICE_X0Y4           LUT6 (Prop_lut6_I1_O)        0.028     0.476 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.385     0.861    y_OBUF[3]
    N17                  OBUF (Prop_obuf_I_O)         1.274     2.135 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.135    y[3]
    N17                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------





