
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037484                       # Number of seconds simulated
sim_ticks                                 37484109567                       # Number of ticks simulated
final_tick                               567048489504                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 261030                       # Simulator instruction rate (inst/s)
host_op_rate                                   336133                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2257709                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927884                       # Number of bytes of host memory used
host_seconds                                 16602.72                       # Real time elapsed on the host
sim_insts                                  4333812178                       # Number of instructions simulated
sim_ops                                    5580726314                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3033984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2381440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1106560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1658496                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8187264                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2634240                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2634240                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23703                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18605                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8645                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12957                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 63963                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20580                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20580                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        37563                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     80940538                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     63531988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47807                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     29520776                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44392                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     44245309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               218419594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        37563                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47807                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44392                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             180983                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          70276179                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               70276179                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          70276179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        37563                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     80940538                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     63531988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     29520776                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44392                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     44245309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              288695773                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                89889952                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31037666                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25465301                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019407                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12914426                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12087843                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3156649                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86983                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32029115                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170451759                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31037666                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15244492                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36619086                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10829203                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8672258                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15666635                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805471                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86098560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.432878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.317636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        49479474     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3660542      4.25%     61.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3194658      3.71%     65.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3442723      4.00%     69.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3003858      3.49%     72.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1565783      1.82%     74.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1025887      1.19%     75.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2715480      3.15%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18010155     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86098560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.345285                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.896227                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33701809                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8247536                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34826426                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       551140                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8771640                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079295                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6624                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202135822                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51129                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8771640                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35377248                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4467953                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1043745                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33667407                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2770559                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195272858                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11201                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1744711                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749376                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           62                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271284094                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910490949                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910490949                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103024830                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33476                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17425                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7315389                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19249719                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10030480                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241571                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2981030                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184102108                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33430                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147838234                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       289744                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61208559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    187027836                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1386                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86098560                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.717081                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906111                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31853804     37.00%     37.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17944843     20.84%     57.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11882002     13.80%     71.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7618668      8.85%     80.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7578946      8.80%     89.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4426966      5.14%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3387683      3.93%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       748513      0.87%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       657135      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86098560                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083405     70.10%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202279     13.09%     83.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259796     16.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121618559     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017014      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15732423     10.64%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8454216      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147838234                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.644658                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545522                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010454                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    383610290                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245345131                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143683686                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149383756                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261434                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7037590                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          462                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1045                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2288807                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          569                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8771640                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3677986                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164412                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184135538                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       294576                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19249719                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10030480                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17408                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        117472                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6688                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1045                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1231971                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1134431                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2366402                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145249250                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14785879                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2588980                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22991851                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588035                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8205972                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.615856                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143827596                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143683686                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93731117                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261878482                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.598440                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357918                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61717483                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043913                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77326920                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.583173                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.159089                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32003776     41.39%     41.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20466172     26.47%     67.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8389565     10.85%     78.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4295604      5.56%     84.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3674574      4.75%     89.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1800342      2.33%     91.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1989640      2.57%     93.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006016      1.30%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3701231      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77326920                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3701231                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257765092                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          377058789                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43931                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3791392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.898900                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.898900                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.112471                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.112471                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655764807                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197092993                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189574858                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                89889952                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31170392                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27261581                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1970075                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15689875                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15011277                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2237927                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62255                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36778253                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173499608                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31170392                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17249204                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35717929                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9676022                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4781620                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18130123                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       780299                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84972538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.349802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.165956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49254609     57.97%     57.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1766059      2.08%     60.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3242886      3.82%     63.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3034646      3.57%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5013742      5.90%     73.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5212859      6.13%     79.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1231744      1.45%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          924811      1.09%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15291182     18.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84972538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.346762                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.930134                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37945772                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4632778                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34567841                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137102                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7689044                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3381126                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5674                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     194060386                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1390                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7689044                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39537079                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1924716                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       491806                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33101551                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2228341                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188975178                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        752098                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       915012                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250794466                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    860137651                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    860137651                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163457878                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87336575                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22257                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10882                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5930838                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29145896                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6313765                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104359                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2129320                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178901649                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21742                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151078488                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199937                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53479328                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146994798                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84972538                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777968                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.839230                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29678020     34.93%     34.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15790517     18.58%     53.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13784060     16.22%     69.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8409817      9.90%     79.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8810980     10.37%     90.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5192984      6.11%     96.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2280566      2.68%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       606588      0.71%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       419006      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84972538                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         592368     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        191012     21.37%     87.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110496     12.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118458852     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1188329      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10862      0.01%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26059229     17.25%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5361216      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151078488                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.680705                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             893876                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005917                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388223325                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    232403207                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146174227                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151972364                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368487                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8302934                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          913                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          489                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1543685                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7689044                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1242657                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        68258                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178923395                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       209420                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29145896                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6313765                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10882                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33326                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          274                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          489                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1052744                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1157028                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2209772                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148273745                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25053252                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2804741                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30283837                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22417112                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5230585                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.649503                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146336731                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146174227                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89796848                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218992970                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.626146                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410044                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109868300                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124770172                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54153953                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21720                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1975301                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77283494                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.614448                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.317353                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35798877     46.32%     46.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16273328     21.06%     67.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9115484     11.79%     79.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3080581      3.99%     83.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2956205      3.83%     86.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1232874      1.60%     88.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3307639      4.28%     92.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       958939      1.24%     94.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4559567      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77283494                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109868300                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124770172                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25613038                       # Number of memory references committed
system.switch_cpus1.commit.loads             20842958                       # Number of loads committed
system.switch_cpus1.commit.membars              10860                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19543073                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108905046                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1683118                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4559567                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           251648052                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          365543626                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4917414                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109868300                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124770172                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109868300                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.818161                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.818161                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.222253                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.222253                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       686027195                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191525192                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      200155280                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21720                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                89889952                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32421668                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26431909                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2164064                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13698968                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12671578                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3494461                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96164                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32432651                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             178103906                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32421668                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16166039                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39564886                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11506917                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5984302                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16009716                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1048601                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     87298032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.528385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.290293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47733146     54.68%     54.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2616552      3.00%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4895014      5.61%     63.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4872144      5.58%     68.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3026541      3.47%     72.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2405161      2.76%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1506918      1.73%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1413886      1.62%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18828670     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     87298032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360682                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.981355                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33819571                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5921375                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         38007768                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       233378                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9315933                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5484830                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     213693556                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1366                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9315933                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36273884                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1047836                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1508436                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35739681                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3412256                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     206067571                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           60                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1420494                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1043944                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    289332233                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    961399846                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    961399846                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178944018                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       110388190                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36706                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17620                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9493524                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19067973                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9739904                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       121419                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3329691                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         194274217                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35240                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        154742269                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       302515                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65708394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    201020057                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     87298032                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.772575                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896699                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30176434     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18890948     21.64%     56.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12467270     14.28%     70.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8180597      9.37%     79.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8617834      9.87%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4162578      4.77%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3290119      3.77%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       747966      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       764286      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     87298032                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         965328     72.49%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        184090     13.82%     86.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       182250     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    129433694     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2078722      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17619      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14967047      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8245187      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     154742269                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.721463                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1331668                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008606                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    398416750                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    260018186                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    151206044                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     156073937                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       483168                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7402731                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          335                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2350132                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9315933                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         538070                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        92716                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    194309460                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       386281                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19067973                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9739904                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17620                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72602                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          335                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1352780                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1203662                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2556442                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    152694529                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14282674                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2047737                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22331574                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21652448                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8048900                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.698683                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             151253101                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            151206044                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96371871                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        276585553                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.682124                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348434                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104216344                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128320499                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65989442                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35240                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2190255                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77982099                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645512                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.147014                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29823497     38.24%     38.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21740877     27.88%     66.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9036008     11.59%     77.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4504049      5.78%     83.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4490959      5.76%     89.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1814246      2.33%     91.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1821853      2.34%     93.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       975605      1.25%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3775005      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77982099                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104216344                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128320499                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19055014                       # Number of memory references committed
system.switch_cpus2.commit.loads             11665242                       # Number of loads committed
system.switch_cpus2.commit.membars              17620                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18521692                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115606838                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2646553                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3775005                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           268517035                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          397941808                       # The number of ROB writes
system.switch_cpus2.timesIdled                  34188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2591920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104216344                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128320499                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104216344                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.862532                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.862532                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.159377                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.159377                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       685928323                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      210037037                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      196302782                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35240                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                89889952                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31719976                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25817383                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2119076                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13532466                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12506505                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3263134                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93561                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35062039                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173246359                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31719976                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15769639                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36404938                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10871790                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6419584                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17139296                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       852675                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     86602909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.463718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.291418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        50197971     57.96%     57.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1968054      2.27%     60.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2564202      2.96%     63.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3853517      4.45%     67.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3745579      4.33%     71.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2848873      3.29%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1691379      1.95%     77.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2533472      2.93%     80.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17199862     19.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     86602909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.352876                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.927316                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36219598                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6298783                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35093981                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       274468                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8716078                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5370341                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     207262370                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1344                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8716078                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38141189                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1086456                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2416434                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33401443                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2841303                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     201224668                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1015                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1229055                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       890831                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           46                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    280407583                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    937094870                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    937094870                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174380961                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       106026589                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42662                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        24049                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8033827                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18645480                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9879768                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       192303                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3380694                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         187026239                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40507                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150656254                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       280036                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60784224                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    184886663                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6463                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     86602909                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.739621                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894992                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30607494     35.34%     35.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18870873     21.79%     57.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12224921     14.12%     71.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8284339      9.57%     80.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7751430      8.95%     89.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4142427      4.78%     94.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3046030      3.52%     98.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       914673      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       760722      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86602909                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         740173     69.24%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             7      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        152409     14.26%     83.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       176406     16.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125373655     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2129266      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17022      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14870760      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8265551      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150656254                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.676008                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1068995                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007096                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    389264444                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    247851822                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146435572                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151725249                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       512296                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7138444                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2358                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          897                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2504312                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          598                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8716078                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         650480                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99960                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    187066751                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1288469                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18645480                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9879768                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23485                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75719                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          897                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1297975                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1193809                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2491784                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147780565                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14000512                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2875685                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22086174                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20699756                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8085662                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.644017                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146473977                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146435572                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94092547                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        264217856                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.629054                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356117                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102125625                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125516558                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61550427                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2154050                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     77886831                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.611525                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.146425                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     30523167     39.19%     39.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22154403     28.44%     67.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8150655     10.46%     78.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4671317      6.00%     84.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3902507      5.01%     89.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1946505      2.50%     91.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1892651      2.43%     94.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       816573      1.05%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3829053      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     77886831                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102125625                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125516558                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18882479                       # Number of memory references committed
system.switch_cpus3.commit.loads             11507023                       # Number of loads committed
system.switch_cpus3.commit.membars              17022                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18002064                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113136037                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2561032                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3829053                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           261124763                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          382854643                       # The number of ROB writes
system.switch_cpus3.timesIdled                  34123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3287043                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102125625                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125516558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102125625                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.880190                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.880190                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.136118                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.136118                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       665019388                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      202269624                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191425712                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34044                       # number of misc regfile writes
system.l20.replacements                         23714                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          550519                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27810                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.795721                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.552225                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.585032                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3116.738141                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           976.124602                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000379                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000387                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.760922                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.238312                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        72599                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  72599                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15291                       # number of Writeback hits
system.l20.Writeback_hits::total                15291                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        72599                       # number of demand (read+write) hits
system.l20.demand_hits::total                   72599                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        72599                       # number of overall hits
system.l20.overall_hits::total                  72599                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        23703                       # number of ReadReq misses
system.l20.ReadReq_misses::total                23714                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        23703                       # number of demand (read+write) misses
system.l20.demand_misses::total                 23714                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        23703                       # number of overall misses
system.l20.overall_misses::total                23714                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1511207                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3986620276                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3988131483                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1511207                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3986620276                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3988131483                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1511207                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3986620276                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3988131483                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96302                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96313                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15291                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15291                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96302                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96313                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96302                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96313                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.246132                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.246218                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.246132                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.246218                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.246132                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.246218                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 137382.454545                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 168190.536050                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 168176.245382                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 137382.454545                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 168190.536050                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 168176.245382                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 137382.454545                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 168190.536050                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 168176.245382                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4704                       # number of writebacks
system.l20.writebacks::total                     4704                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        23703                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           23714                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        23703                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            23714                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        23703                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           23714                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1386577                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3716699388                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3718085965                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1386577                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3716699388                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3718085965                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1386577                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3716699388                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3718085965                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.246132                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.246218                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.246132                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.246218                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.246132                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.246218                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 126052.454545                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 156802.910518                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 156788.646580                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 126052.454545                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 156802.910518                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 156788.646580                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 126052.454545                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 156802.910518                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 156788.646580                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18621                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          155170                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22717                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.830567                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           67.775165                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.645212                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3210.116105                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           815.463518                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016547                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000646                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.783720                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.199088                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35730                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35730                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9228                       # number of Writeback hits
system.l21.Writeback_hits::total                 9228                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35730                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35730                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35730                       # number of overall hits
system.l21.overall_hits::total                  35730                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18605                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18620                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18605                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18620                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18605                       # number of overall misses
system.l21.overall_misses::total                18620                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2287996                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2847135833                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2849423829                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2287996                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2847135833                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2849423829                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2287996                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2847135833                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2849423829                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54335                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54350                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9228                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9228                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54335                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54350                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54335                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54350                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.342413                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.342594                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.342413                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.342594                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.342413                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.342594                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 153030.681698                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 153030.280827                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 153030.681698                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 153030.280827                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 153030.681698                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 153030.280827                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2901                       # number of writebacks
system.l21.writebacks::total                     2901                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18605                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18620                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18605                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18620                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18605                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18620                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2630117027                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2632228323                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2630117027                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2632228323                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2630117027                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2632228323                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.342413                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.342594                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.342413                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.342594                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.342413                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.342594                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141366.139586                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 141365.645704                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 141366.139586                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 141365.645704                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 141366.139586                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 141365.645704                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8662                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          293743                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12758                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.024220                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           84.418579                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.087630                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2531.352873                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1476.140919                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020610                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000998                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.618006                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.360386                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        31952                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31952                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10180                       # number of Writeback hits
system.l22.Writeback_hits::total                10180                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        31952                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31952                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        31952                       # number of overall hits
system.l22.overall_hits::total                  31952                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8645                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8659                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8645                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8659                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8645                       # number of overall misses
system.l22.overall_misses::total                 8659                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1947536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1396043577                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1397991113                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1947536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1396043577                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1397991113                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1947536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1396043577                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1397991113                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40597                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40611                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10180                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10180                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40597                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40611                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40597                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40611                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.212947                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.213218                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.212947                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.213218                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.212947                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.213218                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 161485.665356                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 161449.487585                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 161485.665356                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 161449.487585                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 161485.665356                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 161449.487585                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4639                       # number of writebacks
system.l22.writebacks::total                     4639                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8645                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8659                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8645                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8659                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8645                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8659                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1297456473                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1299245389                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1297456473                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1299245389                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1297456473                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1299245389                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.212947                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.213218                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.212947                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.213218                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.212947                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.213218                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 150081.720416                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 150045.662201                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 150081.720416                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 150045.662201                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 150081.720416                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 150045.662201                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         12972                       # number of replacements
system.l23.tagsinuse                      4095.971192                       # Cycle average of tags in use
system.l23.total_refs                          393000                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17068                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.025545                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           88.145464                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     2.951111                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2750.120884                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1254.753733                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021520                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000720                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.671416                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.306336                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        40375                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40375                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           23890                       # number of Writeback hits
system.l23.Writeback_hits::total                23890                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        40375                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40375                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        40375                       # number of overall hits
system.l23.overall_hits::total                  40375                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        12950                       # number of ReadReq misses
system.l23.ReadReq_misses::total                12963                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            7                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        12957                       # number of demand (read+write) misses
system.l23.demand_misses::total                 12970                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        12957                       # number of overall misses
system.l23.overall_misses::total                12970                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3243249                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1911327226                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1914570475                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       827921                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       827921                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3243249                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1912155147                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1915398396                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3243249                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1912155147                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1915398396                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53325                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53338                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        23890                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            23890                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            7                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                7                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53332                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53345                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53332                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53345                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.242850                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.243035                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.242950                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.243134                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.242950                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.243134                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147592.835985                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 147695.014657                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 118274.428571                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 118274.428571                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147576.996759                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 147679.136160                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147576.996759                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 147679.136160                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8336                       # number of writebacks
system.l23.writebacks::total                     8336                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        12950                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           12963                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            7                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        12957                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            12970                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        12957                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           12970                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1763502876                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1766597592                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       747642                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       747642                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1764250518                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1767345234                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1764250518                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1767345234                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242850                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.243035                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.242950                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.243134                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.242950                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.243134                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 136177.828263                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 136279.996297                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       106806                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       106806                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 136161.960176                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 136264.088975                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 136161.960176                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 136264.088975                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996462                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015674285                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843329.010889                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15666624                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15666624                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15666624                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15666624                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15666624                       # number of overall hits
system.cpu0.icache.overall_hits::total       15666624                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1562577                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1562577                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1562577                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1562577                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1562577                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1562577                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15666635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15666635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15666635                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15666635                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15666635                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15666635                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 142052.454545                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 142052.454545                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 142052.454545                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 142052.454545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 142052.454545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 142052.454545                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1522207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1522207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1522207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1522207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1522207                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1522207                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 138382.454545                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 138382.454545                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 138382.454545                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 138382.454545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 138382.454545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 138382.454545                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96302                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191881907                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96558                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1987.219153                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.486008                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.513992                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915961                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084039                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11617889                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11617889                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709400                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709400                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16774                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16774                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19327289                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19327289                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19327289                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19327289                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       362523                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       362523                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          125                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          125                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       362648                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        362648                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       362648                       # number of overall misses
system.cpu0.dcache.overall_misses::total       362648                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20556746530                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20556746530                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     14632030                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     14632030                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20571378560                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20571378560                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20571378560                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20571378560                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11980412                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11980412                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19689937                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19689937                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19689937                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19689937                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030260                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030260                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018418                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018418                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018418                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018418                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56704.668476                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56704.668476                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 117056.240000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 117056.240000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56725.470870                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56725.470870                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56725.470870                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56725.470870                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15291                       # number of writebacks
system.cpu0.dcache.writebacks::total            15291                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       266221                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       266221                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          125                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       266346                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       266346                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       266346                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       266346                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96302                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96302                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96302                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96302                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96302                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96302                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4584281854                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4584281854                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4584281854                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4584281854                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4584281854                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4584281854                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008038                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008038                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004891                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004891                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004891                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004891                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47603.184295                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47603.184295                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 47603.184295                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 47603.184295                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 47603.184295                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47603.184295                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993820                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929596097                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715121.950185                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993820                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18130107                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18130107                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18130107                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18130107                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18130107                       # number of overall hits
system.cpu1.icache.overall_hits::total       18130107                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2461511                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2461511                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2461511                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2461511                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2461511                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2461511                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18130123                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18130123                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18130123                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18130123                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18130123                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18130123                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153844.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153844.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153844.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2323010                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2323010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2323010                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 154867.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54335                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232484414                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54591                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4258.658277                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.101255                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.898745                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828521                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171479                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22745129                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22745129                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4748340                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4748340                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10881                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10881                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10860                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10860                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27493469                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27493469                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27493469                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27493469                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       183346                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       183346                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       183346                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        183346                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       183346                       # number of overall misses
system.cpu1.dcache.overall_misses::total       183346                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18381190271                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18381190271                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18381190271                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18381190271                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18381190271                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18381190271                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22928475                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22928475                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4748340                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4748340                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10860                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10860                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27676815                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27676815                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27676815                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27676815                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007996                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007996                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006625                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006625                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006625                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006625                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100254.111194                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100254.111194                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100254.111194                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100254.111194                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100254.111194                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100254.111194                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9228                       # number of writebacks
system.cpu1.dcache.writebacks::total             9228                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       129011                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       129011                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       129011                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       129011                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       129011                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       129011                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54335                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54335                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54335                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54335                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54335                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54335                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3115941379                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3115941379                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3115941379                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3115941379                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3115941379                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3115941379                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57346.855231                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57346.855231                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 57346.855231                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57346.855231                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 57346.855231                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57346.855231                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997807                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018969573                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2200798.213823                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997807                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16009699                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16009699                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16009699                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16009699                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16009699                       # number of overall hits
system.cpu2.icache.overall_hits::total       16009699                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2706190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2706190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16009716                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16009716                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16009716                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16009716                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16009716                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16009716                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40597                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170388297                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40853                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4170.765843                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.900647                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.099353                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905862                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094138                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10898181                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10898181                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7355112                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7355112                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17620                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17620                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17620                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17620                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18253293                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18253293                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18253293                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18253293                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       104905                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       104905                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       104905                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        104905                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       104905                       # number of overall misses
system.cpu2.dcache.overall_misses::total       104905                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7053679732                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7053679732                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7053679732                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7053679732                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7053679732                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7053679732                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11003086                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11003086                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7355112                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7355112                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17620                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17620                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18358198                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18358198                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18358198                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18358198                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009534                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009534                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005714                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005714                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005714                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005714                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 67238.737258                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 67238.737258                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 67238.737258                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 67238.737258                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 67238.737258                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 67238.737258                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10180                       # number of writebacks
system.cpu2.dcache.writebacks::total            10180                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64308                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64308                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64308                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64308                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64308                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64308                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40597                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40597                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40597                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40597                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40597                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40597                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1607268279                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1607268279                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1607268279                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1607268279                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1607268279                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1607268279                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002211                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002211                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39590.814075                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39590.814075                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 39590.814075                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39590.814075                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 39590.814075                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39590.814075                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996896                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020362700                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2057182.862903                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996896                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17139279                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17139279                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17139279                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17139279                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17139279                       # number of overall hits
system.cpu3.icache.overall_hits::total       17139279                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4589248                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4589248                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4589248                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4589248                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4589248                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4589248                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17139296                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17139296                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17139296                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17139296                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17139296                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17139296                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 269955.764706                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 269955.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 269955.764706                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3264395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3264395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3264395                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 251107.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53332                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174490776                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53588                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3256.153915                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.236515                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.763485                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911080                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088920                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10649992                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10649992                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7336580                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7336580                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18021                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18021                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17022                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17022                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17986572                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17986572                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17986572                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17986572                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134825                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134825                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3801                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3801                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       138626                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        138626                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       138626                       # number of overall misses
system.cpu3.dcache.overall_misses::total       138626                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   9004947349                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9004947349                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    505576362                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    505576362                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   9510523711                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9510523711                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   9510523711                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9510523711                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10784817                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10784817                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7340381                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7340381                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18021                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18021                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17022                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17022                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18125198                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18125198                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18125198                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18125198                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012501                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012501                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000518                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000518                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007648                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007648                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007648                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007648                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 66789.893187                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 66789.893187                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 133011.408051                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 133011.408051                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 68605.627451                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 68605.627451                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 68605.627451                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 68605.627451                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2718058                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             24                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 113252.416667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23890                       # number of writebacks
system.cpu3.dcache.writebacks::total            23890                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81500                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81500                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3794                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3794                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85294                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85294                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85294                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85294                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53325                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53325                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            7                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53332                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53332                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53332                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53332                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2252929133                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2252929133                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       834921                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       834921                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2253764054                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2253764054                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2253764054                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2253764054                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 42249.022654                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42249.022654                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 119274.428571                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 119274.428571                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 42259.132491                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42259.132491                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 42259.132491                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42259.132491                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
