vendor_name = ModelSim
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08/ULASomaSub.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08/somaConstante.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08/registradorGenerico.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08/muxGenerico4x1.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08/muxGenerico2x1.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08/memoriaROM.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08/memoriaRAM.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08/logicaLED.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08/logicaDesvio.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08/flipFlop.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08/edgeDetector.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08/decoderGeneric.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08/decoder3x8.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08/CPU.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08/Aula08.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08/logicaDisplay.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08/conversorHex7Seg.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08/display7Seg.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08/db/Aula08.cbx.xml
design_name = Aula08
instance = comp, \LEDR[0]~output\, LEDR[0]~output, Aula08, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, Aula08, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, Aula08, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, Aula08, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, Aula08, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, Aula08, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, Aula08, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, Aula08, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, Aula08, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, Aula08, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, Aula08, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, Aula08, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, Aula08, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, Aula08, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, Aula08, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, Aula08, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, Aula08, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, Aula08, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, Aula08, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, Aula08, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, Aula08, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, Aula08, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, Aula08, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, Aula08, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, Aula08, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, Aula08, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, Aula08, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, Aula08, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, Aula08, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, Aula08, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, Aula08, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, Aula08, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, Aula08, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, Aula08, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, Aula08, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, Aula08, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, Aula08, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, Aula08, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, Aula08, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, Aula08, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, Aula08, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, Aula08, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, Aula08, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, Aula08, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, Aula08, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, Aula08, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, Aula08, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, Aula08, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, Aula08, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, Aula08, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, Aula08, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, Aula08, 1
instance = comp, \CLOCK~input\, CLOCK~input, Aula08, 1
instance = comp, \CPU|incrementaPC|Add0~1\, CPU|incrementaPC|Add0~1, Aula08, 1
instance = comp, \ROM|memROM~0\, ROM|memROM~0, Aula08, 1
instance = comp, \CPU|incrementaPC|Add0~17\, CPU|incrementaPC|Add0~17, Aula08, 1
instance = comp, \CPU|incrementaPC|Add0~21\, CPU|incrementaPC|Add0~21, Aula08, 1
instance = comp, \ROM|memROM~7\, ROM|memROM~7, Aula08, 1
instance = comp, \ROM|memROM~12\, ROM|memROM~12, Aula08, 1
instance = comp, \ROM|memROM~9\, ROM|memROM~9, Aula08, 1
instance = comp, \ROM|memROM~10\, ROM|memROM~10, Aula08, 1
instance = comp, \ROM|memROM~11\, ROM|memROM~11, Aula08, 1
instance = comp, \CPU|DECODER|Equal10~2\, CPU|DECODER|Equal10~2, Aula08, 1
instance = comp, \CPU|PC|DOUT[5]\, CPU|PC|DOUT[5], Aula08, 1
instance = comp, \CPU|incrementaPC|Add0~25\, CPU|incrementaPC|Add0~25, Aula08, 1
instance = comp, \~GND\, ~GND, Aula08, 1
instance = comp, \CPU|PC|DOUT[6]\, CPU|PC|DOUT[6], Aula08, 1
instance = comp, \CPU|incrementaPC|Add0~29\, CPU|incrementaPC|Add0~29, Aula08, 1
instance = comp, \CPU|PC|DOUT[7]\, CPU|PC|DOUT[7], Aula08, 1
instance = comp, \ROM|memROM~1\, ROM|memROM~1, Aula08, 1
instance = comp, \CPU|incrementaPC|Add0~33\, CPU|incrementaPC|Add0~33, Aula08, 1
instance = comp, \CPU|PC|DOUT[8]\, CPU|PC|DOUT[8], Aula08, 1
instance = comp, \ROM|memROM~2\, ROM|memROM~2, Aula08, 1
instance = comp, \CPU|PC|DOUT[0]\, CPU|PC|DOUT[0], Aula08, 1
instance = comp, \CPU|incrementaPC|Add0~5\, CPU|incrementaPC|Add0~5, Aula08, 1
instance = comp, \ROM|memROM~3\, ROM|memROM~3, Aula08, 1
instance = comp, \ROM|memROM~4\, ROM|memROM~4, Aula08, 1
instance = comp, \CPU|PC|DOUT[1]\, CPU|PC|DOUT[1], Aula08, 1
instance = comp, \CPU|incrementaPC|Add0~9\, CPU|incrementaPC|Add0~9, Aula08, 1
instance = comp, \ROM|memROM~5\, ROM|memROM~5, Aula08, 1
instance = comp, \ROM|memROM~6\, ROM|memROM~6, Aula08, 1
instance = comp, \CPU|PC|DOUT[2]\, CPU|PC|DOUT[2], Aula08, 1
instance = comp, \CPU|incrementaPC|Add0~13\, CPU|incrementaPC|Add0~13, Aula08, 1
instance = comp, \CPU|PC|DOUT[3]\, CPU|PC|DOUT[3], Aula08, 1
instance = comp, \CPU|PC|DOUT[4]\, CPU|PC|DOUT[4], Aula08, 1
instance = comp, \ROM|memROM~8\, ROM|memROM~8, Aula08, 1
instance = comp, \CPU|DECODER|Equal10~0\, CPU|DECODER|Equal10~0, Aula08, 1
instance = comp, \ROM|memROM~13\, ROM|memROM~13, Aula08, 1
instance = comp, \RAM|ram~543\, RAM|ram~543, Aula08, 1
instance = comp, \RAM|ram~544\, RAM|ram~544, Aula08, 1
instance = comp, \RAM|ram~15\, RAM|ram~15, Aula08, 1
instance = comp, \RAM|ram~545\, RAM|ram~545, Aula08, 1
instance = comp, \RAM|ram~23\, RAM|ram~23, Aula08, 1
instance = comp, \RAM|ram~546\, RAM|ram~546, Aula08, 1
instance = comp, \RAM|ram~47\, RAM|ram~47, Aula08, 1
instance = comp, \RAM|ram~547\, RAM|ram~547, Aula08, 1
instance = comp, \RAM|ram~55\, RAM|ram~55, Aula08, 1
instance = comp, \RAM|ram~527\, RAM|ram~527, Aula08, 1
instance = comp, \RAM|ram~548\, RAM|ram~548, Aula08, 1
instance = comp, \RAM|ram~31\, RAM|ram~31, Aula08, 1
instance = comp, \RAM|ram~549\, RAM|ram~549, Aula08, 1
instance = comp, \RAM|ram~39\, RAM|ram~39, Aula08, 1
instance = comp, \RAM|ram~550\, RAM|ram~550, Aula08, 1
instance = comp, \RAM|ram~63\, RAM|ram~63, Aula08, 1
instance = comp, \RAM|ram~551\, RAM|ram~551, Aula08, 1
instance = comp, \RAM|ram~71\, RAM|ram~71, Aula08, 1
instance = comp, \RAM|ram~528\, RAM|ram~528, Aula08, 1
instance = comp, \RAM|ram~529\, RAM|ram~529, Aula08, 1
instance = comp, \CPU|ULA1|Add0~1\, CPU|ULA1|Add0~1, Aula08, 1
instance = comp, \CPU|DECODER|saida~0\, CPU|DECODER|saida~0, Aula08, 1
instance = comp, \CPU|ULA1|Add1~18\, CPU|ULA1|Add1~18, Aula08, 1
instance = comp, \CPU|ULA1|Add1~1\, CPU|ULA1|Add1~1, Aula08, 1
instance = comp, \CPU|ULA1|saida[0]~0\, CPU|ULA1|saida[0]~0, Aula08, 1
instance = comp, \CPU|DECODER|Equal10~1\, CPU|DECODER|Equal10~1, Aula08, 1
instance = comp, \CPU|DECODER|saida~1\, CPU|DECODER|saida~1, Aula08, 1
instance = comp, \CPU|REGA|DOUT[0]\, CPU|REGA|DOUT[0], Aula08, 1
instance = comp, \DECODER_ENDERECOS|Equal7~0\, DECODER_ENDERECOS|Equal7~0, Aula08, 1
instance = comp, \DECODER_ENDERECOS|Equal7~1\, DECODER_ENDERECOS|Equal7~1, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|REG|DOUT[0]\, LOGICADISPLAYS|DISPLAY0|REG|DOUT[0], Aula08, 1
instance = comp, \RAM|ram~18\, RAM|ram~18, Aula08, 1
instance = comp, \RAM|ram~34\, RAM|ram~34, Aula08, 1
instance = comp, \RAM|ram~530\, RAM|ram~530, Aula08, 1
instance = comp, \RAM|ram~50\, RAM|ram~50, Aula08, 1
instance = comp, \RAM|ram~66\, RAM|ram~66, Aula08, 1
instance = comp, \RAM|ram~531\, RAM|ram~531, Aula08, 1
instance = comp, \RAM|ram~26\, RAM|ram~26, Aula08, 1
instance = comp, \RAM|ram~42\, RAM|ram~42, Aula08, 1
instance = comp, \RAM|ram~532\, RAM|ram~532, Aula08, 1
instance = comp, \RAM|ram~58\, RAM|ram~58, Aula08, 1
instance = comp, \RAM|ram~74\, RAM|ram~74, Aula08, 1
instance = comp, \RAM|ram~533\, RAM|ram~533, Aula08, 1
instance = comp, \RAM|ram~534\, RAM|ram~534, Aula08, 1
instance = comp, \ROM|memROM~15\, ROM|memROM~15, Aula08, 1
instance = comp, \ROM|memROM~14\, ROM|memROM~14, Aula08, 1
instance = comp, \CPU|ULA1|Add0~9\, CPU|ULA1|Add0~9, Aula08, 1
instance = comp, \CPU|ULA1|Add1~9\, CPU|ULA1|Add1~9, Aula08, 1
instance = comp, \CPU|ULA1|saida[1]~2\, CPU|ULA1|saida[1]~2, Aula08, 1
instance = comp, \CPU|REGA|DOUT[1]\, CPU|REGA|DOUT[1], Aula08, 1
instance = comp, \RAM|ram~16\, RAM|ram~16, Aula08, 1
instance = comp, \RAM|ram~32\, RAM|ram~32, Aula08, 1
instance = comp, \RAM|ram~535\, RAM|ram~535, Aula08, 1
instance = comp, \RAM|ram~48\, RAM|ram~48, Aula08, 1
instance = comp, \RAM|ram~64\, RAM|ram~64, Aula08, 1
instance = comp, \RAM|ram~536\, RAM|ram~536, Aula08, 1
instance = comp, \RAM|ram~24\, RAM|ram~24, Aula08, 1
instance = comp, \RAM|ram~40\, RAM|ram~40, Aula08, 1
instance = comp, \RAM|ram~537\, RAM|ram~537, Aula08, 1
instance = comp, \RAM|ram~56\, RAM|ram~56, Aula08, 1
instance = comp, \RAM|ram~72\, RAM|ram~72, Aula08, 1
instance = comp, \RAM|ram~538\, RAM|ram~538, Aula08, 1
instance = comp, \RAM|ram~539\, RAM|ram~539, Aula08, 1
instance = comp, \CPU|ULA1|Add0~13\, CPU|ULA1|Add0~13, Aula08, 1
instance = comp, \CPU|ULA1|Add1~13\, CPU|ULA1|Add1~13, Aula08, 1
instance = comp, \CPU|ULA1|saida[2]~3\, CPU|ULA1|saida[2]~3, Aula08, 1
instance = comp, \CPU|REGA|DOUT[2]\, CPU|REGA|DOUT[2], Aula08, 1
instance = comp, \RAM|ram~17\, RAM|ram~17, Aula08, 1
instance = comp, \RAM|ram~25\, RAM|ram~25, Aula08, 1
instance = comp, \RAM|ram~49\, RAM|ram~49, Aula08, 1
instance = comp, \RAM|ram~57\, RAM|ram~57, Aula08, 1
instance = comp, \RAM|ram~540\, RAM|ram~540, Aula08, 1
instance = comp, \RAM|ram~33\, RAM|ram~33, Aula08, 1
instance = comp, \RAM|ram~41\, RAM|ram~41, Aula08, 1
instance = comp, \RAM|ram~65\, RAM|ram~65, Aula08, 1
instance = comp, \RAM|ram~73\, RAM|ram~73, Aula08, 1
instance = comp, \RAM|ram~541\, RAM|ram~541, Aula08, 1
instance = comp, \RAM|ram~542\, RAM|ram~542, Aula08, 1
instance = comp, \CPU|ULA1|Add0~5\, CPU|ULA1|Add0~5, Aula08, 1
instance = comp, \CPU|ULA1|Add1~5\, CPU|ULA1|Add1~5, Aula08, 1
instance = comp, \CPU|ULA1|saida[3]~1\, CPU|ULA1|saida[3]~1, Aula08, 1
instance = comp, \CPU|REGA|DOUT[3]\, CPU|REGA|DOUT[3], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|REG|DOUT[3]\, LOGICADISPLAYS|DISPLAY0|REG|DOUT[3], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|REG|DOUT[1]\, LOGICADISPLAYS|DISPLAY0|REG|DOUT[1], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|REG|DOUT[2]\, LOGICADISPLAYS|DISPLAY0|REG|DOUT[2], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[0]~0\, LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[0]~0, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[1]~1\, LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[1]~1, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[2]~2\, LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[2]~2, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[3]~3\, LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[3]~3, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[4]~4\, LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[4]~4, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[5]~5\, LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[5]~5, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[6]~6\, LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[6]~6, Aula08, 1
instance = comp, \DECODER_ENDERECOS|Equal7~2\, DECODER_ENDERECOS|Equal7~2, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|REG|DOUT[0]\, LOGICADISPLAYS|DISPLAY1|REG|DOUT[0], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|REG|DOUT[3]\, LOGICADISPLAYS|DISPLAY1|REG|DOUT[3], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|REG|DOUT[1]\, LOGICADISPLAYS|DISPLAY1|REG|DOUT[1], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|REG|DOUT[2]\, LOGICADISPLAYS|DISPLAY1|REG|DOUT[2], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[0]~0\, LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[0]~0, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[1]~1\, LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[1]~1, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[2]~2\, LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[2]~2, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[3]~3\, LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[3]~3, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[4]~4\, LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[4]~4, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[5]~5\, LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[5]~5, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[6]~6\, LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[6]~6, Aula08, 1
instance = comp, \DECODER_ENDERECOS|Equal7~3\, DECODER_ENDERECOS|Equal7~3, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|REG|DOUT[0]\, LOGICADISPLAYS|DISPLAY2|REG|DOUT[0], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|REG|DOUT[3]\, LOGICADISPLAYS|DISPLAY2|REG|DOUT[3], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|REG|DOUT[1]\, LOGICADISPLAYS|DISPLAY2|REG|DOUT[1], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|REG|DOUT[2]\, LOGICADISPLAYS|DISPLAY2|REG|DOUT[2], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[0]~0\, LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[0]~0, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[1]~1\, LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[1]~1, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[2]~2\, LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[2]~2, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[3]~3\, LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[3]~3, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[4]~4\, LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[4]~4, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[5]~5\, LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[5]~5, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[6]~6\, LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[6]~6, Aula08, 1
instance = comp, \DECODER_ENDERECOS|Equal7~4\, DECODER_ENDERECOS|Equal7~4, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|REG|DOUT[0]\, LOGICADISPLAYS|DISPLAY3|REG|DOUT[0], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|REG|DOUT[3]\, LOGICADISPLAYS|DISPLAY3|REG|DOUT[3], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|REG|DOUT[1]\, LOGICADISPLAYS|DISPLAY3|REG|DOUT[1], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|REG|DOUT[2]\, LOGICADISPLAYS|DISPLAY3|REG|DOUT[2], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[0]~0\, LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[0]~0, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[1]~1\, LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[1]~1, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[2]~2\, LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[2]~2, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[3]~3\, LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[3]~3, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[4]~4\, LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[4]~4, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[5]~5\, LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[5]~5, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[6]~6\, LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[6]~6, Aula08, 1
instance = comp, \DECODER_ENDERECOS|Equal7~5\, DECODER_ENDERECOS|Equal7~5, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|REG|DOUT[0]\, LOGICADISPLAYS|DISPLAY4|REG|DOUT[0], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|REG|DOUT[3]\, LOGICADISPLAYS|DISPLAY4|REG|DOUT[3], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|REG|DOUT[1]\, LOGICADISPLAYS|DISPLAY4|REG|DOUT[1], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|REG|DOUT[2]\, LOGICADISPLAYS|DISPLAY4|REG|DOUT[2], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[0]~0\, LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[0]~0, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[1]~1\, LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[1]~1, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[2]~2\, LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[2]~2, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[3]~3\, LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[3]~3, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[4]~4\, LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[4]~4, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[5]~5\, LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[5]~5, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[6]~6\, LOGICADISPLAYS|DISPLAY4|DECODER7SEG|rascSaida7seg[6]~6, Aula08, 1
instance = comp, \DECODER_ENDERECOS|Equal7~6\, DECODER_ENDERECOS|Equal7~6, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|REG|DOUT[0]\, LOGICADISPLAYS|DISPLAY5|REG|DOUT[0], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|REG|DOUT[3]\, LOGICADISPLAYS|DISPLAY5|REG|DOUT[3], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|REG|DOUT[1]\, LOGICADISPLAYS|DISPLAY5|REG|DOUT[1], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|REG|DOUT[2]\, LOGICADISPLAYS|DISPLAY5|REG|DOUT[2], Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[0]~0\, LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[0]~0, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[1]~1\, LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[1]~1, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[2]~2\, LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[2]~2, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[3]~3\, LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[3]~3, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[4]~4\, LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[4]~4, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[5]~5\, LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[5]~5, Aula08, 1
instance = comp, \LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[6]~6\, LOGICADISPLAYS|DISPLAY5|DECODER7SEG|rascSaida7seg[6]~6, Aula08, 1
