{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480803577192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480803577196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 17:19:36 2016 " "Processing started: Sat Dec 03 17:19:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480803577196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480803577196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Minesweeper -c Minesweeper " "Command: quartus_map --read_settings_files=on --write_settings_files=off Minesweeper -c Minesweeper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480803577197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480803577641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480803577641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "Main.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480803593785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480803593785 ""}
{ "Warning" "WSGN_SEARCH_FILE" "minesweeper.v 6 6 " "Using design file minesweeper.v, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Minesweeper " "Found entity 1: Minesweeper" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480803593838 ""} { "Info" "ISGN_ENTITY_NAME" "2 countingRefresh " "Found entity 2: countingRefresh" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 1953 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480803593838 ""} { "Info" "ISGN_ENTITY_NAME" "3 color " "Found entity 3: color" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 1976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480803593838 ""} { "Info" "ISGN_ENTITY_NAME" "4 H_SYNC " "Found entity 4: H_SYNC" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 2198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480803593838 ""} { "Info" "ISGN_ENTITY_NAME" "5 V_SYNC " "Found entity 5: V_SYNC" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 2249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480803593838 ""} { "Info" "ISGN_ENTITY_NAME" "6 clock108 " "Found entity 6: clock108" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 2293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480803593838 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480803593838 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object1 minesweeper.v(123) " "Verilog HDL Implicit Net warning at minesweeper.v(123): created implicit net for \"Object1\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object2 minesweeper.v(131) " "Verilog HDL Implicit Net warning at minesweeper.v(131): created implicit net for \"Object2\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object3 minesweeper.v(139) " "Verilog HDL Implicit Net warning at minesweeper.v(139): created implicit net for \"Object3\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object4 minesweeper.v(146) " "Verilog HDL Implicit Net warning at minesweeper.v(146): created implicit net for \"Object4\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object5 minesweeper.v(153) " "Verilog HDL Implicit Net warning at minesweeper.v(153): created implicit net for \"Object5\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object6 minesweeper.v(160) " "Verilog HDL Implicit Net warning at minesweeper.v(160): created implicit net for \"Object6\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object7 minesweeper.v(167) " "Verilog HDL Implicit Net warning at minesweeper.v(167): created implicit net for \"Object7\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object8 minesweeper.v(174) " "Verilog HDL Implicit Net warning at minesweeper.v(174): created implicit net for \"Object8\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object9 minesweeper.v(181) " "Verilog HDL Implicit Net warning at minesweeper.v(181): created implicit net for \"Object9\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object10 minesweeper.v(188) " "Verilog HDL Implicit Net warning at minesweeper.v(188): created implicit net for \"Object10\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object11 minesweeper.v(195) " "Verilog HDL Implicit Net warning at minesweeper.v(195): created implicit net for \"Object11\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 195 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object12 minesweeper.v(202) " "Verilog HDL Implicit Net warning at minesweeper.v(202): created implicit net for \"Object12\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object13 minesweeper.v(209) " "Verilog HDL Implicit Net warning at minesweeper.v(209): created implicit net for \"Object13\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object14 minesweeper.v(216) " "Verilog HDL Implicit Net warning at minesweeper.v(216): created implicit net for \"Object14\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 216 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object15 minesweeper.v(223) " "Verilog HDL Implicit Net warning at minesweeper.v(223): created implicit net for \"Object15\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 223 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object16 minesweeper.v(230) " "Verilog HDL Implicit Net warning at minesweeper.v(230): created implicit net for \"Object16\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object17 minesweeper.v(237) " "Verilog HDL Implicit Net warning at minesweeper.v(237): created implicit net for \"Object17\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object18 minesweeper.v(244) " "Verilog HDL Implicit Net warning at minesweeper.v(244): created implicit net for \"Object18\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object19 minesweeper.v(251) " "Verilog HDL Implicit Net warning at minesweeper.v(251): created implicit net for \"Object19\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 251 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object20 minesweeper.v(258) " "Verilog HDL Implicit Net warning at minesweeper.v(258): created implicit net for \"Object20\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 258 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object21 minesweeper.v(265) " "Verilog HDL Implicit Net warning at minesweeper.v(265): created implicit net for \"Object21\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 265 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object22 minesweeper.v(272) " "Verilog HDL Implicit Net warning at minesweeper.v(272): created implicit net for \"Object22\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object23 minesweeper.v(279) " "Verilog HDL Implicit Net warning at minesweeper.v(279): created implicit net for \"Object23\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 279 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object24 minesweeper.v(286) " "Verilog HDL Implicit Net warning at minesweeper.v(286): created implicit net for \"Object24\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 286 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object25 minesweeper.v(293) " "Verilog HDL Implicit Net warning at minesweeper.v(293): created implicit net for \"Object25\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object26 minesweeper.v(300) " "Verilog HDL Implicit Net warning at minesweeper.v(300): created implicit net for \"Object26\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object27 minesweeper.v(307) " "Verilog HDL Implicit Net warning at minesweeper.v(307): created implicit net for \"Object27\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 307 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object28 minesweeper.v(314) " "Verilog HDL Implicit Net warning at minesweeper.v(314): created implicit net for \"Object28\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 314 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object29 minesweeper.v(321) " "Verilog HDL Implicit Net warning at minesweeper.v(321): created implicit net for \"Object29\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 321 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593842 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object30 minesweeper.v(328) " "Verilog HDL Implicit Net warning at minesweeper.v(328): created implicit net for \"Object30\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 328 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593842 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object31 minesweeper.v(335) " "Verilog HDL Implicit Net warning at minesweeper.v(335): created implicit net for \"Object31\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 335 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593842 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object32 minesweeper.v(342) " "Verilog HDL Implicit Net warning at minesweeper.v(342): created implicit net for \"Object32\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 342 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593842 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object33 minesweeper.v(349) " "Verilog HDL Implicit Net warning at minesweeper.v(349): created implicit net for \"Object33\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 349 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593842 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object34 minesweeper.v(356) " "Verilog HDL Implicit Net warning at minesweeper.v(356): created implicit net for \"Object34\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593842 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object35 minesweeper.v(363) " "Verilog HDL Implicit Net warning at minesweeper.v(363): created implicit net for \"Object35\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 363 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593842 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object36 minesweeper.v(370) " "Verilog HDL Implicit Net warning at minesweeper.v(370): created implicit net for \"Object36\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 370 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593842 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object37 minesweeper.v(377) " "Verilog HDL Implicit Net warning at minesweeper.v(377): created implicit net for \"Object37\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 377 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593843 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object38 minesweeper.v(387) " "Verilog HDL Implicit Net warning at minesweeper.v(387): created implicit net for \"Object38\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 387 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593843 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_108 minesweeper.v(394) " "Verilog HDL Implicit Net warning at minesweeper.v(394): created implicit net for \"CLK_108\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 394 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593843 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked minesweeper.v(394) " "Verilog HDL Implicit Net warning at minesweeper.v(394): created implicit net for \"locked\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 394 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803593843 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "minesweeper.v(393) " "Verilog HDL Instantiation warning at minesweeper.v(393): instance has no name" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 393 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480803593849 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "minesweeper.v(394) " "Verilog HDL Instantiation warning at minesweeper.v(394): instance has no name" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 394 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480803593850 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "minesweeper.v(399) " "Verilog HDL Instantiation warning at minesweeper.v(399): instance has no name" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 399 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480803593850 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "minesweeper.v(400) " "Verilog HDL Instantiation warning at minesweeper.v(400): instance has no name" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 400 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480803593850 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "minesweeper.v(1942) " "Verilog HDL Instantiation warning at minesweeper.v(1942): instance has no name" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 1942 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480803593875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Minesweeper " "Elaborating entity \"Minesweeper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480803593876 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "box38 minesweeper.v(408) " "Verilog HDL or VHDL warning at minesweeper.v(408): object \"box38\" assigned a value but never read" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 408 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480803593883 "|Minesweeper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countingRefresh countingRefresh:comb_345 " "Elaborating entity \"countingRefresh\" for hierarchy \"countingRefresh:comb_345\"" {  } { { "minesweeper.v" "comb_345" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803594007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 minesweeper.v(1961) " "Verilog HDL assignment warning at minesweeper.v(1961): truncated value with size 32 to match size of target (8)" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 1961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480803594008 "|Minesweeper|countingRefresh:comb_345"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock108 clock108:comb_346 " "Elaborating entity \"clock108\" for hierarchy \"clock108:comb_346\"" {  } { { "minesweeper.v" "comb_346" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803594024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock108:comb_346\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock108:comb_346\|altpll:altpll_component\"" {  } { { "minesweeper.v" "altpll_component" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 2356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803594311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock108:comb_346\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock108:comb_346\|altpll:altpll_component\"" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 2356 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803594343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock108:comb_346\|altpll:altpll_component " "Instantiated megafunction \"clock108:comb_346\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 54 " "Parameter \"clk0_multiply_by\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock108 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480803594344 ""}  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 2356 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480803594344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock108_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock108_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock108_altpll " "Found entity 1: clock108_altpll" {  } { { "db/clock108_altpll.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/db/clock108_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480803594433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480803594433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock108_altpll clock108:comb_346\|altpll:altpll_component\|clock108_altpll:auto_generated " "Elaborating entity \"clock108_altpll\" for hierarchy \"clock108:comb_346\|altpll:altpll_component\|clock108_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803594433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_SYNC H_SYNC:comb_347 " "Elaborating entity \"H_SYNC\" for hierarchy \"H_SYNC:comb_347\"" {  } { { "minesweeper.v" "comb_347" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803594458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V_SYNC V_SYNC:comb_348 " "Elaborating entity \"V_SYNC\" for hierarchy \"V_SYNC:comb_348\"" {  } { { "minesweeper.v" "comb_348" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803594478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color color:comb_1091 " "Elaborating entity \"color\" for hierarchy \"color:comb_1091\"" {  } { { "minesweeper.v" "comb_1091" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 1942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803594499 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1480803595833 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "minesweeper.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/minesweeper.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480803596063 "|Minesweeper|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480803596063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480803596193 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480803597272 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480803597272 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "207 " "Implemented 207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480803597391 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480803597391 ""} { "Info" "ICUT_CUT_TM_LCELLS" "175 " "Implemented 175 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480803597391 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1480803597391 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480803597391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480803597437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 03 17:19:57 2016 " "Processing ended: Sat Dec 03 17:19:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480803597437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480803597437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480803597437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480803597437 ""}
