
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ss_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004021e8 <.init>:
  4021e8:	stp	x29, x30, [sp, #-16]!
  4021ec:	mov	x29, sp
  4021f0:	bl	402960 <ferror@plt+0x60>
  4021f4:	ldp	x29, x30, [sp], #16
  4021f8:	ret

Disassembly of section .plt:

0000000000402200 <memcpy@plt-0x20>:
  402200:	stp	x16, x30, [sp, #-16]!
  402204:	adrp	x16, 42c000 <ferror@plt+0x29700>
  402208:	ldr	x17, [x16, #4088]
  40220c:	add	x16, x16, #0xff8
  402210:	br	x17
  402214:	nop
  402218:	nop
  40221c:	nop

0000000000402220 <memcpy@plt>:
  402220:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402224:	ldr	x17, [x16]
  402228:	add	x16, x16, #0x0
  40222c:	br	x17

0000000000402230 <recvmsg@plt>:
  402230:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402234:	ldr	x17, [x16, #8]
  402238:	add	x16, x16, #0x8
  40223c:	br	x17

0000000000402240 <strtoul@plt>:
  402240:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402244:	ldr	x17, [x16, #16]
  402248:	add	x16, x16, #0x10
  40224c:	br	x17

0000000000402250 <strlen@plt>:
  402250:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402254:	ldr	x17, [x16, #24]
  402258:	add	x16, x16, #0x18
  40225c:	br	x17

0000000000402260 <exit@plt>:
  402260:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402264:	ldr	x17, [x16, #32]
  402268:	add	x16, x16, #0x20
  40226c:	br	x17

0000000000402270 <mount@plt>:
  402270:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402274:	ldr	x17, [x16, #40]
  402278:	add	x16, x16, #0x28
  40227c:	br	x17

0000000000402280 <perror@plt>:
  402280:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402284:	ldr	x17, [x16, #48]
  402288:	add	x16, x16, #0x30
  40228c:	br	x17

0000000000402290 <strtoll@plt>:
  402290:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402294:	ldr	x17, [x16, #56]
  402298:	add	x16, x16, #0x38
  40229c:	br	x17

00000000004022a0 <strnlen@plt>:
  4022a0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4022a4:	ldr	x17, [x16, #64]
  4022a8:	add	x16, x16, #0x40
  4022ac:	br	x17

00000000004022b0 <strtod@plt>:
  4022b0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4022b4:	ldr	x17, [x16, #72]
  4022b8:	add	x16, x16, #0x48
  4022bc:	br	x17

00000000004022c0 <geteuid@plt>:
  4022c0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4022c4:	ldr	x17, [x16, #80]
  4022c8:	add	x16, x16, #0x50
  4022cc:	br	x17

00000000004022d0 <sethostent@plt>:
  4022d0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4022d4:	ldr	x17, [x16, #88]
  4022d8:	add	x16, x16, #0x58
  4022dc:	br	x17

00000000004022e0 <bind@plt>:
  4022e0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4022e4:	ldr	x17, [x16, #96]
  4022e8:	add	x16, x16, #0x60
  4022ec:	br	x17

00000000004022f0 <setbuffer@plt>:
  4022f0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4022f4:	ldr	x17, [x16, #104]
  4022f8:	add	x16, x16, #0x68
  4022fc:	br	x17

0000000000402300 <readlink@plt>:
  402300:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402304:	ldr	x17, [x16, #112]
  402308:	add	x16, x16, #0x70
  40230c:	br	x17

0000000000402310 <ftell@plt>:
  402310:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402314:	ldr	x17, [x16, #120]
  402318:	add	x16, x16, #0x78
  40231c:	br	x17

0000000000402320 <sprintf@plt>:
  402320:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402324:	ldr	x17, [x16, #128]
  402328:	add	x16, x16, #0x80
  40232c:	br	x17

0000000000402330 <getuid@plt>:
  402330:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402334:	ldr	x17, [x16, #136]
  402338:	add	x16, x16, #0x88
  40233c:	br	x17

0000000000402340 <putc@plt>:
  402340:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402344:	ldr	x17, [x16, #144]
  402348:	add	x16, x16, #0x90
  40234c:	br	x17

0000000000402350 <opendir@plt>:
  402350:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402354:	ldr	x17, [x16, #152]
  402358:	add	x16, x16, #0x98
  40235c:	br	x17

0000000000402360 <strftime@plt>:
  402360:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402364:	ldr	x17, [x16, #160]
  402368:	add	x16, x16, #0xa0
  40236c:	br	x17

0000000000402370 <fputc@plt>:
  402370:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402374:	ldr	x17, [x16, #168]
  402378:	add	x16, x16, #0xa8
  40237c:	br	x17

0000000000402380 <getprotobyname@plt>:
  402380:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402384:	ldr	x17, [x16, #176]
  402388:	add	x16, x16, #0xb0
  40238c:	br	x17

0000000000402390 <unshare@plt>:
  402390:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402394:	ldr	x17, [x16, #184]
  402398:	add	x16, x16, #0xb8
  40239c:	br	x17

00000000004023a0 <snprintf@plt>:
  4023a0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4023a4:	ldr	x17, [x16, #192]
  4023a8:	add	x16, x16, #0xc0
  4023ac:	br	x17

00000000004023b0 <umount2@plt>:
  4023b0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4023b4:	ldr	x17, [x16, #200]
  4023b8:	add	x16, x16, #0xc8
  4023bc:	br	x17

00000000004023c0 <fileno@plt>:
  4023c0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4023c4:	ldr	x17, [x16, #208]
  4023c8:	add	x16, x16, #0xd0
  4023cc:	br	x17

00000000004023d0 <localtime@plt>:
  4023d0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4023d4:	ldr	x17, [x16, #216]
  4023d8:	add	x16, x16, #0xd8
  4023dc:	br	x17

00000000004023e0 <fclose@plt>:
  4023e0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4023e4:	ldr	x17, [x16, #224]
  4023e8:	add	x16, x16, #0xe0
  4023ec:	br	x17

00000000004023f0 <time@plt>:
  4023f0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4023f4:	ldr	x17, [x16, #232]
  4023f8:	add	x16, x16, #0xe8
  4023fc:	br	x17

0000000000402400 <malloc@plt>:
  402400:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402404:	ldr	x17, [x16, #240]
  402408:	add	x16, x16, #0xf0
  40240c:	br	x17

0000000000402410 <setsockopt@plt>:
  402410:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402414:	ldr	x17, [x16, #248]
  402418:	add	x16, x16, #0xf8
  40241c:	br	x17

0000000000402420 <popen@plt>:
  402420:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402424:	ldr	x17, [x16, #256]
  402428:	add	x16, x16, #0x100
  40242c:	br	x17

0000000000402430 <__isoc99_fscanf@plt>:
  402430:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402434:	ldr	x17, [x16, #264]
  402438:	add	x16, x16, #0x108
  40243c:	br	x17

0000000000402440 <strncmp@plt>:
  402440:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402444:	ldr	x17, [x16, #272]
  402448:	add	x16, x16, #0x110
  40244c:	br	x17

0000000000402450 <__libc_start_main@plt>:
  402450:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402454:	ldr	x17, [x16, #280]
  402458:	add	x16, x16, #0x118
  40245c:	br	x17

0000000000402460 <strcat@plt>:
  402460:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402464:	ldr	x17, [x16, #288]
  402468:	add	x16, x16, #0x120
  40246c:	br	x17

0000000000402470 <if_indextoname@plt>:
  402470:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402474:	ldr	x17, [x16, #296]
  402478:	add	x16, x16, #0x128
  40247c:	br	x17

0000000000402480 <memset@plt>:
  402480:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402484:	ldr	x17, [x16, #304]
  402488:	add	x16, x16, #0x130
  40248c:	br	x17

0000000000402490 <gettimeofday@plt>:
  402490:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402494:	ldr	x17, [x16, #312]
  402498:	add	x16, x16, #0x138
  40249c:	br	x17

00000000004024a0 <sendmsg@plt>:
  4024a0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4024a4:	ldr	x17, [x16, #320]
  4024a8:	add	x16, x16, #0x140
  4024ac:	br	x17

00000000004024b0 <calloc@plt>:
  4024b0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4024b4:	ldr	x17, [x16, #328]
  4024b8:	add	x16, x16, #0x148
  4024bc:	br	x17

00000000004024c0 <cap_get_flag@plt>:
  4024c0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4024c4:	ldr	x17, [x16, #336]
  4024c8:	add	x16, x16, #0x150
  4024cc:	br	x17

00000000004024d0 <bcmp@plt>:
  4024d0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4024d4:	ldr	x17, [x16, #344]
  4024d8:	add	x16, x16, #0x158
  4024dc:	br	x17

00000000004024e0 <strcasecmp@plt>:
  4024e0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4024e4:	ldr	x17, [x16, #352]
  4024e8:	add	x16, x16, #0x160
  4024ec:	br	x17

00000000004024f0 <realloc@plt>:
  4024f0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4024f4:	ldr	x17, [x16, #360]
  4024f8:	add	x16, x16, #0x168
  4024fc:	br	x17

0000000000402500 <cap_set_proc@plt>:
  402500:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402504:	ldr	x17, [x16, #368]
  402508:	add	x16, x16, #0x170
  40250c:	br	x17

0000000000402510 <strdup@plt>:
  402510:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402514:	ldr	x17, [x16, #376]
  402518:	add	x16, x16, #0x178
  40251c:	br	x17

0000000000402520 <closedir@plt>:
  402520:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402524:	ldr	x17, [x16, #384]
  402528:	add	x16, x16, #0x180
  40252c:	br	x17

0000000000402530 <strerror@plt>:
  402530:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402534:	ldr	x17, [x16, #392]
  402538:	add	x16, x16, #0x188
  40253c:	br	x17

0000000000402540 <close@plt>:
  402540:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402544:	ldr	x17, [x16, #400]
  402548:	add	x16, x16, #0x190
  40254c:	br	x17

0000000000402550 <strrchr@plt>:
  402550:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402554:	ldr	x17, [x16, #408]
  402558:	add	x16, x16, #0x198
  40255c:	br	x17

0000000000402560 <recv@plt>:
  402560:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402564:	ldr	x17, [x16, #416]
  402568:	add	x16, x16, #0x1a0
  40256c:	br	x17

0000000000402570 <__gmon_start__@plt>:
  402570:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402574:	ldr	x17, [x16, #424]
  402578:	add	x16, x16, #0x1a8
  40257c:	br	x17

0000000000402580 <abort@plt>:
  402580:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402584:	ldr	x17, [x16, #432]
  402588:	add	x16, x16, #0x1b0
  40258c:	br	x17

0000000000402590 <getservbyport@plt>:
  402590:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402594:	ldr	x17, [x16, #440]
  402598:	add	x16, x16, #0x1b8
  40259c:	br	x17

00000000004025a0 <feof@plt>:
  4025a0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4025a4:	ldr	x17, [x16, #448]
  4025a8:	add	x16, x16, #0x1c0
  4025ac:	br	x17

00000000004025b0 <puts@plt>:
  4025b0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4025b4:	ldr	x17, [x16, #456]
  4025b8:	add	x16, x16, #0x1c8
  4025bc:	br	x17

00000000004025c0 <gethostbyname2@plt>:
  4025c0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4025c4:	ldr	x17, [x16, #464]
  4025c8:	add	x16, x16, #0x1d0
  4025cc:	br	x17

00000000004025d0 <getopt_long@plt>:
  4025d0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4025d4:	ldr	x17, [x16, #472]
  4025d8:	add	x16, x16, #0x1d8
  4025dc:	br	x17

00000000004025e0 <strcmp@plt>:
  4025e0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4025e4:	ldr	x17, [x16, #480]
  4025e8:	add	x16, x16, #0x1e0
  4025ec:	br	x17

00000000004025f0 <__ctype_b_loc@plt>:
  4025f0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4025f4:	ldr	x17, [x16, #488]
  4025f8:	add	x16, x16, #0x1e8
  4025fc:	br	x17

0000000000402600 <strtol@plt>:
  402600:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402604:	ldr	x17, [x16, #496]
  402608:	add	x16, x16, #0x1f0
  40260c:	br	x17

0000000000402610 <cap_get_proc@plt>:
  402610:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402614:	ldr	x17, [x16, #504]
  402618:	add	x16, x16, #0x1f8
  40261c:	br	x17

0000000000402620 <fread@plt>:
  402620:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402624:	ldr	x17, [x16, #512]
  402628:	add	x16, x16, #0x200
  40262c:	br	x17

0000000000402630 <gethostbyaddr@plt>:
  402630:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402634:	ldr	x17, [x16, #520]
  402638:	add	x16, x16, #0x208
  40263c:	br	x17

0000000000402640 <statvfs64@plt>:
  402640:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402644:	ldr	x17, [x16, #528]
  402648:	add	x16, x16, #0x210
  40264c:	br	x17

0000000000402650 <free@plt>:
  402650:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402654:	ldr	x17, [x16, #536]
  402658:	add	x16, x16, #0x218
  40265c:	br	x17

0000000000402660 <inet_pton@plt>:
  402660:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402664:	ldr	x17, [x16, #544]
  402668:	add	x16, x16, #0x220
  40266c:	br	x17

0000000000402670 <readdir64@plt>:
  402670:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402674:	ldr	x17, [x16, #552]
  402678:	add	x16, x16, #0x228
  40267c:	br	x17

0000000000402680 <send@plt>:
  402680:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402684:	ldr	x17, [x16, #560]
  402688:	add	x16, x16, #0x230
  40268c:	br	x17

0000000000402690 <strspn@plt>:
  402690:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402694:	ldr	x17, [x16, #568]
  402698:	add	x16, x16, #0x238
  40269c:	br	x17

00000000004026a0 <strchr@plt>:
  4026a0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4026a4:	ldr	x17, [x16, #576]
  4026a8:	add	x16, x16, #0x240
  4026ac:	br	x17

00000000004026b0 <strtoull@plt>:
  4026b0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4026b4:	ldr	x17, [x16, #584]
  4026b8:	add	x16, x16, #0x248
  4026bc:	br	x17

00000000004026c0 <fwrite@plt>:
  4026c0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4026c4:	ldr	x17, [x16, #592]
  4026c8:	add	x16, x16, #0x250
  4026cc:	br	x17

00000000004026d0 <fnmatch@plt>:
  4026d0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4026d4:	ldr	x17, [x16, #600]
  4026d8:	add	x16, x16, #0x258
  4026dc:	br	x17

00000000004026e0 <socket@plt>:
  4026e0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4026e4:	ldr	x17, [x16, #608]
  4026e8:	add	x16, x16, #0x260
  4026ec:	br	x17

00000000004026f0 <fflush@plt>:
  4026f0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4026f4:	ldr	x17, [x16, #616]
  4026f8:	add	x16, x16, #0x268
  4026fc:	br	x17

0000000000402700 <strcpy@plt>:
  402700:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402704:	ldr	x17, [x16, #624]
  402708:	add	x16, x16, #0x270
  40270c:	br	x17

0000000000402710 <getprotobynumber@plt>:
  402710:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402714:	ldr	x17, [x16, #632]
  402718:	add	x16, x16, #0x278
  40271c:	br	x17

0000000000402720 <fopen64@plt>:
  402720:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402724:	ldr	x17, [x16, #640]
  402728:	add	x16, x16, #0x280
  40272c:	br	x17

0000000000402730 <setns@plt>:
  402730:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402734:	ldr	x17, [x16, #648]
  402738:	add	x16, x16, #0x288
  40273c:	br	x17

0000000000402740 <cap_clear@plt>:
  402740:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402744:	ldr	x17, [x16, #656]
  402748:	add	x16, x16, #0x290
  40274c:	br	x17

0000000000402750 <isatty@plt>:
  402750:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402754:	ldr	x17, [x16, #664]
  402758:	add	x16, x16, #0x298
  40275c:	br	x17

0000000000402760 <sysconf@plt>:
  402760:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402764:	ldr	x17, [x16, #672]
  402768:	add	x16, x16, #0x2a0
  40276c:	br	x17

0000000000402770 <open64@plt>:
  402770:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402774:	ldr	x17, [x16, #680]
  402778:	add	x16, x16, #0x2a8
  40277c:	br	x17

0000000000402780 <asctime@plt>:
  402780:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402784:	ldr	x17, [x16, #688]
  402788:	add	x16, x16, #0x2b0
  40278c:	br	x17

0000000000402790 <cap_free@plt>:
  402790:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402794:	ldr	x17, [x16, #696]
  402798:	add	x16, x16, #0x2b8
  40279c:	br	x17

00000000004027a0 <setservent@plt>:
  4027a0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4027a4:	ldr	x17, [x16, #704]
  4027a8:	add	x16, x16, #0x2c0
  4027ac:	br	x17

00000000004027b0 <if_nametoindex@plt>:
  4027b0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4027b4:	ldr	x17, [x16, #712]
  4027b8:	add	x16, x16, #0x2c8
  4027bc:	br	x17

00000000004027c0 <strchrnul@plt>:
  4027c0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4027c4:	ldr	x17, [x16, #720]
  4027c8:	add	x16, x16, #0x2d0
  4027cc:	br	x17

00000000004027d0 <strstr@plt>:
  4027d0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4027d4:	ldr	x17, [x16, #728]
  4027d8:	add	x16, x16, #0x2d8
  4027dc:	br	x17

00000000004027e0 <__isoc99_sscanf@plt>:
  4027e0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4027e4:	ldr	x17, [x16, #736]
  4027e8:	add	x16, x16, #0x2e0
  4027ec:	br	x17

00000000004027f0 <vsnprintf@plt>:
  4027f0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4027f4:	ldr	x17, [x16, #744]
  4027f8:	add	x16, x16, #0x2e8
  4027fc:	br	x17

0000000000402800 <strncpy@plt>:
  402800:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402804:	ldr	x17, [x16, #752]
  402808:	add	x16, x16, #0x2f0
  40280c:	br	x17

0000000000402810 <pclose@plt>:
  402810:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402814:	ldr	x17, [x16, #760]
  402818:	add	x16, x16, #0x2f8
  40281c:	br	x17

0000000000402820 <strcspn@plt>:
  402820:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402824:	ldr	x17, [x16, #768]
  402828:	add	x16, x16, #0x300
  40282c:	br	x17

0000000000402830 <vfprintf@plt>:
  402830:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402834:	ldr	x17, [x16, #776]
  402838:	add	x16, x16, #0x308
  40283c:	br	x17

0000000000402840 <printf@plt>:
  402840:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402844:	ldr	x17, [x16, #784]
  402848:	add	x16, x16, #0x310
  40284c:	br	x17

0000000000402850 <__assert_fail@plt>:
  402850:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402854:	ldr	x17, [x16, #792]
  402858:	add	x16, x16, #0x318
  40285c:	br	x17

0000000000402860 <__errno_location@plt>:
  402860:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402864:	ldr	x17, [x16, #800]
  402868:	add	x16, x16, #0x320
  40286c:	br	x17

0000000000402870 <getenv@plt>:
  402870:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402874:	ldr	x17, [x16, #808]
  402878:	add	x16, x16, #0x328
  40287c:	br	x17

0000000000402880 <putchar@plt>:
  402880:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402884:	ldr	x17, [x16, #816]
  402888:	add	x16, x16, #0x330
  40288c:	br	x17

0000000000402890 <__getdelim@plt>:
  402890:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402894:	ldr	x17, [x16, #824]
  402898:	add	x16, x16, #0x338
  40289c:	br	x17

00000000004028a0 <getsockname@plt>:
  4028a0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4028a4:	ldr	x17, [x16, #832]
  4028a8:	add	x16, x16, #0x340
  4028ac:	br	x17

00000000004028b0 <getservbyname@plt>:
  4028b0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4028b4:	ldr	x17, [x16, #840]
  4028b8:	add	x16, x16, #0x348
  4028bc:	br	x17

00000000004028c0 <fprintf@plt>:
  4028c0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4028c4:	ldr	x17, [x16, #848]
  4028c8:	add	x16, x16, #0x350
  4028cc:	br	x17

00000000004028d0 <fgets@plt>:
  4028d0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4028d4:	ldr	x17, [x16, #856]
  4028d8:	add	x16, x16, #0x358
  4028dc:	br	x17

00000000004028e0 <inet_ntop@plt>:
  4028e0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4028e4:	ldr	x17, [x16, #864]
  4028e8:	add	x16, x16, #0x360
  4028ec:	br	x17

00000000004028f0 <ioctl@plt>:
  4028f0:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  4028f4:	ldr	x17, [x16, #872]
  4028f8:	add	x16, x16, #0x368
  4028fc:	br	x17

0000000000402900 <ferror@plt>:
  402900:	adrp	x16, 42d000 <memcpy@GLIBC_2.17>
  402904:	ldr	x17, [x16, #880]
  402908:	add	x16, x16, #0x370
  40290c:	br	x17

Disassembly of section .text:

0000000000402910 <.text>:
  402910:	mov	x29, #0x0                   	// #0
  402914:	mov	x30, #0x0                   	// #0
  402918:	mov	x5, x0
  40291c:	ldr	x1, [sp]
  402920:	add	x2, sp, #0x8
  402924:	mov	x6, sp
  402928:	movz	x0, #0x0, lsl #48
  40292c:	movk	x0, #0x0, lsl #32
  402930:	movk	x0, #0x40, lsl #16
  402934:	movk	x0, #0x35a4
  402938:	movz	x3, #0x0, lsl #48
  40293c:	movk	x3, #0x0, lsl #32
  402940:	movk	x3, #0x41, lsl #16
  402944:	movk	x3, #0x7038
  402948:	movz	x4, #0x0, lsl #48
  40294c:	movk	x4, #0x0, lsl #32
  402950:	movk	x4, #0x41, lsl #16
  402954:	movk	x4, #0x70b8
  402958:	bl	402450 <__libc_start_main@plt>
  40295c:	bl	402580 <abort@plt>
  402960:	adrp	x0, 42c000 <ferror@plt+0x29700>
  402964:	ldr	x0, [x0, #4040]
  402968:	cbz	x0, 402970 <ferror@plt+0x70>
  40296c:	b	402570 <__gmon_start__@plt>
  402970:	ret
  402974:	nop
  402978:	adrp	x0, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  40297c:	add	x0, x0, #0xda8
  402980:	adrp	x1, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  402984:	add	x1, x1, #0xda8
  402988:	cmp	x1, x0
  40298c:	b.eq	4029a4 <ferror@plt+0xa4>  // b.none
  402990:	adrp	x1, 417000 <ferror@plt+0x14700>
  402994:	ldr	x1, [x1, #216]
  402998:	cbz	x1, 4029a4 <ferror@plt+0xa4>
  40299c:	mov	x16, x1
  4029a0:	br	x16
  4029a4:	ret
  4029a8:	adrp	x0, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  4029ac:	add	x0, x0, #0xda8
  4029b0:	adrp	x1, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  4029b4:	add	x1, x1, #0xda8
  4029b8:	sub	x1, x1, x0
  4029bc:	lsr	x2, x1, #63
  4029c0:	add	x1, x2, x1, asr #3
  4029c4:	cmp	xzr, x1, asr #1
  4029c8:	asr	x1, x1, #1
  4029cc:	b.eq	4029e4 <ferror@plt+0xe4>  // b.none
  4029d0:	adrp	x2, 417000 <ferror@plt+0x14700>
  4029d4:	ldr	x2, [x2, #224]
  4029d8:	cbz	x2, 4029e4 <ferror@plt+0xe4>
  4029dc:	mov	x16, x2
  4029e0:	br	x16
  4029e4:	ret
  4029e8:	stp	x29, x30, [sp, #-32]!
  4029ec:	mov	x29, sp
  4029f0:	str	x19, [sp, #16]
  4029f4:	adrp	x19, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  4029f8:	ldrb	w0, [x19, #3536]
  4029fc:	cbnz	w0, 402a0c <ferror@plt+0x10c>
  402a00:	bl	402978 <ferror@plt+0x78>
  402a04:	mov	w0, #0x1                   	// #1
  402a08:	strb	w0, [x19, #3536]
  402a0c:	ldr	x19, [sp, #16]
  402a10:	ldp	x29, x30, [sp], #32
  402a14:	ret
  402a18:	b	4029a8 <ferror@plt+0xa8>
  402a1c:	sub	sp, sp, #0x190
  402a20:	stp	x20, x19, [sp, #384]
  402a24:	adrp	x20, 432000 <stdin@@GLIBC_2.17+0x1238>
  402a28:	ldrb	w8, [x20, #3584]
  402a2c:	mov	x19, x0
  402a30:	movi	v0.2d, #0x0
  402a34:	add	x9, sp, #0xd
  402a38:	stp	x29, x30, [sp, #352]
  402a3c:	str	x28, [sp, #368]
  402a40:	add	x29, sp, #0x160
  402a44:	stp	q0, q0, [sp, #16]
  402a48:	stp	q0, q0, [sp, #48]
  402a4c:	stp	q0, q0, [sp, #80]
  402a50:	stp	q0, q0, [sp, #112]
  402a54:	stp	q0, q0, [sp, #144]
  402a58:	stp	q0, q0, [sp, #176]
  402a5c:	stp	q0, q0, [sp, #208]
  402a60:	stp	q0, q0, [sp, #240]
  402a64:	stur	q0, [x9, #255]
  402a68:	stp	xzr, xzr, [sp]
  402a6c:	tbnz	w8, #0, 402a98 <ferror@plt+0x198>
  402a70:	sub	x0, x29, #0x38
  402a74:	mov	w1, wzr
  402a78:	bl	4149b4 <ferror@plt+0x120b4>
  402a7c:	tbnz	w0, #31, 402b28 <ferror@plt+0x228>
  402a80:	sub	x0, x29, #0x38
  402a84:	bl	412030 <ferror@plt+0xf730>
  402a88:	sub	x0, x29, #0x38
  402a8c:	bl	4147e4 <ferror@plt+0x11ee4>
  402a90:	mov	w8, #0x1                   	// #1
  402a94:	strb	w8, [x20, #3584]
  402a98:	mov	x0, x19
  402a9c:	bl	411eec <ferror@plt+0xf5ec>
  402aa0:	mov	w20, w0
  402aa4:	cbz	w0, 402ad0 <ferror@plt+0x1d0>
  402aa8:	mov	w0, #0x120                 	// #288
  402aac:	bl	402400 <malloc@plt>
  402ab0:	add	x1, sp, #0x10
  402ab4:	mov	w2, #0x10c                 	// #268
  402ab8:	mov	x19, x0
  402abc:	bl	402220 <memcpy@plt>
  402ac0:	ldr	q0, [sp]
  402ac4:	str	w20, [x19, #268]
  402ac8:	str	q0, [x19, #272]
  402acc:	b	402b10 <ferror@plt+0x210>
  402ad0:	sub	x1, x29, #0x38
  402ad4:	mov	x0, x19
  402ad8:	mov	w2, wzr
  402adc:	bl	402240 <strtoul@plt>
  402ae0:	ldur	x8, [x29, #-56]
  402ae4:	cbz	x8, 402b0c <ferror@plt+0x20c>
  402ae8:	cmp	x8, x19
  402aec:	b.eq	402b0c <ferror@plt+0x20c>  // b.none
  402af0:	mov	x20, x0
  402af4:	lsr	x9, x0, #32
  402af8:	mov	x19, xzr
  402afc:	cbnz	x9, 402b10 <ferror@plt+0x210>
  402b00:	ldrb	w8, [x8]
  402b04:	cbz	w8, 402aa8 <ferror@plt+0x1a8>
  402b08:	b	402b10 <ferror@plt+0x210>
  402b0c:	mov	x19, xzr
  402b10:	mov	x0, x19
  402b14:	ldp	x20, x19, [sp, #384]
  402b18:	ldr	x28, [sp, #368]
  402b1c:	ldp	x29, x30, [sp, #352]
  402b20:	add	sp, sp, #0x190
  402b24:	ret
  402b28:	mov	w0, #0x1                   	// #1
  402b2c:	bl	402260 <exit@plt>
  402b30:	sub	sp, sp, #0x1d0
  402b34:	stp	x24, x23, [sp, #416]
  402b38:	adrp	x24, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  402b3c:	stp	x20, x19, [sp, #448]
  402b40:	ldr	w20, [x24, #3544]
  402b44:	mov	x19, x0
  402b48:	movi	v0.2d, #0x0
  402b4c:	mov	w8, #0xffffffff            	// #-1
  402b50:	cmp	w20, #0x1
  402b54:	stp	x29, x30, [sp, #368]
  402b58:	stp	x28, x27, [sp, #384]
  402b5c:	stp	x26, x25, [sp, #400]
  402b60:	stp	x22, x21, [sp, #432]
  402b64:	add	x29, sp, #0x170
  402b68:	stp	q0, q0, [sp, #256]
  402b6c:	stp	q0, q0, [sp, #224]
  402b70:	stp	q0, q0, [sp, #192]
  402b74:	stp	q0, q0, [sp, #160]
  402b78:	stp	q0, q0, [sp, #128]
  402b7c:	stp	q0, q0, [sp, #96]
  402b80:	str	w8, [sp, #264]
  402b84:	stp	q0, q0, [sp, #64]
  402b88:	stp	q0, q0, [sp, #32]
  402b8c:	stp	q0, q0, [sp]
  402b90:	b.eq	402c80 <ferror@plt+0x380>  // b.none
  402b94:	mov	w21, w1
  402b98:	adrp	x1, 418000 <ferror@plt+0x15700>
  402b9c:	add	x1, x1, #0xad0
  402ba0:	mov	w2, #0x5                   	// #5
  402ba4:	mov	x0, x19
  402ba8:	bl	402440 <strncmp@plt>
  402bac:	cbz	w0, 402c80 <ferror@plt+0x380>
  402bb0:	mov	x23, sp
  402bb4:	cmp	w20, #0x11
  402bb8:	add	x22, x23, #0x108
  402bbc:	b.eq	402d4c <ferror@plt+0x44c>  // b.none
  402bc0:	adrp	x1, 418000 <ferror@plt+0x15700>
  402bc4:	add	x1, x1, #0xadb
  402bc8:	mov	w2, #0x5                   	// #5
  402bcc:	mov	x0, x19
  402bd0:	bl	402440 <strncmp@plt>
  402bd4:	cbz	w0, 402d4c <ferror@plt+0x44c>
  402bd8:	cmp	w20, #0x10
  402bdc:	b.eq	402e50 <ferror@plt+0x550>  // b.none
  402be0:	adrp	x1, 418000 <ferror@plt+0x15700>
  402be4:	add	x1, x1, #0xad8
  402be8:	mov	w2, #0x8                   	// #8
  402bec:	mov	x0, x19
  402bf0:	bl	402440 <strncmp@plt>
  402bf4:	cbz	w0, 402e50 <ferror@plt+0x550>
  402bf8:	cmp	w20, #0x28
  402bfc:	b.eq	402f3c <ferror@plt+0x63c>  // b.none
  402c00:	adrp	x1, 418000 <ferror@plt+0x15700>
  402c04:	add	x1, x1, #0xae8
  402c08:	mov	w2, #0x6                   	// #6
  402c0c:	mov	x0, x19
  402c10:	bl	402440 <strncmp@plt>
  402c14:	cbz	w0, 402f3c <ferror@plt+0x63c>
  402c18:	cmp	w20, #0x2
  402c1c:	b.eq	40305c <ferror@plt+0x75c>  // b.none
  402c20:	adrp	x1, 418000 <ferror@plt+0x15700>
  402c24:	add	x1, x1, #0xaef
  402c28:	mov	w2, #0x5                   	// #5
  402c2c:	mov	x0, x19
  402c30:	bl	402440 <strncmp@plt>
  402c34:	cbz	w0, 40305c <ferror@plt+0x75c>
  402c38:	cmp	w20, #0xa
  402c3c:	b.eq	402c58 <ferror@plt+0x358>  // b.none
  402c40:	adrp	x1, 418000 <ferror@plt+0x15700>
  402c44:	add	x1, x1, #0xaf5
  402c48:	mov	w2, #0x6                   	// #6
  402c4c:	mov	x0, x19
  402c50:	bl	402440 <strncmp@plt>
  402c54:	cbnz	w0, 403080 <ferror@plt+0x780>
  402c58:	adrp	x1, 418000 <ferror@plt+0x15700>
  402c5c:	add	x1, x1, #0xaf5
  402c60:	mov	w2, #0x6                   	// #6
  402c64:	mov	x0, x19
  402c68:	bl	402440 <strncmp@plt>
  402c6c:	add	x8, x19, #0x6
  402c70:	cmp	w0, #0x0
  402c74:	csel	x19, x8, x19, eq  // eq = none
  402c78:	mov	w20, #0xa                   	// #10
  402c7c:	b	403080 <ferror@plt+0x780>
  402c80:	adrp	x1, 418000 <ferror@plt+0x15700>
  402c84:	mov	w20, #0x1                   	// #1
  402c88:	add	x1, x1, #0xad0
  402c8c:	mov	w2, #0x5                   	// #5
  402c90:	mov	x0, x19
  402c94:	strh	w20, [sp, #6]
  402c98:	bl	402440 <strncmp@plt>
  402c9c:	add	x8, x19, #0x5
  402ca0:	cmp	w0, #0x0
  402ca4:	csel	x0, x8, x19, eq  // eq = none
  402ca8:	bl	402510 <strdup@plt>
  402cac:	mov	x19, x0
  402cb0:	bl	402250 <strlen@plt>
  402cb4:	lsl	w8, w0, #3
  402cb8:	strh	w8, [sp, #4]
  402cbc:	str	x19, [sp, #8]
  402cc0:	adrp	x10, 417000 <ferror@plt+0x14700>
  402cc4:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  402cc8:	add	x10, x10, #0x8d0
  402ccc:	mov	w11, #0x28                  	// #40
  402cd0:	add	x9, x9, #0xdf0
  402cd4:	smaddl	x10, w20, w11, x10
  402cd8:	ldr	w8, [x9, #108]
  402cdc:	ldr	w10, [x10, #4]
  402ce0:	mov	w12, #0x1                   	// #1
  402ce4:	lsl	x11, x12, x20
  402ce8:	strb	w12, [x9]
  402cec:	orr	w10, w10, w8
  402cf0:	str	x11, [x9, #112]
  402cf4:	str	w10, [x9, #108]
  402cf8:	str	w20, [x24, #3544]
  402cfc:	cbz	w8, 402d08 <ferror@plt+0x408>
  402d00:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  402d04:	str	w8, [x9, #3676]
  402d08:	mov	w0, #0x120                 	// #288
  402d0c:	bl	402400 <malloc@plt>
  402d10:	mov	x19, x0
  402d14:	cbz	x0, 402d28 <ferror@plt+0x428>
  402d18:	mov	x1, sp
  402d1c:	mov	w2, #0x120                 	// #288
  402d20:	mov	x0, x19
  402d24:	bl	402220 <memcpy@plt>
  402d28:	mov	x0, x19
  402d2c:	ldp	x20, x19, [sp, #448]
  402d30:	ldp	x22, x21, [sp, #432]
  402d34:	ldp	x24, x23, [sp, #416]
  402d38:	ldp	x26, x25, [sp, #400]
  402d3c:	ldp	x28, x27, [sp, #384]
  402d40:	ldp	x29, x30, [sp, #368]
  402d44:	add	sp, sp, #0x1d0
  402d48:	ret
  402d4c:	adrp	x1, 418000 <ferror@plt+0x15700>
  402d50:	mov	w8, #0x110000              	// #1114112
  402d54:	add	x1, x1, #0xadb
  402d58:	mov	w2, #0x5                   	// #5
  402d5c:	mov	x0, x19
  402d60:	str	w8, [sp, #4]
  402d64:	mov	w20, #0x5                   	// #5
  402d68:	bl	402440 <strncmp@plt>
  402d6c:	add	x8, x19, #0x5
  402d70:	cmp	w0, #0x0
  402d74:	csel	x23, x20, xzr, eq  // eq = none
  402d78:	csel	x20, x8, x19, eq  // eq = none
  402d7c:	mov	w1, #0x3a                  	// #58
  402d80:	mov	x0, x20
  402d84:	bl	4026a0 <strchr@plt>
  402d88:	cbz	x0, 402e0c <ferror@plt+0x50c>
  402d8c:	mov	x21, x0
  402d90:	strb	wzr, [x0]
  402d94:	ldrb	w8, [x21, #1]!
  402d98:	cbz	w8, 402e0c <ferror@plt+0x50c>
  402d9c:	adrp	x1, 418000 <ferror@plt+0x15700>
  402da0:	add	x1, x1, #0xad6
  402da4:	mov	x0, x21
  402da8:	bl	4025e0 <strcmp@plt>
  402dac:	cbz	w0, 402e0c <ferror@plt+0x50c>
  402db0:	mov	x0, x22
  402db4:	mov	x1, x21
  402db8:	mov	w2, wzr
  402dbc:	bl	40d3bc <ferror@plt+0xaabc>
  402dc0:	cbz	w0, 402e0c <ferror@plt+0x50c>
  402dc4:	adrp	x22, 432000 <stdin@@GLIBC_2.17+0x1238>
  402dc8:	ldrb	w8, [x22, #3584]
  402dcc:	tbnz	w8, #0, 402df8 <ferror@plt+0x4f8>
  402dd0:	sub	x0, x29, #0x48
  402dd4:	mov	w1, wzr
  402dd8:	bl	4149b4 <ferror@plt+0x120b4>
  402ddc:	tbnz	w0, #31, 4034f4 <ferror@plt+0xbf4>
  402de0:	sub	x0, x29, #0x48
  402de4:	bl	412030 <ferror@plt+0xf730>
  402de8:	sub	x0, x29, #0x48
  402dec:	bl	4147e4 <ferror@plt+0x11ee4>
  402df0:	mov	w8, #0x1                   	// #1
  402df4:	strb	w8, [x22, #3584]
  402df8:	mov	x0, x21
  402dfc:	bl	411eec <ferror@plt+0xf5ec>
  402e00:	cmp	w0, #0x1
  402e04:	str	w0, [sp, #264]
  402e08:	b.lt	402e40 <ferror@plt+0x540>  // b.tstop
  402e0c:	ldrb	w8, [x19, x23]
  402e10:	cbz	w8, 402e48 <ferror@plt+0x548>
  402e14:	adrp	x1, 418000 <ferror@plt+0x15700>
  402e18:	add	x1, x1, #0xad6
  402e1c:	mov	x0, x20
  402e20:	bl	4025e0 <strcmp@plt>
  402e24:	cbz	w0, 402e48 <ferror@plt+0x548>
  402e28:	mov	w8, #0x20                  	// #32
  402e2c:	sub	x0, x29, #0x48
  402e30:	mov	x1, x20
  402e34:	strh	w8, [sp, #4]
  402e38:	bl	41264c <ferror@plt+0xfd4c>
  402e3c:	cbz	w0, 402f24 <ferror@plt+0x624>
  402e40:	mov	x19, xzr
  402e44:	b	402d28 <ferror@plt+0x428>
  402e48:	mov	w20, #0x11                  	// #17
  402e4c:	b	402cc0 <ferror@plt+0x3c0>
  402e50:	adrp	x1, 418000 <ferror@plt+0x15700>
  402e54:	mov	w8, #0x100000              	// #1048576
  402e58:	add	x1, x1, #0xad8
  402e5c:	mov	w2, #0x8                   	// #8
  402e60:	mov	x0, x19
  402e64:	str	w8, [sp, #4]
  402e68:	bl	402440 <strncmp@plt>
  402e6c:	cmp	w0, #0x0
  402e70:	add	x8, x19, #0x8
  402e74:	csel	x20, x8, x19, eq  // eq = none
  402e78:	mov	w1, #0x3a                  	// #58
  402e7c:	mov	x0, x20
  402e80:	cset	w23, eq  // eq = none
  402e84:	bl	4026a0 <strchr@plt>
  402e88:	cbz	x0, 402edc <ferror@plt+0x5dc>
  402e8c:	mov	x21, x0
  402e90:	strb	wzr, [x0]
  402e94:	ldrb	w8, [x21, #1]!
  402e98:	cbz	w8, 402edc <ferror@plt+0x5dc>
  402e9c:	adrp	x1, 418000 <ferror@plt+0x15700>
  402ea0:	add	x1, x1, #0xad6
  402ea4:	mov	x0, x21
  402ea8:	bl	4025e0 <strcmp@plt>
  402eac:	cbz	w0, 402edc <ferror@plt+0x5dc>
  402eb0:	mov	x0, x22
  402eb4:	mov	x1, x21
  402eb8:	mov	w2, wzr
  402ebc:	bl	40d3bc <ferror@plt+0xaabc>
  402ec0:	cbz	w0, 402edc <ferror@plt+0x5dc>
  402ec4:	adrp	x1, 418000 <ferror@plt+0x15700>
  402ec8:	add	x1, x1, #0xae1
  402ecc:	mov	x0, x21
  402ed0:	bl	4025e0 <strcmp@plt>
  402ed4:	cbnz	w0, 402e40 <ferror@plt+0x540>
  402ed8:	str	wzr, [sp, #264]
  402edc:	lsl	x8, x23, #3
  402ee0:	ldrb	w8, [x19, x8]
  402ee4:	cbz	w8, 402f1c <ferror@plt+0x61c>
  402ee8:	adrp	x1, 418000 <ferror@plt+0x15700>
  402eec:	add	x1, x1, #0xad6
  402ef0:	mov	x0, x20
  402ef4:	bl	4025e0 <strcmp@plt>
  402ef8:	cbz	w0, 402f1c <ferror@plt+0x61c>
  402efc:	mov	x9, sp
  402f00:	mov	w8, #0x20                  	// #32
  402f04:	orr	x0, x9, #0x8
  402f08:	mov	x1, x20
  402f0c:	strh	w8, [sp, #4]
  402f10:	bl	411334 <ferror@plt+0xea34>
  402f14:	cmn	w0, #0x1
  402f18:	b.eq	402e40 <ferror@plt+0x540>  // b.none
  402f1c:	mov	w20, #0x10                  	// #16
  402f20:	b	402cc0 <ferror@plt+0x3c0>
  402f24:	ldurh	w8, [x29, #-72]
  402f28:	mov	w20, #0x11                  	// #17
  402f2c:	rev	w8, w8
  402f30:	lsr	w8, w8, #16
  402f34:	str	w8, [sp, #8]
  402f38:	b	402cc0 <ferror@plt+0x3c0>
  402f3c:	adrp	x1, 418000 <ferror@plt+0x15700>
  402f40:	mov	w8, #0xffffffff            	// #-1
  402f44:	mov	w9, #0x28                  	// #40
  402f48:	add	x1, x1, #0xae8
  402f4c:	mov	w2, #0x6                   	// #6
  402f50:	mov	x0, x19
  402f54:	stur	w8, [x29, #-72]
  402f58:	strh	w9, [sp, #6]
  402f5c:	mov	w20, #0x6                   	// #6
  402f60:	bl	402440 <strncmp@plt>
  402f64:	add	x8, x19, #0x6
  402f68:	cmp	w0, #0x0
  402f6c:	csel	x25, x20, xzr, eq  // eq = none
  402f70:	csel	x20, x8, x19, eq  // eq = none
  402f74:	tbz	w21, #0, 402f84 <ferror@plt+0x684>
  402f78:	mov	x21, x20
  402f7c:	cbnz	x20, 402f9c <ferror@plt+0x69c>
  402f80:	b	402fc4 <ferror@plt+0x6c4>
  402f84:	mov	w1, #0x3a                  	// #58
  402f88:	mov	x0, x20
  402f8c:	bl	4026a0 <strchr@plt>
  402f90:	cbz	x0, 402fc4 <ferror@plt+0x6c4>
  402f94:	mov	x21, x0
  402f98:	strb	wzr, [x21], #1
  402f9c:	adrp	x1, 418000 <ferror@plt+0x15700>
  402fa0:	add	x1, x1, #0xad6
  402fa4:	mov	x0, x21
  402fa8:	bl	4025e0 <strcmp@plt>
  402fac:	cbz	w0, 402fc4 <ferror@plt+0x6c4>
  402fb0:	mov	x0, x22
  402fb4:	mov	x1, x21
  402fb8:	mov	w2, wzr
  402fbc:	bl	40d78c <ferror@plt+0xae8c>
  402fc0:	cbnz	w0, 402e40 <ferror@plt+0x540>
  402fc4:	ldrb	w8, [x19, x25]
  402fc8:	cbz	w8, 402ffc <ferror@plt+0x6fc>
  402fcc:	adrp	x1, 418000 <ferror@plt+0x15700>
  402fd0:	add	x1, x1, #0xad6
  402fd4:	mov	x0, x20
  402fd8:	bl	4025e0 <strcmp@plt>
  402fdc:	cbz	w0, 402ffc <ferror@plt+0x6fc>
  402fe0:	mov	w8, #0x20                  	// #32
  402fe4:	sub	x0, x29, #0x48
  402fe8:	mov	x1, x20
  402fec:	mov	w2, wzr
  402ff0:	strh	w8, [sp, #4]
  402ff4:	bl	40d78c <ferror@plt+0xae8c>
  402ff8:	cbnz	w0, 402e40 <ferror@plt+0x540>
  402ffc:	adrp	x8, 417000 <ferror@plt+0x14700>
  403000:	ldr	d0, [x8, #232]
  403004:	ldur	w8, [x29, #-72]
  403008:	mov	w20, #0x28                  	// #40
  40300c:	str	d0, [sp]
  403010:	movi	v0.2d, #0x0
  403014:	stur	q0, [sp, #12]
  403018:	stur	q0, [sp, #28]
  40301c:	stur	q0, [sp, #44]
  403020:	stur	q0, [sp, #60]
  403024:	stur	q0, [sp, #76]
  403028:	stur	q0, [sp, #92]
  40302c:	stur	q0, [sp, #108]
  403030:	stur	q0, [sp, #124]
  403034:	stur	q0, [x23, #140]
  403038:	stur	q0, [x23, #156]
  40303c:	stur	q0, [x23, #172]
  403040:	stur	q0, [x23, #188]
  403044:	stur	q0, [x23, #204]
  403048:	stur	q0, [x23, #220]
  40304c:	stur	q0, [x23, #236]
  403050:	stur	q0, [x23, #248]
  403054:	str	w8, [sp, #8]
  403058:	b	402cc0 <ferror@plt+0x3c0>
  40305c:	adrp	x1, 418000 <ferror@plt+0x15700>
  403060:	add	x1, x1, #0xaef
  403064:	mov	w2, #0x5                   	// #5
  403068:	mov	x0, x19
  40306c:	bl	402440 <strncmp@plt>
  403070:	add	x8, x19, #0x5
  403074:	cmp	w0, #0x0
  403078:	csel	x19, x8, x19, eq  // eq = none
  40307c:	mov	w20, #0x2                   	// #2
  403080:	ldrb	w8, [x19]
  403084:	cmp	w8, #0x2a
  403088:	b.eq	4030b0 <ferror@plt+0x7b0>  // b.none
  40308c:	cmp	w8, #0x5b
  403090:	b.ne	4030b8 <ferror@plt+0x7b8>  // b.any
  403094:	add	x19, x19, #0x1
  403098:	mov	w1, #0x5d                  	// #93
  40309c:	mov	x0, x19
  4030a0:	bl	4026a0 <strchr@plt>
  4030a4:	cbz	x0, 402e40 <ferror@plt+0x540>
  4030a8:	strb	wzr, [x0], #1
  4030ac:	b	4030d4 <ferror@plt+0x7d4>
  4030b0:	add	x0, x19, #0x1
  4030b4:	b	4030d4 <ferror@plt+0x7d4>
  4030b8:	mov	w1, #0x2f                  	// #47
  4030bc:	mov	x0, x19
  4030c0:	bl	4026a0 <strchr@plt>
  4030c4:	cmp	x0, #0x0
  4030c8:	csel	x0, x19, x0, eq  // eq = none
  4030cc:	mov	w1, #0x3a                  	// #58
  4030d0:	bl	402550 <strrchr@plt>
  4030d4:	tst	w21, #0x1
  4030d8:	csel	x23, x19, x0, ne  // ne = any
  4030dc:	cbz	x23, 4031d0 <ferror@plt+0x8d0>
  4030e0:	ldrb	w8, [x23]
  4030e4:	cbz	w8, 4031d0 <ferror@plt+0x8d0>
  4030e8:	cmp	w8, #0x3a
  4030ec:	b.ne	403100 <ferror@plt+0x800>  // b.any
  4030f0:	mov	x9, x23
  4030f4:	ldrb	w8, [x9, #1]!
  4030f8:	strb	wzr, [x23]
  4030fc:	mov	x23, x9
  403100:	cbz	w8, 4031d0 <ferror@plt+0x8d0>
  403104:	cmp	w8, #0x2a
  403108:	b.eq	4031d0 <ferror@plt+0x8d0>  // b.none
  40310c:	mov	x0, x22
  403110:	mov	x1, x23
  403114:	mov	w2, wzr
  403118:	bl	40d3bc <ferror@plt+0xaabc>
  40311c:	cbz	w0, 4031d0 <ferror@plt+0x8d0>
  403120:	adrp	x25, 432000 <stdin@@GLIBC_2.17+0x1238>
  403124:	ldr	w8, [x25, #3672]
  403128:	tbnz	w8, #2, 403134 <ferror@plt+0x834>
  40312c:	mov	x22, xzr
  403130:	b	40314c <ferror@plt+0x84c>
  403134:	adrp	x1, 41a000 <ferror@plt+0x17700>
  403138:	add	x1, x1, #0x829
  40313c:	mov	x0, x23
  403140:	bl	4028b0 <getservbyname@plt>
  403144:	ldr	w8, [x25, #3672]
  403148:	mov	x22, x0
  40314c:	tbnz	w8, #0, 403158 <ferror@plt+0x858>
  403150:	cbnz	x22, 403188 <ferror@plt+0x888>
  403154:	b	4031a4 <ferror@plt+0x8a4>
  403158:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40315c:	add	x1, x1, #0x855
  403160:	mov	x0, x23
  403164:	bl	4028b0 <getservbyname@plt>
  403168:	cbz	x22, 403184 <ferror@plt+0x884>
  40316c:	cbz	x0, 403184 <ferror@plt+0x884>
  403170:	ldr	w8, [x22, #16]
  403174:	ldr	w9, [x0, #16]
  403178:	cmp	w8, w9
  40317c:	b.eq	403188 <ferror@plt+0x888>  // b.none
  403180:	b	4034a8 <ferror@plt+0xba8>
  403184:	cbz	x22, 40318c <ferror@plt+0x88c>
  403188:	mov	x0, x22
  40318c:	cbz	x0, 4031a4 <ferror@plt+0x8a4>
  403190:	ldrh	w8, [x0, #16]
  403194:	rev	w8, w8
  403198:	lsr	w8, w8, #16
  40319c:	str	w8, [sp, #264]
  4031a0:	b	4031d0 <ferror@plt+0x8d0>
  4031a4:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4031a8:	ldr	x22, [x8, #3632]
  4031ac:	cbz	x22, 4031c4 <ferror@plt+0x8c4>
  4031b0:	ldr	w8, [x25, #3672]
  4031b4:	tbnz	w8, #0, 403308 <ferror@plt+0xa08>
  4031b8:	tbnz	w8, #2, 403454 <ferror@plt+0xb54>
  4031bc:	ldr	x22, [x22]
  4031c0:	cbnz	x22, 4031bc <ferror@plt+0x8bc>
  4031c4:	ldr	w8, [sp, #264]
  4031c8:	cmp	w8, #0x0
  4031cc:	b.le	4034d4 <ferror@plt+0xbd4>
  4031d0:	tbnz	w21, #0, 40344c <ferror@plt+0xb4c>
  4031d4:	ldrb	w8, [x19]
  4031d8:	cbz	w8, 40344c <ferror@plt+0xb4c>
  4031dc:	cmp	w8, #0x2a
  4031e0:	b.eq	40344c <ferror@plt+0xb4c>  // b.none
  4031e4:	mov	x0, sp
  4031e8:	mov	x1, x19
  4031ec:	mov	w2, w20
  4031f0:	bl	40e15c <ferror@plt+0xb85c>
  4031f4:	cbz	w0, 40344c <ferror@plt+0xb4c>
  4031f8:	adrp	x21, 432000 <stdin@@GLIBC_2.17+0x1238>
  4031fc:	ldrb	w8, [x21, #3588]
  403200:	strh	wzr, [sp, #4]
  403204:	tbnz	w8, #0, 403218 <ferror@plt+0x918>
  403208:	mov	w0, #0x1                   	// #1
  40320c:	mov	w22, #0x1                   	// #1
  403210:	bl	4022d0 <sethostent@plt>
  403214:	strb	w22, [x21, #3588]
  403218:	cmp	w20, #0x0
  40321c:	mov	w8, #0x2                   	// #2
  403220:	csel	w1, w8, w20, eq  // eq = none
  403224:	mov	x0, x19
  403228:	bl	4025c0 <gethostbyname2@plt>
  40322c:	cbz	x0, 4032cc <ferror@plt+0x9cc>
  403230:	ldr	w8, [x0, #16]
  403234:	ldr	x26, [x0, #24]
  403238:	mov	x21, x0
  40323c:	cmp	w8, #0x2
  403240:	b.eq	403254 <ferror@plt+0x954>  // b.none
  403244:	cmp	w8, #0xa
  403248:	b.ne	4032cc <ferror@plt+0x9cc>  // b.any
  40324c:	mov	w22, #0x10                  	// #16
  403250:	b	403258 <ferror@plt+0x958>
  403254:	mov	w22, #0x4                   	// #4
  403258:	ldr	x1, [x26]
  40325c:	cbz	x1, 4032cc <ferror@plt+0x9cc>
  403260:	mov	x25, xzr
  403264:	lsl	w27, w22, #3
  403268:	b	40329c <ferror@plt+0x99c>
  40326c:	mov	x23, sp
  403270:	add	x0, x23, #0x8
  403274:	mov	x2, x22
  403278:	bl	402220 <memcpy@plt>
  40327c:	strh	w22, [x23, #2]
  403280:	strh	w27, [x23, #4]
  403284:	ldr	w8, [x21, #16]
  403288:	strh	w8, [x23, #6]
  40328c:	add	x8, x26, x25, lsl #3
  403290:	ldr	x1, [x8, #8]
  403294:	add	x25, x25, #0x1
  403298:	cbz	x1, 4032d0 <ferror@plt+0x9d0>
  40329c:	ldrh	w8, [sp, #4]
  4032a0:	cbz	w8, 40326c <ferror@plt+0x96c>
  4032a4:	mov	w0, #0x120                 	// #288
  4032a8:	bl	402400 <malloc@plt>
  4032ac:	cbz	x0, 4032d0 <ferror@plt+0x9d0>
  4032b0:	mov	x1, sp
  4032b4:	mov	w2, #0x120                 	// #288
  4032b8:	mov	x23, x0
  4032bc:	bl	402220 <memcpy@plt>
  4032c0:	str	x23, [sp, #280]
  4032c4:	ldr	x1, [x26, x25, lsl #3]
  4032c8:	b	403270 <ferror@plt+0x970>
  4032cc:	mov	w25, wzr
  4032d0:	cbnz	w20, 403448 <ferror@plt+0xb48>
  4032d4:	mov	w1, #0xa                   	// #10
  4032d8:	mov	x0, x19
  4032dc:	bl	4025c0 <gethostbyname2@plt>
  4032e0:	cbz	x0, 403448 <ferror@plt+0xb48>
  4032e4:	ldr	w8, [x0, #16]
  4032e8:	ldr	x26, [x0, #24]
  4032ec:	mov	x21, x0
  4032f0:	cmp	w8, #0x2
  4032f4:	b.eq	4033c8 <ferror@plt+0xac8>  // b.none
  4032f8:	cmp	w8, #0xa
  4032fc:	b.ne	403440 <ferror@plt+0xb40>  // b.any
  403300:	mov	w22, #0x10                  	// #16
  403304:	b	4033cc <ferror@plt+0xacc>
  403308:	adrp	x25, 41a000 <ferror@plt+0x17700>
  40330c:	adrp	x26, 41a000 <ferror@plt+0x17700>
  403310:	add	x25, x25, #0x829
  403314:	add	x26, x26, #0x855
  403318:	tbz	w8, #2, 403330 <ferror@plt+0xa30>
  40331c:	b	403384 <ferror@plt+0xa84>
  403320:	mov	w8, w9
  403324:	str	w8, [sp, #264]
  403328:	ldr	x22, [x22]
  40332c:	cbz	x22, 4031c4 <ferror@plt+0x8c4>
  403330:	ldr	x8, [x22, #24]
  403334:	cmp	x8, x25
  403338:	b.eq	403328 <ferror@plt+0xa28>  // b.none
  40333c:	cmp	x8, x26
  403340:	b.ne	403328 <ferror@plt+0xa28>  // b.any
  403344:	ldr	x0, [x22, #16]
  403348:	cbz	x0, 403328 <ferror@plt+0xa28>
  40334c:	mov	x1, x23
  403350:	bl	4025e0 <strcmp@plt>
  403354:	cbnz	w0, 403328 <ferror@plt+0xa28>
  403358:	ldr	w8, [sp, #264]
  40335c:	ldr	w9, [x22, #8]
  403360:	cmp	w8, #0x1
  403364:	b.lt	403320 <ferror@plt+0xa20>  // b.tstop
  403368:	cmp	w8, w9
  40336c:	b.eq	403324 <ferror@plt+0xa24>  // b.none
  403370:	b	4034a8 <ferror@plt+0xba8>
  403374:	mov	w8, w9
  403378:	str	w8, [sp, #264]
  40337c:	ldr	x22, [x22]
  403380:	cbz	x22, 4031c4 <ferror@plt+0x8c4>
  403384:	ldr	x8, [x22, #24]
  403388:	cmp	x8, x25
  40338c:	b.eq	403398 <ferror@plt+0xa98>  // b.none
  403390:	cmp	x8, x26
  403394:	b.ne	40337c <ferror@plt+0xa7c>  // b.any
  403398:	ldr	x0, [x22, #16]
  40339c:	cbz	x0, 40337c <ferror@plt+0xa7c>
  4033a0:	mov	x1, x23
  4033a4:	bl	4025e0 <strcmp@plt>
  4033a8:	cbnz	w0, 40337c <ferror@plt+0xa7c>
  4033ac:	ldr	w8, [sp, #264]
  4033b0:	ldr	w9, [x22, #8]
  4033b4:	cmp	w8, #0x1
  4033b8:	b.lt	403374 <ferror@plt+0xa74>  // b.tstop
  4033bc:	cmp	w8, w9
  4033c0:	b.eq	403378 <ferror@plt+0xa78>  // b.none
  4033c4:	b	4034a8 <ferror@plt+0xba8>
  4033c8:	mov	w22, #0x4                   	// #4
  4033cc:	ldr	x1, [x26]
  4033d0:	cbz	x1, 403440 <ferror@plt+0xb40>
  4033d4:	mov	x27, xzr
  4033d8:	lsl	w28, w22, #3
  4033dc:	b	403410 <ferror@plt+0xb10>
  4033e0:	mov	x23, sp
  4033e4:	add	x0, x23, #0x8
  4033e8:	mov	x2, x22
  4033ec:	bl	402220 <memcpy@plt>
  4033f0:	strh	w22, [x23, #2]
  4033f4:	strh	w28, [x23, #4]
  4033f8:	ldr	w8, [x21, #16]
  4033fc:	strh	w8, [x23, #6]
  403400:	add	x8, x26, x27, lsl #3
  403404:	ldr	x1, [x8, #8]
  403408:	add	x27, x27, #0x1
  40340c:	cbz	x1, 403444 <ferror@plt+0xb44>
  403410:	ldrh	w8, [sp, #4]
  403414:	cbz	w8, 4033e0 <ferror@plt+0xae0>
  403418:	mov	w0, #0x120                 	// #288
  40341c:	bl	402400 <malloc@plt>
  403420:	cbz	x0, 403444 <ferror@plt+0xb44>
  403424:	mov	x1, sp
  403428:	mov	w2, #0x120                 	// #288
  40342c:	mov	x23, x0
  403430:	bl	402220 <memcpy@plt>
  403434:	str	x23, [sp, #280]
  403438:	ldr	x1, [x26, x27, lsl #3]
  40343c:	b	4033e4 <ferror@plt+0xae4>
  403440:	mov	w27, wzr
  403444:	add	w25, w27, w25
  403448:	cbz	w25, 4034bc <ferror@plt+0xbbc>
  40344c:	cbnz	w20, 402cc0 <ferror@plt+0x3c0>
  403450:	b	402d08 <ferror@plt+0x408>
  403454:	adrp	x25, 41a000 <ferror@plt+0x17700>
  403458:	add	x25, x25, #0x829
  40345c:	b	403470 <ferror@plt+0xb70>
  403460:	mov	w8, w9
  403464:	str	w8, [sp, #264]
  403468:	ldr	x22, [x22]
  40346c:	cbz	x22, 4031c4 <ferror@plt+0x8c4>
  403470:	ldr	x8, [x22, #24]
  403474:	cmp	x8, x25
  403478:	b.ne	403468 <ferror@plt+0xb68>  // b.any
  40347c:	ldr	x0, [x22, #16]
  403480:	cbz	x0, 403468 <ferror@plt+0xb68>
  403484:	mov	x1, x23
  403488:	bl	4025e0 <strcmp@plt>
  40348c:	cbnz	w0, 403468 <ferror@plt+0xb68>
  403490:	ldr	w8, [sp, #264]
  403494:	ldr	w9, [x22, #8]
  403498:	cmp	w8, #0x1
  40349c:	b.lt	403460 <ferror@plt+0xb60>  // b.tstop
  4034a0:	cmp	w8, w9
  4034a4:	b.eq	403464 <ferror@plt+0xb64>  // b.none
  4034a8:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  4034ac:	ldr	x0, [x8, #3496]
  4034b0:	adrp	x1, 418000 <ferror@plt+0x15700>
  4034b4:	add	x1, x1, #0xafc
  4034b8:	b	4034e4 <ferror@plt+0xbe4>
  4034bc:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  4034c0:	ldr	x0, [x8, #3496]
  4034c4:	adrp	x1, 418000 <ferror@plt+0x15700>
  4034c8:	add	x1, x1, #0xb41
  4034cc:	mov	x2, x19
  4034d0:	b	4034e8 <ferror@plt+0xbe8>
  4034d4:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  4034d8:	ldr	x0, [x8, #3496]
  4034dc:	adrp	x1, 418000 <ferror@plt+0x15700>
  4034e0:	add	x1, x1, #0xb19
  4034e4:	mov	x2, x23
  4034e8:	bl	4028c0 <fprintf@plt>
  4034ec:	mov	x19, xzr
  4034f0:	b	402d28 <ferror@plt+0x428>
  4034f4:	mov	w0, #0x1                   	// #1
  4034f8:	bl	402260 <exit@plt>
  4034fc:	sub	sp, sp, #0x140
  403500:	mov	w1, #0x2f                  	// #47
  403504:	stp	x29, x30, [sp, #288]
  403508:	stp	x28, x19, [sp, #304]
  40350c:	add	x29, sp, #0x120
  403510:	mov	x19, x0
  403514:	bl	4026a0 <strchr@plt>
  403518:	cbz	x0, 403564 <ferror@plt+0xc64>
  40351c:	mov	x8, sp
  403520:	adrp	x1, 418000 <ferror@plt+0x15700>
  403524:	add	x2, x8, #0x110
  403528:	add	x3, x8, #0x114
  40352c:	add	x1, x1, #0xb76
  403530:	mov	x0, x19
  403534:	bl	4027e0 <__isoc99_sscanf@plt>
  403538:	cmp	w0, #0x2
  40353c:	b.ne	40358c <ferror@plt+0xc8c>  // b.any
  403540:	mov	w0, #0x120                 	// #288
  403544:	bl	402400 <malloc@plt>
  403548:	mov	x19, x0
  40354c:	cbz	x0, 403590 <ferror@plt+0xc90>
  403550:	mov	x1, sp
  403554:	mov	w2, #0x120                 	// #288
  403558:	mov	x0, x19
  40355c:	bl	402220 <memcpy@plt>
  403560:	b	403590 <ferror@plt+0xc90>
  403564:	mov	x9, sp
  403568:	adrp	x1, 418000 <ferror@plt+0x15700>
  40356c:	mov	w8, #0xffffffff            	// #-1
  403570:	add	x2, x9, #0x110
  403574:	add	x1, x1, #0xb79
  403578:	mov	x0, x19
  40357c:	str	w8, [sp, #276]
  403580:	bl	4027e0 <__isoc99_sscanf@plt>
  403584:	cmp	w0, #0x1
  403588:	b.eq	403540 <ferror@plt+0xc40>  // b.none
  40358c:	mov	x19, xzr
  403590:	mov	x0, x19
  403594:	ldp	x28, x19, [sp, #304]
  403598:	ldp	x29, x30, [sp, #288]
  40359c:	add	sp, sp, #0x140
  4035a0:	ret
  4035a4:	stp	x29, x30, [sp, #-96]!
  4035a8:	stp	x28, x27, [sp, #16]
  4035ac:	stp	x26, x25, [sp, #32]
  4035b0:	stp	x24, x23, [sp, #48]
  4035b4:	stp	x22, x21, [sp, #64]
  4035b8:	stp	x20, x19, [sp, #80]
  4035bc:	mov	x29, sp
  4035c0:	sub	sp, sp, #0x4, lsl #12
  4035c4:	sub	sp, sp, #0x5b0
  4035c8:	adrp	x24, 418000 <ferror@plt+0x15700>
  4035cc:	adrp	x26, 417000 <ferror@plt+0x14700>
  4035d0:	adrp	x27, 417000 <ferror@plt+0x14700>
  4035d4:	mov	x21, x1
  4035d8:	mov	w22, w0
  4035dc:	mov	w23, wzr
  4035e0:	add	x24, x24, #0xb7c
  4035e4:	add	x26, x26, #0x3c8
  4035e8:	add	x27, x27, #0x118
  4035ec:	stp	xzr, xzr, [sp, #48]
  4035f0:	str	xzr, [sp, #80]
  4035f4:	b	403620 <ferror@plt+0xd20>
  4035f8:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4035fc:	add	x8, x8, #0xdf0
  403600:	adrp	x9, 417000 <ferror@plt+0x14700>
  403604:	ldr	d0, [x8, #104]
  403608:	ldr	d1, [x9, #240]
  40360c:	mov	w9, #0x1                   	// #1
  403610:	orr	v0.8b, v0.8b, v1.8b
  403614:	str	d0, [x8, #104]
  403618:	strb	w9, [x8]
  40361c:	mov	w23, w25
  403620:	mov	w0, w22
  403624:	mov	x1, x21
  403628:	mov	x2, x24
  40362c:	mov	x3, x26
  403630:	mov	x4, xzr
  403634:	mov	w25, w23
  403638:	bl	4025d0 <getopt_long@plt>
  40363c:	add	w8, w0, #0x1
  403640:	cmp	w8, #0x105
  403644:	b.hi	405d0c <ferror@plt+0x340c>  // b.pmore
  403648:	adr	x9, 4035f8 <ferror@plt+0xcf8>
  40364c:	ldrh	w10, [x27, x8, lsl #1]
  403650:	add	x9, x9, x10, lsl #2
  403654:	mov	w23, #0xfff                 	// #4095
  403658:	br	x9
  40365c:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  403660:	add	x8, x8, #0xdf0
  403664:	ldr	w11, [x8, #108]
  403668:	ldr	x12, [x8, #112]
  40366c:	mov	w9, #0x1                   	// #1
  403670:	adrp	x10, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  403674:	mov	w13, #0x11                  	// #17
  403678:	strb	w9, [x8]
  40367c:	orr	w9, w11, #0x80
  403680:	orr	x11, x12, #0x20000
  403684:	b	403794 <ferror@plt+0xe94>
  403688:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  40368c:	mov	w9, #0x1                   	// #1
  403690:	strb	w9, [x8, #3576]
  403694:	mov	w23, w25
  403698:	b	403620 <ferror@plt+0xd20>
  40369c:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4036a0:	mov	w9, #0x1                   	// #1
  4036a4:	strb	w9, [x8, #3552]
  4036a8:	mov	w23, w25
  4036ac:	b	403620 <ferror@plt+0xd20>
  4036b0:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  4036b4:	mov	w9, #0x1                   	// #1
  4036b8:	str	w9, [x8, #1656]
  4036bc:	mov	w23, w25
  4036c0:	b	403620 <ferror@plt+0xd20>
  4036c4:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  4036c8:	ldr	x19, [x8, #3504]
  4036cc:	adrp	x1, 418000 <ferror@plt+0x15700>
  4036d0:	add	x1, x1, #0xba4
  4036d4:	mov	x0, x19
  4036d8:	bl	4025e0 <strcmp@plt>
  4036dc:	cbz	w0, 4037a8 <ferror@plt+0xea8>
  4036e0:	adrp	x1, 418000 <ferror@plt+0x15700>
  4036e4:	add	x1, x1, #0xba9
  4036e8:	mov	x0, x19
  4036ec:	bl	4025e0 <strcmp@plt>
  4036f0:	cbz	w0, 4037d8 <ferror@plt+0xed8>
  4036f4:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4036f8:	add	x1, x1, #0x70b
  4036fc:	mov	x0, x19
  403700:	bl	4025e0 <strcmp@plt>
  403704:	cbz	w0, 40365c <ferror@plt+0xd5c>
  403708:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40370c:	add	x1, x1, #0x777
  403710:	mov	x0, x19
  403714:	bl	4025e0 <strcmp@plt>
  403718:	cbz	w0, 403808 <ferror@plt+0xf08>
  40371c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  403720:	add	x1, x1, #0x708
  403724:	mov	x0, x19
  403728:	bl	4025e0 <strcmp@plt>
  40372c:	cbz	w0, 403e4c <ferror@plt+0x154c>
  403730:	adrp	x1, 418000 <ferror@plt+0x15700>
  403734:	add	x1, x1, #0xbaf
  403738:	mov	x0, x19
  40373c:	bl	4025e0 <strcmp@plt>
  403740:	cbz	w0, 403844 <ferror@plt+0xf44>
  403744:	adrp	x1, 418000 <ferror@plt+0x15700>
  403748:	add	x1, x1, #0xbb4
  40374c:	mov	x0, x19
  403750:	bl	4025e0 <strcmp@plt>
  403754:	cbz	w0, 403874 <ferror@plt+0xf74>
  403758:	adrp	x1, 418000 <ferror@plt+0x15700>
  40375c:	add	x1, x1, #0xbba
  403760:	mov	x0, x19
  403764:	bl	4025e0 <strcmp@plt>
  403768:	cbnz	w0, 405da0 <ferror@plt+0x34a0>
  40376c:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  403770:	add	x8, x8, #0xdf0
  403774:	ldr	w11, [x8, #108]
  403778:	ldr	x12, [x8, #112]
  40377c:	mov	w9, #0x1                   	// #1
  403780:	adrp	x10, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  403784:	mov	w13, #0x2c                  	// #44
  403788:	strb	w9, [x8]
  40378c:	orr	w9, w11, #0x80
  403790:	orr	x11, x12, #0x100000000000
  403794:	str	w9, [x8, #108]
  403798:	str	x11, [x8, #112]
  40379c:	str	w13, [x10, #3544]
  4037a0:	mov	w23, w25
  4037a4:	b	403620 <ferror@plt+0xd20>
  4037a8:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4037ac:	add	x8, x8, #0xdf0
  4037b0:	ldr	w12, [x8, #108]
  4037b4:	ldr	x13, [x8, #112]
  4037b8:	mov	w9, #0xb37                 	// #2871
  4037bc:	mov	w10, #0x1                   	// #1
  4037c0:	adrp	x11, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  4037c4:	mov	w14, #0x2                   	// #2
  4037c8:	strb	w10, [x8]
  4037cc:	orr	w9, w12, w9
  4037d0:	orr	x10, x13, #0x4
  4037d4:	b	4038a0 <ferror@plt+0xfa0>
  4037d8:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4037dc:	add	x8, x8, #0xdf0
  4037e0:	ldr	w12, [x8, #108]
  4037e4:	ldr	x13, [x8, #112]
  4037e8:	mov	w9, #0xb37                 	// #2871
  4037ec:	mov	w10, #0x1                   	// #1
  4037f0:	adrp	x11, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  4037f4:	mov	w14, #0xa                   	// #10
  4037f8:	strb	w10, [x8]
  4037fc:	orr	w9, w12, w9
  403800:	orr	x10, x13, #0x400
  403804:	b	4038a0 <ferror@plt+0xfa0>
  403808:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  40380c:	add	x8, x8, #0xdf0
  403810:	ldr	w11, [x8, #108]
  403814:	ldr	x12, [x8, #112]
  403818:	mov	w9, #0xb37                 	// #2871
  40381c:	mov	w10, #0x1                   	// #1
  403820:	adrp	x13, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  403824:	orr	w9, w11, w9
  403828:	orr	x11, x12, #0x2
  40382c:	strb	w10, [x8]
  403830:	str	w9, [x8, #108]
  403834:	str	x11, [x8, #112]
  403838:	str	w10, [x13, #3544]
  40383c:	mov	w23, w25
  403840:	b	403620 <ferror@plt+0xd20>
  403844:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  403848:	add	x8, x8, #0xdf0
  40384c:	ldr	w12, [x8, #108]
  403850:	ldr	x13, [x8, #112]
  403854:	mov	w9, #0x482                 	// #1154
  403858:	mov	w10, #0x1                   	// #1
  40385c:	adrp	x11, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  403860:	mov	w14, #0x1e                  	// #30
  403864:	strb	w10, [x8]
  403868:	orr	w9, w12, w9
  40386c:	orr	x10, x13, #0x40000000
  403870:	b	4038a0 <ferror@plt+0xfa0>
  403874:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  403878:	add	x8, x8, #0xdf0
  40387c:	ldr	w12, [x8, #108]
  403880:	ldr	x13, [x8, #112]
  403884:	mov	w9, #0xb37                 	// #2871
  403888:	mov	w10, #0x1                   	// #1
  40388c:	adrp	x11, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  403890:	mov	w14, #0x28                  	// #40
  403894:	strb	w10, [x8]
  403898:	orr	w9, w12, w9
  40389c:	orr	x10, x13, #0x10000000000
  4038a0:	str	w9, [x8, #108]
  4038a4:	str	x10, [x8, #112]
  4038a8:	str	w14, [x11, #3544]
  4038ac:	mov	w23, w25
  4038b0:	b	403620 <ferror@plt+0xd20>
  4038b4:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4038b8:	mov	w9, #0x1                   	// #1
  4038bc:	strb	w9, [x8, #3560]
  4038c0:	mov	w23, w25
  4038c4:	b	403620 <ferror@plt+0xd20>
  4038c8:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4038cc:	mov	w9, #0x1                   	// #1
  4038d0:	strb	w9, [x8, #3572]
  4038d4:	mov	w23, w25
  4038d8:	b	403620 <ferror@plt+0xd20>
  4038dc:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4038e0:	add	x8, x8, #0xdf0
  4038e4:	adrp	x9, 417000 <ferror@plt+0x14700>
  4038e8:	ldr	d0, [x8, #104]
  4038ec:	ldr	d1, [x9, #256]
  4038f0:	b	40360c <ferror@plt+0xd0c>
  4038f4:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4038f8:	add	x8, x8, #0xdf0
  4038fc:	adrp	x9, 417000 <ferror@plt+0x14700>
  403900:	ldr	d0, [x8, #104]
  403904:	ldr	d1, [x9, #248]
  403908:	b	40360c <ferror@plt+0xd0c>
  40390c:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  403910:	mov	w9, #0x1                   	// #1
  403914:	strb	w9, [x8, #3564]
  403918:	mov	w23, w25
  40391c:	b	403620 <ferror@plt+0xd20>
  403920:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  403924:	mov	w9, #0x1                   	// #1
  403928:	strb	w9, [x8, #3580]
  40392c:	mov	w23, w25
  403930:	b	403620 <ferror@plt+0xd20>
  403934:	mov	w23, #0x480                 	// #1152
  403938:	b	403620 <ferror@plt+0xd20>
  40393c:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  403940:	ldr	x0, [x8, #3504]
  403944:	bl	412a9c <ferror@plt+0x1019c>
  403948:	mov	w23, w25
  40394c:	cbz	w0, 403620 <ferror@plt+0xd20>
  403950:	b	405db8 <ferror@plt+0x34b8>
  403954:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  403958:	add	x8, x8, #0xdf0
  40395c:	adrp	x9, 417000 <ferror@plt+0x14700>
  403960:	ldr	d0, [x8, #104]
  403964:	ldr	d1, [x9, #272]
  403968:	b	40360c <ferror@plt+0xd0c>
  40396c:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  403970:	mov	w9, #0x1                   	// #1
  403974:	strb	w9, [x8, #3556]
  403978:	mov	w23, w25
  40397c:	b	403620 <ferror@plt+0xd20>
  403980:	ldr	w8, [sp, #48]
  403984:	cbz	w8, 403ddc <ferror@plt+0x14dc>
  403988:	mov	w23, w25
  40398c:	b	403e04 <ferror@plt+0x1504>
  403990:	mov	w8, #0x1                   	// #1
  403994:	str	w8, [sp, #52]
  403998:	mov	w23, w25
  40399c:	b	403620 <ferror@plt+0xd20>
  4039a0:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4039a4:	add	x8, x8, #0xdf0
  4039a8:	adrp	x9, 417000 <ferror@plt+0x14700>
  4039ac:	ldr	d0, [x8, #104]
  4039b0:	ldr	d1, [x9, #264]
  4039b4:	b	40360c <ferror@plt+0xd0c>
  4039b8:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  4039bc:	ldr	x8, [x8, #3504]
  4039c0:	mov	w23, w25
  4039c4:	str	x8, [sp, #56]
  4039c8:	b	403620 <ferror@plt+0xd20>
  4039cc:	ldr	x8, [sp, #80]
  4039d0:	cbnz	x8, 405dc0 <ferror@plt+0x34c0>
  4039d4:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  4039d8:	ldr	x0, [x8, #3504]
  4039dc:	ldrb	w8, [x0]
  4039e0:	cmp	w8, #0x2d
  4039e4:	b.ne	403dc0 <ferror@plt+0x14c0>  // b.any
  4039e8:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  4039ec:	ldr	x0, [x8, #3528]
  4039f0:	mov	w23, w25
  4039f4:	str	x0, [sp, #80]
  4039f8:	cbnz	x0, 403620 <ferror@plt+0xd20>
  4039fc:	b	405de4 <ferror@plt+0x34e4>
  403a00:	adrp	x19, 432000 <stdin@@GLIBC_2.17+0x1238>
  403a04:	add	x19, x19, #0xe08
  403a08:	ldr	w8, [x19, #8]
  403a0c:	adrp	x0, 418000 <ferror@plt+0x15700>
  403a10:	add	x0, x0, #0xded
  403a14:	add	w8, w8, #0x1
  403a18:	str	w8, [x19, #8]
  403a1c:	bl	402870 <getenv@plt>
  403a20:	ldrb	w8, [x19]
  403a24:	adrp	x9, 418000 <ferror@plt+0x15700>
  403a28:	add	x9, x9, #0xdf7
  403a2c:	cmp	x0, #0x0
  403a30:	csel	x9, x9, x0, eq  // eq = none
  403a34:	str	x9, [sp, #88]
  403a38:	tbnz	w8, #0, 403e44 <ferror@plt+0x1544>
  403a3c:	ldr	x1, [sp, #88]
  403a40:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  403a44:	mov	w9, #0x1                   	// #1
  403a48:	add	x0, sp, #0x500
  403a4c:	mov	w2, #0x400                 	// #1024
  403a50:	strb	w9, [x8, #3592]
  403a54:	add	x19, sp, #0x500
  403a58:	bl	41002c <ferror@plt+0xd72c>
  403a5c:	add	x0, sp, #0x500
  403a60:	bl	402250 <strlen@plt>
  403a64:	cbz	x0, 403a78 <ferror@plt+0x1178>
  403a68:	add	x8, x0, x19
  403a6c:	ldurb	w8, [x8, #-1]
  403a70:	cmp	w8, #0x2f
  403a74:	b.eq	403a88 <ferror@plt+0x1188>  // b.none
  403a78:	add	x0, sp, #0x500
  403a7c:	bl	402250 <strlen@plt>
  403a80:	mov	w8, #0x2f                  	// #47
  403a84:	strh	w8, [x19, x0]
  403a88:	add	x0, sp, #0x500
  403a8c:	bl	402250 <strlen@plt>
  403a90:	mov	x19, x0
  403a94:	add	x0, sp, #0x500
  403a98:	bl	402350 <opendir@plt>
  403a9c:	cbz	x0, 403e44 <ferror@plt+0x1544>
  403aa0:	mov	x28, x0
  403aa4:	bl	402670 <readdir64@plt>
  403aa8:	cbz	x0, 403e3c <ferror@plt+0x153c>
  403aac:	sxtw	x8, w19
  403ab0:	add	x9, sp, #0x500
  403ab4:	mov	w10, #0x400                 	// #1024
  403ab8:	add	x9, x9, x8
  403abc:	sub	x8, x10, x8
  403ac0:	stp	x8, x9, [sp, #64]
  403ac4:	str	x21, [sp, #40]
  403ac8:	str	w22, [sp, #36]
  403acc:	str	x28, [sp, #24]
  403ad0:	b	403b14 <ferror@plt+0x1214>
  403ad4:	mov	x0, x19
  403ad8:	bl	402650 <free@plt>
  403adc:	mov	x0, x20
  403ae0:	bl	402520 <closedir@plt>
  403ae4:	ldr	x21, [sp, #40]
  403ae8:	ldr	w22, [sp, #36]
  403aec:	ldr	x28, [sp, #24]
  403af0:	adrp	x24, 418000 <ferror@plt+0x15700>
  403af4:	adrp	x26, 417000 <ferror@plt+0x14700>
  403af8:	adrp	x27, 417000 <ferror@plt+0x14700>
  403afc:	add	x24, x24, #0xb7c
  403b00:	add	x26, x26, #0x3c8
  403b04:	add	x27, x27, #0x118
  403b08:	mov	x0, x28
  403b0c:	bl	402670 <readdir64@plt>
  403b10:	cbz	x0, 403e3c <ferror@plt+0x153c>
  403b14:	adrp	x1, 418000 <ferror@plt+0x15700>
  403b18:	add	x0, x0, #0x13
  403b1c:	add	x1, x1, #0xe0a
  403b20:	add	x2, sp, #0x4f8
  403b24:	add	x3, sp, #0x4ec
  403b28:	bl	4027e0 <__isoc99_sscanf@plt>
  403b2c:	cmp	w0, #0x1
  403b30:	b.ne	403b08 <ferror@plt+0x1208>  // b.any
  403b34:	adrp	x0, 418000 <ferror@plt+0x15700>
  403b38:	add	x0, x0, #0xdfe
  403b3c:	bl	402510 <strdup@plt>
  403b40:	ldr	w3, [sp, #1272]
  403b44:	mov	x19, x0
  403b48:	ldp	x1, x0, [sp, #64]
  403b4c:	adrp	x2, 418000 <ferror@plt+0x15700>
  403b50:	add	x2, x2, #0xe0f
  403b54:	bl	4023a0 <snprintf@plt>
  403b58:	add	x0, sp, #0x500
  403b5c:	bl	402250 <strlen@plt>
  403b60:	mov	x23, x0
  403b64:	add	x0, sp, #0x500
  403b68:	bl	402350 <opendir@plt>
  403b6c:	cbz	x0, 403d30 <ferror@plt+0x1430>
  403b70:	mov	x20, x0
  403b74:	strb	wzr, [sp, #1128]
  403b78:	bl	402670 <readdir64@plt>
  403b7c:	cbz	x0, 403ad4 <ferror@plt+0x11d4>
  403b80:	sxtw	x8, w23
  403b84:	add	x9, sp, #0x500
  403b88:	mov	w10, #0x400                 	// #1024
  403b8c:	add	x27, x9, x8
  403b90:	sub	x28, x10, x8
  403b94:	b	403c1c <ferror@plt+0x131c>
  403b98:	ldr	w21, [sp, #1268]
  403b9c:	ldr	w26, [sp, #1272]
  403ba0:	ldr	w22, [sp, #1264]
  403ba4:	mov	w0, #0x30                  	// #48
  403ba8:	bl	402400 <malloc@plt>
  403bac:	cbz	x0, 405d80 <ferror@plt+0x3480>
  403bb0:	mov	x24, x0
  403bb4:	stp	w21, w26, [x0, #8]
  403bb8:	str	w22, [x0, #16]
  403bbc:	add	x0, sp, #0x468
  403bc0:	bl	402510 <strdup@plt>
  403bc4:	str	x0, [x24, #24]
  403bc8:	mov	x0, x19
  403bcc:	bl	402510 <strdup@plt>
  403bd0:	str	x0, [x24, #32]
  403bd4:	mov	x0, x23
  403bd8:	bl	402510 <strdup@plt>
  403bdc:	eor	w8, w21, w21, lsr #16
  403be0:	eor	w8, w8, w21, lsr #24
  403be4:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  403be8:	eor	w8, w8, w21, lsr #8
  403bec:	add	x9, x9, #0xde0
  403bf0:	and	w8, w8, #0xff
  403bf4:	add	x8, x9, w8, uxtw #3
  403bf8:	ldr	x9, [x8, #352]
  403bfc:	str	x0, [x24, #40]
  403c00:	mov	x0, x23
  403c04:	str	x24, [x8, #352]
  403c08:	str	x9, [x24]
  403c0c:	bl	402650 <free@plt>
  403c10:	mov	x0, x20
  403c14:	bl	402670 <readdir64@plt>
  403c18:	cbz	x0, 403ad4 <ferror@plt+0x11d4>
  403c1c:	add	x23, x0, #0x13
  403c20:	adrp	x1, 418000 <ferror@plt+0x15700>
  403c24:	add	x1, x1, #0xe0a
  403c28:	add	x2, sp, #0x4f0
  403c2c:	add	x3, sp, #0x4ec
  403c30:	mov	x0, x23
  403c34:	bl	4027e0 <__isoc99_sscanf@plt>
  403c38:	cmp	w0, #0x1
  403c3c:	b.ne	403c10 <ferror@plt+0x1310>  // b.any
  403c40:	ldr	w3, [sp, #1264]
  403c44:	adrp	x2, 419000 <ferror@plt+0x16700>
  403c48:	add	x2, x2, #0xd01
  403c4c:	mov	x0, x27
  403c50:	mov	x1, x28
  403c54:	bl	4023a0 <snprintf@plt>
  403c58:	add	x0, sp, #0x500
  403c5c:	sub	x1, x29, #0xb0
  403c60:	mov	w2, #0x3f                  	// #63
  403c64:	sub	x21, x29, #0xb0
  403c68:	bl	402300 <readlink@plt>
  403c6c:	cmn	x0, #0x1
  403c70:	b.eq	403c10 <ferror@plt+0x1310>  // b.none
  403c74:	strb	wzr, [x21, x0]
  403c78:	ldur	x8, [x29, #-176]
  403c7c:	mov	x9, #0x6f73                	// #28531
  403c80:	movk	x9, #0x6b63, lsl #16
  403c84:	movk	x9, #0x7465, lsl #32
  403c88:	movk	x9, #0x5b3a, lsl #48
  403c8c:	cmp	x8, x9
  403c90:	b.ne	403c10 <ferror@plt+0x1310>  // b.any
  403c94:	adrp	x1, 418000 <ferror@plt+0x15700>
  403c98:	add	x1, x1, #0xe1f
  403c9c:	sub	x0, x29, #0xb0
  403ca0:	add	x2, sp, #0x4f4
  403ca4:	bl	4027e0 <__isoc99_sscanf@plt>
  403ca8:	ldr	w4, [sp, #1272]
  403cac:	ldr	x3, [sp, #88]
  403cb0:	adrp	x2, 418000 <ferror@plt+0x15700>
  403cb4:	add	x2, x2, #0xe2b
  403cb8:	add	x0, sp, #0x60
  403cbc:	mov	w1, #0x400                 	// #1024
  403cc0:	mov	x5, x23
  403cc4:	bl	4023a0 <snprintf@plt>
  403cc8:	adrp	x0, 418000 <ferror@plt+0x15700>
  403ccc:	add	x0, x0, #0xdfe
  403cd0:	bl	402510 <strdup@plt>
  403cd4:	ldrb	w8, [sp, #1128]
  403cd8:	mov	x23, x0
  403cdc:	cbnz	w8, 403b98 <ferror@plt+0x1298>
  403ce0:	ldr	w4, [sp, #1272]
  403ce4:	ldr	x3, [sp, #88]
  403ce8:	adrp	x2, 418000 <ferror@plt+0x15700>
  403cec:	add	x2, x2, #0xe37
  403cf0:	add	x0, sp, #0x60
  403cf4:	mov	w1, #0x400                 	// #1024
  403cf8:	bl	4023a0 <snprintf@plt>
  403cfc:	adrp	x1, 41b000 <ferror@plt+0x18700>
  403d00:	add	x1, x1, #0x93e
  403d04:	add	x0, sp, #0x60
  403d08:	bl	402720 <fopen64@plt>
  403d0c:	cbz	x0, 403b98 <ferror@plt+0x1298>
  403d10:	adrp	x1, 418000 <ferror@plt+0x15700>
  403d14:	add	x1, x1, #0xe42
  403d18:	add	x2, sp, #0x468
  403d1c:	mov	x24, x0
  403d20:	bl	402430 <__isoc99_fscanf@plt>
  403d24:	mov	x0, x24
  403d28:	bl	4023e0 <fclose@plt>
  403d2c:	b	403b98 <ferror@plt+0x1298>
  403d30:	mov	x0, x19
  403d34:	bl	402650 <free@plt>
  403d38:	b	403b08 <ferror@plt+0x1208>
  403d3c:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  403d40:	mov	w9, #0x1                   	// #1
  403d44:	strb	w9, [x8, #3696]
  403d48:	mov	w23, w25
  403d4c:	b	403620 <ferror@plt+0xd20>
  403d50:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  403d54:	mov	w9, #0x1                   	// #1
  403d58:	str	w9, [x8, #1612]
  403d5c:	mov	w23, w25
  403d60:	b	403620 <ferror@plt+0xd20>
  403d64:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  403d68:	add	x8, x8, #0xde0
  403d6c:	ldr	w9, [x8, #52]
  403d70:	mov	w10, #0x1                   	// #1
  403d74:	strb	w10, [x8]
  403d78:	mov	w23, w25
  403d7c:	add	w9, w9, #0x1
  403d80:	str	w9, [x8, #52]
  403d84:	b	403620 <ferror@plt+0xd20>
  403d88:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  403d8c:	ldr	w9, [x8, #1608]
  403d90:	adrp	x10, 432000 <stdin@@GLIBC_2.17+0x1238>
  403d94:	mov	w11, #0x1                   	// #1
  403d98:	strb	w11, [x10, #3552]
  403d9c:	add	w9, w9, #0x1
  403da0:	str	w9, [x8, #1608]
  403da4:	mov	w23, w25
  403da8:	b	403620 <ferror@plt+0xd20>
  403dac:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  403db0:	mov	w9, #0x1                   	// #1
  403db4:	str	w9, [x8, #1648]
  403db8:	mov	w23, w25
  403dbc:	b	403620 <ferror@plt+0xd20>
  403dc0:	adrp	x1, 41b000 <ferror@plt+0x18700>
  403dc4:	add	x1, x1, #0x93e
  403dc8:	bl	402720 <fopen64@plt>
  403dcc:	mov	w23, w25
  403dd0:	str	x0, [sp, #80]
  403dd4:	cbnz	x0, 403620 <ferror@plt+0xd20>
  403dd8:	b	405de4 <ferror@plt+0x34e4>
  403ddc:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  403de0:	cmp	w25, #0x0
  403de4:	mov	w9, #0xb37                 	// #2871
  403de8:	add	x8, x8, #0xdf0
  403dec:	mov	w10, #0x1                   	// #1
  403df0:	csel	w23, w9, w25, eq  // eq = none
  403df4:	mov	w9, #0x1                   	// #1
  403df8:	str	wzr, [x8, #104]
  403dfc:	str	w9, [sp, #48]
  403e00:	strb	w10, [x8]
  403e04:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  403e08:	ldr	x19, [x8, #3504]
  403e0c:	mov	w1, #0x2c                  	// #44
  403e10:	mov	x0, x19
  403e14:	bl	4026a0 <strchr@plt>
  403e18:	mov	x20, x0
  403e1c:	cbz	x0, 403e24 <ferror@plt+0x1524>
  403e20:	strb	wzr, [x20]
  403e24:	mov	x0, x19
  403e28:	bl	405f2c <ferror@plt+0x362c>
  403e2c:	cbnz	w0, 405d60 <ferror@plt+0x3460>
  403e30:	add	x19, x20, #0x1
  403e34:	cbnz	x20, 403e0c <ferror@plt+0x150c>
  403e38:	b	403620 <ferror@plt+0xd20>
  403e3c:	mov	x0, x28
  403e40:	bl	402520 <closedir@plt>
  403e44:	mov	w23, w25
  403e48:	b	403620 <ferror@plt+0xd20>
  403e4c:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  403e50:	add	x8, x8, #0xdf0
  403e54:	ldr	w11, [x8, #108]
  403e58:	ldr	x12, [x8, #112]
  403e5c:	mov	w9, #0x1                   	// #1
  403e60:	adrp	x10, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  403e64:	mov	w13, #0x10                  	// #16
  403e68:	strb	w9, [x8]
  403e6c:	orr	w9, w11, #0x80
  403e70:	orr	x11, x12, #0x10000
  403e74:	b	403794 <ferror@plt+0xe94>
  403e78:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  403e7c:	ldrsw	x20, [x8, #3512]
  403e80:	ldr	w8, [sp, #52]
  403e84:	adrp	x26, 432000 <stdin@@GLIBC_2.17+0x1238>
  403e88:	sub	w22, w22, w20
  403e8c:	cbz	w8, 404260 <ferror@plt+0x1960>
  403e90:	adrp	x0, 419000 <ferror@plt+0x16700>
  403e94:	movi	v0.2d, #0x0
  403e98:	sub	x8, x29, #0xb0
  403e9c:	add	x0, x0, #0xafd
  403ea0:	stp	q0, q0, [x29, #-176]
  403ea4:	stur	q0, [x29, #-144]
  403ea8:	stur	q0, [x8, #44]
  403eac:	bl	402870 <getenv@plt>
  403eb0:	mov	x19, x0
  403eb4:	cbnz	x0, 403ef4 <ferror@plt+0x15f4>
  403eb8:	adrp	x0, 418000 <ferror@plt+0x15700>
  403ebc:	add	x0, x0, #0xded
  403ec0:	add	x19, sp, #0x468
  403ec4:	bl	402870 <getenv@plt>
  403ec8:	adrp	x8, 419000 <ferror@plt+0x16700>
  403ecc:	add	x8, x8, #0xb3d
  403ed0:	cmp	x0, #0x0
  403ed4:	adrp	x2, 41a000 <ferror@plt+0x17700>
  403ed8:	adrp	x4, 419000 <ferror@plt+0x16700>
  403edc:	csel	x3, x8, x0, eq  // eq = none
  403ee0:	add	x2, x2, #0xe9e
  403ee4:	add	x4, x4, #0xb0f
  403ee8:	add	x0, sp, #0x468
  403eec:	mov	w1, #0x7f                  	// #127
  403ef0:	bl	4023a0 <snprintf@plt>
  403ef4:	adrp	x1, 41b000 <ferror@plt+0x18700>
  403ef8:	add	x1, x1, #0x93e
  403efc:	mov	x0, x19
  403f00:	bl	402720 <fopen64@plt>
  403f04:	cbz	x0, 4049a8 <ferror@plt+0x20a8>
  403f08:	mov	x19, x0
  403f0c:	add	x0, sp, #0x60
  403f10:	mov	w1, #0x100                 	// #256
  403f14:	mov	x2, x19
  403f18:	bl	4028d0 <fgets@plt>
  403f1c:	cbz	x0, 403f30 <ferror@plt+0x1630>
  403f20:	add	x0, sp, #0x60
  403f24:	sub	x1, x29, #0xb0
  403f28:	bl	407160 <ferror@plt+0x4860>
  403f2c:	b	403f0c <ferror@plt+0x160c>
  403f30:	mov	x0, x19
  403f34:	bl	4023e0 <fclose@plt>
  403f38:	adrp	x0, 419000 <ferror@plt+0x16700>
  403f3c:	add	x0, x0, #0xb1c
  403f40:	bl	402870 <getenv@plt>
  403f44:	mov	x19, x0
  403f48:	cbnz	x0, 403f88 <ferror@plt+0x1688>
  403f4c:	adrp	x0, 418000 <ferror@plt+0x15700>
  403f50:	add	x0, x0, #0xded
  403f54:	add	x19, sp, #0x468
  403f58:	bl	402870 <getenv@plt>
  403f5c:	adrp	x8, 419000 <ferror@plt+0x16700>
  403f60:	add	x8, x8, #0xb3d
  403f64:	cmp	x0, #0x0
  403f68:	adrp	x2, 41a000 <ferror@plt+0x17700>
  403f6c:	adrp	x4, 419000 <ferror@plt+0x16700>
  403f70:	csel	x3, x8, x0, eq  // eq = none
  403f74:	add	x2, x2, #0xe9e
  403f78:	add	x4, x4, #0xb2f
  403f7c:	add	x0, sp, #0x468
  403f80:	mov	w1, #0x7f                  	// #127
  403f84:	bl	4023a0 <snprintf@plt>
  403f88:	adrp	x1, 41b000 <ferror@plt+0x18700>
  403f8c:	add	x1, x1, #0x93e
  403f90:	mov	x0, x19
  403f94:	bl	402720 <fopen64@plt>
  403f98:	cbz	x0, 403fcc <ferror@plt+0x16cc>
  403f9c:	mov	x19, x0
  403fa0:	add	x0, sp, #0x60
  403fa4:	mov	w1, #0x100                 	// #256
  403fa8:	mov	x2, x19
  403fac:	bl	4028d0 <fgets@plt>
  403fb0:	cbz	x0, 403fc4 <ferror@plt+0x16c4>
  403fb4:	add	x0, sp, #0x60
  403fb8:	sub	x1, x29, #0xb0
  403fbc:	bl	407160 <ferror@plt+0x4860>
  403fc0:	b	403fa0 <ferror@plt+0x16a0>
  403fc4:	mov	x0, x19
  403fc8:	bl	4023e0 <fclose@plt>
  403fcc:	adrp	x0, 419000 <ferror@plt+0x16700>
  403fd0:	add	x0, x0, #0xba1
  403fd4:	str	wzr, [sp, #96]
  403fd8:	bl	402870 <getenv@plt>
  403fdc:	mov	x19, x0
  403fe0:	cbnz	x0, 404020 <ferror@plt+0x1720>
  403fe4:	adrp	x0, 418000 <ferror@plt+0x15700>
  403fe8:	add	x0, x0, #0xded
  403fec:	add	x19, sp, #0x468
  403ff0:	bl	402870 <getenv@plt>
  403ff4:	adrp	x8, 419000 <ferror@plt+0x16700>
  403ff8:	add	x8, x8, #0xb3d
  403ffc:	cmp	x0, #0x0
  404000:	adrp	x2, 41a000 <ferror@plt+0x17700>
  404004:	adrp	x4, 419000 <ferror@plt+0x16700>
  404008:	csel	x3, x8, x0, eq  // eq = none
  40400c:	add	x2, x2, #0xe9e
  404010:	add	x4, x4, #0xbaf
  404014:	add	x0, sp, #0x468
  404018:	mov	w1, #0x7f                  	// #127
  40401c:	bl	4023a0 <snprintf@plt>
  404020:	adrp	x1, 41b000 <ferror@plt+0x18700>
  404024:	add	x1, x1, #0x93e
  404028:	mov	x0, x19
  40402c:	bl	402720 <fopen64@plt>
  404030:	cbz	x0, 404160 <ferror@plt+0x1860>
  404034:	mov	x19, x0
  404038:	add	x0, sp, #0x500
  40403c:	mov	w1, #0x400                 	// #1024
  404040:	mov	x2, x19
  404044:	bl	4028d0 <fgets@plt>
  404048:	cbz	x0, 40414c <ferror@plt+0x184c>
  40404c:	mov	x24, #0x7543                	// #30019
  404050:	movk	x24, #0x7272, lsl #16
  404054:	mov	w23, #0x6354                	// #25428
  404058:	movk	x24, #0x7345, lsl #32
  40405c:	movk	w23, #0x3a70, lsl #16
  404060:	movk	x24, #0x6174, lsl #48
  404064:	mov	w27, #0x62                  	// #98
  404068:	b	404080 <ferror@plt+0x1780>
  40406c:	add	x0, sp, #0x500
  404070:	mov	w1, #0x400                 	// #1024
  404074:	mov	x2, x19
  404078:	bl	4028d0 <fgets@plt>
  40407c:	cbz	x0, 40414c <ferror@plt+0x184c>
  404080:	ldr	w8, [sp, #1280]
  404084:	cmp	w8, w23
  404088:	b.ne	40406c <ferror@plt+0x176c>  // b.any
  40408c:	add	x0, sp, #0x500
  404090:	mov	w1, #0x20                  	// #32
  404094:	bl	4026a0 <strchr@plt>
  404098:	cbz	x0, 4040f0 <ferror@plt+0x17f0>
  40409c:	mov	w9, #0x1                   	// #1
  4040a0:	b	4040b8 <ferror@plt+0x17b8>
  4040a4:	mov	w1, #0x20                  	// #32
  4040a8:	mov	x0, x8
  4040ac:	bl	4026a0 <strchr@plt>
  4040b0:	add	w9, w28, #0x1
  4040b4:	cbz	x0, 4040f4 <ferror@plt+0x17f4>
  4040b8:	mov	x8, x0
  4040bc:	ldr	x10, [x8, #1]!
  4040c0:	mov	w28, w9
  4040c4:	ldrb	w11, [x8, #8]
  4040c8:	eor	x10, x10, x24
  4040cc:	eor	x11, x11, x27
  4040d0:	orr	x10, x10, x11
  4040d4:	cbnz	x10, 4040a4 <ferror@plt+0x17a4>
  4040d8:	ldrb	w9, [x0, #10]
  4040dc:	cmp	w9, #0xa
  4040e0:	b.eq	4040f4 <ferror@plt+0x17f4>  // b.none
  4040e4:	cmp	w9, #0x20
  4040e8:	b.ne	4040a4 <ferror@plt+0x17a4>  // b.any
  4040ec:	b	4040f4 <ferror@plt+0x17f4>
  4040f0:	mov	w28, wzr
  4040f4:	add	x0, sp, #0x500
  4040f8:	mov	w1, #0x400                 	// #1024
  4040fc:	mov	x2, x19
  404100:	bl	4028d0 <fgets@plt>
  404104:	cbz	x0, 40414c <ferror@plt+0x184c>
  404108:	ldr	w8, [sp, #1280]
  40410c:	cmp	w8, w23
  404110:	b.ne	40414c <ferror@plt+0x184c>  // b.any
  404114:	add	x0, sp, #0x500
  404118:	mov	w1, #0x20                  	// #32
  40411c:	bl	4026a0 <strchr@plt>
  404120:	cbz	x0, 40406c <ferror@plt+0x176c>
  404124:	subs	w28, w28, #0x1
  404128:	add	x0, x0, #0x1
  40412c:	b.ne	404118 <ferror@plt+0x1818>  // b.any
  404130:	adrp	x1, 419000 <ferror@plt+0x16700>
  404134:	add	x1, x1, #0xd01
  404138:	add	x2, sp, #0x60
  40413c:	bl	4027e0 <__isoc99_sscanf@plt>
  404140:	mov	x0, x19
  404144:	bl	4023e0 <fclose@plt>
  404148:	b	40416c <ferror@plt+0x186c>
  40414c:	mov	x0, x19
  404150:	bl	4023e0 <fclose@plt>
  404154:	bl	402860 <__errno_location@plt>
  404158:	mov	w8, #0x3                   	// #3
  40415c:	str	w8, [x0]
  404160:	adrp	x0, 419000 <ferror@plt+0x16700>
  404164:	add	x0, x0, #0xa36
  404168:	bl	402280 <perror@plt>
  40416c:	sub	x19, x29, #0xb0
  404170:	ldr	w1, [x19]
  404174:	adrp	x0, 419000 <ferror@plt+0x16700>
  404178:	add	x0, x0, #0xa47
  40417c:	bl	402840 <printf@plt>
  404180:	ldp	w8, w4, [x19, #8]
  404184:	ldp	w5, w9, [x19, #16]
  404188:	ldr	w10, [x19, #40]
  40418c:	ldr	w2, [sp, #96]
  404190:	adrp	x0, 419000 <ferror@plt+0x16700>
  404194:	add	w1, w5, w8
  404198:	sub	w8, w1, w9
  40419c:	sub	w3, w8, w10
  4041a0:	add	x0, x0, #0xa52
  4041a4:	bl	402840 <printf@plt>
  4041a8:	mov	w0, #0xa                   	// #10
  4041ac:	bl	402880 <putchar@plt>
  4041b0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  4041b4:	add	x0, x0, #0x9b1
  4041b8:	bl	4025b0 <puts@plt>
  4041bc:	ldr	w2, [x19, #28]
  4041c0:	ldr	w3, [x19, #48]
  4041c4:	adrp	x0, 419000 <ferror@plt+0x16700>
  4041c8:	add	x0, x0, #0xa8d
  4041cc:	add	w1, w3, w2
  4041d0:	bl	402840 <printf@plt>
  4041d4:	ldr	w2, [x19, #24]
  4041d8:	ldr	w3, [x19, #44]
  4041dc:	adrp	x0, 419000 <ferror@plt+0x16700>
  4041e0:	add	x0, x0, #0xaa3
  4041e4:	add	w1, w3, w2
  4041e8:	bl	402840 <printf@plt>
  4041ec:	ldr	w2, [x19, #20]
  4041f0:	ldr	w3, [x19, #40]
  4041f4:	adrp	x0, 419000 <ferror@plt+0x16700>
  4041f8:	add	x0, x0, #0xab9
  4041fc:	add	w1, w3, w2
  404200:	bl	402840 <printf@plt>
  404204:	ldp	w10, w8, [x19, #24]
  404208:	ldp	w11, w9, [x19, #44]
  40420c:	ldr	w12, [x19, #20]
  404210:	ldr	w13, [x19, #40]
  404214:	add	w8, w10, w8
  404218:	add	w9, w11, w9
  40421c:	add	w2, w8, w12
  404220:	add	w3, w13, w9
  404224:	adrp	x0, 419000 <ferror@plt+0x16700>
  404228:	add	w1, w3, w2
  40422c:	add	x0, x0, #0xacf
  404230:	bl	402840 <printf@plt>
  404234:	ldr	w2, [x19, #32]
  404238:	ldr	w3, [x19, #52]
  40423c:	adrp	x0, 419000 <ferror@plt+0x16700>
  404240:	add	x0, x0, #0xae6
  404244:	add	w1, w3, w2
  404248:	bl	402840 <printf@plt>
  40424c:	mov	w0, #0xa                   	// #10
  404250:	bl	402880 <putchar@plt>
  404254:	cbnz	w22, 404260 <ferror@plt+0x1960>
  404258:	ldrb	w8, [x26, #3568]
  40425c:	cbz	w8, 405e84 <ferror@plt+0x3584>
  404260:	cmp	w22, #0x1
  404264:	add	x21, x21, x20, lsl #3
  404268:	b.lt	40431c <ferror@plt+0x1a1c>  // b.tstop
  40426c:	adrp	x19, 418000 <ferror@plt+0x15700>
  404270:	adrp	x20, 418000 <ferror@plt+0x15700>
  404274:	adrp	x23, 418000 <ferror@plt+0x15700>
  404278:	mov	w28, wzr
  40427c:	add	x19, x19, #0xc69
  404280:	add	x20, x20, #0xc6f
  404284:	mov	w27, #0xfff                 	// #4095
  404288:	add	x23, x23, #0xc77
  40428c:	ldr	x24, [x21]
  404290:	mov	x1, x19
  404294:	mov	x0, x24
  404298:	bl	4025e0 <strcmp@plt>
  40429c:	cbz	w0, 4042f0 <ferror@plt+0x19f0>
  4042a0:	mov	x0, x24
  4042a4:	mov	x1, x20
  4042a8:	bl	4025e0 <strcmp@plt>
  4042ac:	cbz	w0, 4042c0 <ferror@plt+0x19c0>
  4042b0:	mov	x0, x24
  4042b4:	mov	x1, x23
  4042b8:	bl	4025e0 <strcmp@plt>
  4042bc:	cbnz	w0, 40431c <ferror@plt+0x1a1c>
  4042c0:	cmp	w22, #0x1
  4042c4:	b.le	405d7c <ferror@plt+0x347c>
  4042c8:	ldr	x0, [x21, #8]
  4042cc:	cmp	w28, #0x0
  4042d0:	csel	w24, w27, w25, eq  // eq = none
  4042d4:	bl	4062b4 <ferror@plt+0x39b4>
  4042d8:	bic	w25, w24, w0
  4042dc:	subs	w22, w22, #0x2
  4042e0:	add	x21, x21, #0x10
  4042e4:	mov	w28, #0x1                   	// #1
  4042e8:	b.gt	40428c <ferror@plt+0x198c>
  4042ec:	b	40431c <ferror@plt+0x1a1c>
  4042f0:	cmp	w22, #0x1
  4042f4:	b.le	405d7c <ferror@plt+0x347c>
  4042f8:	ldr	x0, [x21, #8]
  4042fc:	cmp	w28, #0x0
  404300:	csel	w24, wzr, w25, eq  // eq = none
  404304:	bl	4062b4 <ferror@plt+0x39b4>
  404308:	orr	w25, w0, w24
  40430c:	subs	w22, w22, #0x2
  404310:	add	x21, x21, #0x10
  404314:	mov	w28, #0x1                   	// #1
  404318:	b.gt	40428c <ferror@plt+0x198c>
  40431c:	ldrb	w8, [x26, #3568]
  404320:	adrp	x23, 432000 <stdin@@GLIBC_2.17+0x1238>
  404324:	tbz	w8, #0, 404340 <ferror@plt+0x1a40>
  404328:	cbnz	w25, 404358 <ferror@plt+0x1a58>
  40432c:	adrp	x24, 432000 <stdin@@GLIBC_2.17+0x1238>
  404330:	ldr	w8, [x24, #3672]
  404334:	adrp	x28, 432000 <stdin@@GLIBC_2.17+0x1238>
  404338:	tbnz	w8, #0, 40436c <ferror@plt+0x1a6c>
  40433c:	b	40437c <ferror@plt+0x1a7c>
  404340:	adrp	x0, 418000 <ferror@plt+0x15700>
  404344:	add	x0, x0, #0xc7c
  404348:	bl	405f2c <ferror@plt+0x362c>
  40434c:	cmp	w25, #0x0
  404350:	mov	w8, #0xb37                 	// #2871
  404354:	csel	w25, w8, w25, eq  // eq = none
  404358:	str	w25, [x23, #3676]
  40435c:	adrp	x24, 432000 <stdin@@GLIBC_2.17+0x1238>
  404360:	ldr	w8, [x24, #3672]
  404364:	adrp	x28, 432000 <stdin@@GLIBC_2.17+0x1238>
  404368:	tbz	w8, #0, 40437c <ferror@plt+0x1a7c>
  40436c:	ldr	x9, [x28, #3680]
  404370:	mov	w10, #0x404                 	// #1028
  404374:	tst	x9, x10
  404378:	b.eq	4043a0 <ferror@plt+0x1aa0>  // b.none
  40437c:	tbz	w8, #1, 4043b0 <ferror@plt+0x1ab0>
  404380:	ldr	x9, [x28, #3680]
  404384:	mov	w10, #0x404                 	// #1028
  404388:	tst	x9, x10
  40438c:	b.ne	4043b0 <ferror@plt+0x1ab0>  // b.any
  404390:	mov	w10, #0x404                 	// #1028
  404394:	orr	x9, x9, x10
  404398:	str	x9, [x28, #3680]
  40439c:	b	4043b0 <ferror@plt+0x1ab0>
  4043a0:	mov	w10, #0x404                 	// #1028
  4043a4:	orr	x9, x9, x10
  4043a8:	str	x9, [x28, #3680]
  4043ac:	tbnz	w8, #1, 404380 <ferror@plt+0x1a80>
  4043b0:	tbz	w8, #2, 4043c4 <ferror@plt+0x1ac4>
  4043b4:	ldr	x9, [x28, #3680]
  4043b8:	mov	w10, #0x404                 	// #1028
  4043bc:	tst	x9, x10
  4043c0:	b.eq	4043e8 <ferror@plt+0x1ae8>  // b.none
  4043c4:	tbz	w8, #3, 4043f8 <ferror@plt+0x1af8>
  4043c8:	ldr	x9, [x28, #3680]
  4043cc:	mov	w10, #0x404                 	// #1028
  4043d0:	tst	x9, x10
  4043d4:	b.ne	4043f8 <ferror@plt+0x1af8>  // b.any
  4043d8:	mov	w10, #0x404                 	// #1028
  4043dc:	orr	x9, x9, x10
  4043e0:	str	x9, [x28, #3680]
  4043e4:	b	4043f8 <ferror@plt+0x1af8>
  4043e8:	mov	w10, #0x404                 	// #1028
  4043ec:	orr	x9, x9, x10
  4043f0:	str	x9, [x28, #3680]
  4043f4:	tbnz	w8, #3, 4043c8 <ferror@plt+0x1ac8>
  4043f8:	tbz	w8, #4, 40440c <ferror@plt+0x1b0c>
  4043fc:	ldr	x9, [x28, #3680]
  404400:	tbnz	w9, #1, 40440c <ferror@plt+0x1b0c>
  404404:	orr	x9, x9, #0x2
  404408:	str	x9, [x28, #3680]
  40440c:	tbz	w8, #5, 404420 <ferror@plt+0x1b20>
  404410:	ldr	x9, [x28, #3680]
  404414:	tbnz	w9, #1, 404420 <ferror@plt+0x1b20>
  404418:	orr	x9, x9, #0x2
  40441c:	str	x9, [x28, #3680]
  404420:	tbz	w8, #6, 404434 <ferror@plt+0x1b34>
  404424:	ldr	x9, [x28, #3680]
  404428:	tbnz	w9, #1, 404434 <ferror@plt+0x1b34>
  40442c:	orr	x9, x9, #0x2
  404430:	str	x9, [x28, #3680]
  404434:	tbz	w8, #7, 404448 <ferror@plt+0x1b48>
  404438:	ldr	x9, [x28, #3680]
  40443c:	tbnz	w9, #17, 404448 <ferror@plt+0x1b48>
  404440:	orr	x9, x9, #0x20000
  404444:	str	x9, [x28, #3680]
  404448:	tbz	w8, #8, 40445c <ferror@plt+0x1b5c>
  40444c:	ldr	x9, [x28, #3680]
  404450:	tbnz	w9, #17, 40445c <ferror@plt+0x1b5c>
  404454:	orr	x9, x9, #0x20000
  404458:	str	x9, [x28, #3680]
  40445c:	tbz	w8, #9, 404470 <ferror@plt+0x1b70>
  404460:	ldr	x9, [x28, #3680]
  404464:	tbnz	w9, #16, 404470 <ferror@plt+0x1b70>
  404468:	orr	x9, x9, #0x10000
  40446c:	str	x9, [x28, #3680]
  404470:	tbz	w8, #10, 404484 <ferror@plt+0x1b84>
  404474:	ldr	x9, [x28, #3680]
  404478:	mov	w10, #0x404                 	// #1028
  40447c:	tst	x9, x10
  404480:	b.eq	40449c <ferror@plt+0x1b9c>  // b.none
  404484:	tbz	w8, #11, 4044ac <ferror@plt+0x1bac>
  404488:	ldr	x9, [x28, #3680]
  40448c:	tbnz	x9, #40, 4044ac <ferror@plt+0x1bac>
  404490:	orr	x9, x9, #0x10000000000
  404494:	str	x9, [x28, #3680]
  404498:	b	4044ac <ferror@plt+0x1bac>
  40449c:	mov	w10, #0x404                 	// #1028
  4044a0:	orr	x9, x9, x10
  4044a4:	str	x9, [x28, #3680]
  4044a8:	tbnz	w8, #11, 404488 <ferror@plt+0x1b88>
  4044ac:	tbz	w8, #12, 4044c0 <ferror@plt+0x1bc0>
  4044b0:	ldr	x9, [x28, #3680]
  4044b4:	tbnz	x9, #40, 4044c0 <ferror@plt+0x1bc0>
  4044b8:	orr	x9, x9, #0x10000000000
  4044bc:	str	x9, [x28, #3680]
  4044c0:	ldr	x9, [x28, #3680]
  4044c4:	lsr	w11, w8, #13
  4044c8:	lsr	w10, w8, #14
  4044cc:	tst	x9, #0x40000000
  4044d0:	cset	w13, eq  // eq = none
  4044d4:	orr	x12, x9, #0x40000000
  4044d8:	tst	w11, w13
  4044dc:	csel	x9, x12, x9, ne  // ne = any
  4044e0:	tst	x9, #0x100000000000
  4044e4:	and	w14, w11, w13
  4044e8:	cset	w11, eq  // eq = none
  4044ec:	orr	x12, x9, #0x100000000000
  4044f0:	tst	w10, w11
  4044f4:	csel	x9, x12, x9, ne  // ne = any
  4044f8:	tbnz	w14, #0, 404504 <ferror@plt+0x1c04>
  4044fc:	and	w10, w10, w11
  404500:	cbz	w10, 404508 <ferror@plt+0x1c08>
  404504:	str	x9, [x28, #3680]
  404508:	adrp	x11, 417000 <ferror@plt+0x14700>
  40450c:	mov	x10, xzr
  404510:	add	x11, x11, #0x8d0
  404514:	b	404528 <ferror@plt+0x1c28>
  404518:	add	x10, x10, #0x1
  40451c:	cmp	x10, #0x2d
  404520:	add	x11, x11, #0x28
  404524:	b.eq	404548 <ferror@plt+0x1c48>  // b.none
  404528:	lsr	x12, x9, x10
  40452c:	tbz	w12, #0, 404518 <ferror@plt+0x1c18>
  404530:	ldr	w12, [x11]
  404534:	tst	w12, w8
  404538:	b.ne	404518 <ferror@plt+0x1c18>  // b.any
  40453c:	orr	w8, w12, w8
  404540:	str	w8, [x24, #3672]
  404544:	b	404518 <ferror@plt+0x1c18>
  404548:	adrp	x9, 438000 <stdin@@GLIBC_2.17+0x7238>
  40454c:	ldr	w9, [x9, #1648]
  404550:	cbz	w9, 4046e0 <ferror@plt+0x1de0>
  404554:	adrp	x9, 438000 <stdin@@GLIBC_2.17+0x7238>
  404558:	ldr	w9, [x9, #1656]
  40455c:	cbnz	w9, 4046e0 <ferror@plt+0x1de0>
  404560:	mov	w9, #0x477                 	// #1143
  404564:	and	w9, w8, w9
  404568:	cbz	w9, 4046e0 <ferror@plt+0x1de0>
  40456c:	adrp	x0, 419000 <ferror@plt+0x16700>
  404570:	adrp	x1, 41b000 <ferror@plt+0x18700>
  404574:	add	x0, x0, #0xc6d
  404578:	add	x1, x1, #0x93e
  40457c:	bl	402420 <popen@plt>
  404580:	cbz	x0, 4046dc <ferror@plt+0x1ddc>
  404584:	mov	x19, x0
  404588:	add	x0, sp, #0x468
  40458c:	mov	w1, #0x80                  	// #128
  404590:	mov	x2, x19
  404594:	bl	4028d0 <fgets@plt>
  404598:	cbz	x0, 4046c8 <ferror@plt+0x1dc8>
  40459c:	add	x0, sp, #0x468
  4045a0:	mov	w1, #0x80                  	// #128
  4045a4:	mov	x2, x19
  4045a8:	bl	4028d0 <fgets@plt>
  4045ac:	cbz	x0, 4046c8 <ferror@plt+0x1dc8>
  4045b0:	add	x8, sp, #0x500
  4045b4:	mov	w25, #0x7072                	// #28786
  4045b8:	adrp	x20, 419000 <ferror@plt+0x16700>
  4045bc:	mov	w26, #0x6475                	// #25717
  4045c0:	mov	w27, #0x6374                	// #25460
  4045c4:	movk	w25, #0x2e63, lsl #16
  4045c8:	add	x20, x20, #0xc8e
  4045cc:	movk	w26, #0x70, lsl #16
  4045d0:	adrp	x28, 432000 <stdin@@GLIBC_2.17+0x1238>
  4045d4:	movk	w27, #0x70, lsl #16
  4045d8:	add	x23, x8, #0x4
  4045dc:	b	40460c <ferror@plt+0x1d0c>
  4045e0:	adrp	x8, 41a000 <ferror@plt+0x17700>
  4045e4:	add	x8, x8, #0x829
  4045e8:	str	x8, [x24, #24]
  4045ec:	ldr	x8, [x28, #3632]
  4045f0:	str	x24, [x28, #3632]
  4045f4:	str	x8, [x24]
  4045f8:	add	x0, sp, #0x468
  4045fc:	mov	w1, #0x80                  	// #128
  404600:	mov	x2, x19
  404604:	bl	4028d0 <fgets@plt>
  404608:	cbz	x0, 4046c8 <ferror@plt+0x1dc8>
  40460c:	movi	v0.2d, #0x0
  404610:	add	x0, sp, #0x468
  404614:	add	x2, sp, #0x60
  404618:	sub	x3, x29, #0xb0
  40461c:	add	x4, sp, #0x4f8
  404620:	mov	x1, x20
  404624:	mov	x5, x23
  404628:	stur	q0, [x23, #108]
  40462c:	stp	q0, q0, [x23, #80]
  404630:	stp	q0, q0, [x23, #48]
  404634:	stp	q0, q0, [x23, #16]
  404638:	str	q0, [x23]
  40463c:	str	w25, [sp, #1280]
  404640:	bl	4027e0 <__isoc99_sscanf@plt>
  404644:	cmp	w0, #0x4
  404648:	b.ne	4045f8 <ferror@plt+0x1cf8>  // b.any
  40464c:	mov	w0, #0x20                  	// #32
  404650:	bl	402400 <malloc@plt>
  404654:	cbz	x0, 4045f8 <ferror@plt+0x1cf8>
  404658:	ldr	w8, [sp, #1272]
  40465c:	mov	x24, x0
  404660:	str	w8, [x0, #8]
  404664:	add	x0, sp, #0x500
  404668:	bl	402510 <strdup@plt>
  40466c:	sub	x8, x29, #0xb0
  404670:	ldr	w8, [x8]
  404674:	str	x0, [x24, #16]
  404678:	cmp	w8, w26
  40467c:	b.eq	4045e0 <ferror@plt+0x1ce0>  // b.none
  404680:	cmp	w8, w27
  404684:	b.ne	404694 <ferror@plt+0x1d94>  // b.any
  404688:	adrp	x8, 41a000 <ferror@plt+0x17700>
  40468c:	add	x8, x8, #0x855
  404690:	b	4045e8 <ferror@plt+0x1ce8>
  404694:	sub	x9, x29, #0xb0
  404698:	ldr	w8, [x9]
  40469c:	ldrb	w9, [x9, #4]
  4046a0:	mov	w10, #0x6373                	// #25459
  4046a4:	movk	w10, #0x7074, lsl #16
  4046a8:	eor	w8, w8, w10
  4046ac:	orr	w8, w8, w9
  4046b0:	cbz	w8, 4046bc <ferror@plt+0x1dbc>
  4046b4:	str	xzr, [x24, #24]
  4046b8:	b	4045ec <ferror@plt+0x1cec>
  4046bc:	adrp	x8, 418000 <ferror@plt+0x15700>
  4046c0:	add	x8, x8, #0xd7f
  4046c4:	b	4045e8 <ferror@plt+0x1ce8>
  4046c8:	mov	x0, x19
  4046cc:	bl	402810 <pclose@plt>
  4046d0:	adrp	x23, 432000 <stdin@@GLIBC_2.17+0x1238>
  4046d4:	adrp	x24, 432000 <stdin@@GLIBC_2.17+0x1238>
  4046d8:	adrp	x28, 432000 <stdin@@GLIBC_2.17+0x1238>
  4046dc:	ldr	w8, [x24, #3672]
  4046e0:	cbz	w8, 405df8 <ferror@plt+0x34f8>
  4046e4:	ldr	x9, [x28, #3680]
  4046e8:	cbz	x9, 405e0c <ferror@plt+0x350c>
  4046ec:	ldr	w9, [x23, #3676]
  4046f0:	cbz	w9, 405e30 <ferror@plt+0x3530>
  4046f4:	ldr	x9, [sp, #56]
  4046f8:	cbnz	x9, 405e54 <ferror@plt+0x3554>
  4046fc:	ldr	x3, [sp, #80]
  404700:	adrp	x0, 432000 <stdin@@GLIBC_2.17+0x1238>
  404704:	add	x0, x0, #0xe68
  404708:	mov	w1, w22
  40470c:	mov	x2, x21
  404710:	bl	40d128 <ferror@plt+0xa828>
  404714:	cbnz	w0, 405d0c <ferror@plt+0x340c>
  404718:	ldr	w8, [x24, #3672]
  40471c:	sub	w9, w8, #0x1
  404720:	tst	w8, w9
  404724:	b.eq	404748 <ferror@plt+0x1e48>  // b.none
  404728:	ldr	w8, [x23, #3676]
  40472c:	sub	w9, w8, #0x1
  404730:	tst	w8, w9
  404734:	b.eq	404764 <ferror@plt+0x1e64>  // b.none
  404738:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  40473c:	ldrb	w8, [x8, #3580]
  404740:	tbz	w8, #0, 40477c <ferror@plt+0x1e7c>
  404744:	b	404794 <ferror@plt+0x1e94>
  404748:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  40474c:	mov	w9, #0x1                   	// #1
  404750:	str	w9, [x8, #936]
  404754:	ldr	w8, [x23, #3676]
  404758:	sub	w9, w8, #0x1
  40475c:	tst	w8, w9
  404760:	b.ne	404738 <ferror@plt+0x1e38>  // b.any
  404764:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  404768:	mov	w9, #0x1                   	// #1
  40476c:	str	w9, [x8, #976]
  404770:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  404774:	ldrb	w8, [x8, #3580]
  404778:	tbnz	w8, #0, 404794 <ferror@plt+0x1e94>
  40477c:	adrp	x20, 42d000 <memcpy@GLIBC_2.17>
  404780:	add	x20, x20, #0x388
  404784:	ldr	x8, [x20]
  404788:	sub	x9, x8, x20
  40478c:	cmp	x9, #0x170
  404790:	b.ne	404970 <ferror@plt+0x2070>  // b.any
  404794:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  404798:	ldr	x0, [x8, #3520]
  40479c:	bl	4026f0 <fflush@plt>
  4047a0:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4047a4:	ldrb	w8, [x8, #3564]
  4047a8:	cmp	w8, #0x1
  4047ac:	b.eq	405e7c <ferror@plt+0x357c>  // b.none
  4047b0:	ldr	w8, [x24, #3672]
  4047b4:	adrp	x21, 432000 <stdin@@GLIBC_2.17+0x1238>
  4047b8:	tbz	w8, #9, 4049c4 <ferror@plt+0x20c4>
  4047bc:	ldrb	w8, [x21, #3682]
  4047c0:	tbz	w8, #0, 4049c0 <ferror@plt+0x20c0>
  4047c4:	ldrb	w8, [x23, #3676]
  4047c8:	tbz	w8, #7, 4049c0 <ferror@plt+0x20c0>
  4047cc:	adrp	x0, 41a000 <ferror@plt+0x17700>
  4047d0:	add	x0, x0, #0x6f3
  4047d4:	bl	402870 <getenv@plt>
  4047d8:	cbnz	x0, 40483c <ferror@plt+0x1f3c>
  4047dc:	adrp	x0, 418000 <ferror@plt+0x15700>
  4047e0:	add	x0, x0, #0xded
  4047e4:	bl	402870 <getenv@plt>
  4047e8:	cbnz	x0, 40483c <ferror@plt+0x1f3c>
  4047ec:	mov	x8, #0x24                  	// #36
  4047f0:	movk	x8, #0x14, lsl #32
  4047f4:	mov	w19, #0xe240                	// #57920
  4047f8:	sub	x11, x29, #0xb0
  4047fc:	movk	x8, #0x301, lsl #48
  404800:	mov	w9, #0xff10                	// #65296
  404804:	mov	w10, #0x3                   	// #3
  404808:	movk	w19, #0x1, lsl #16
  40480c:	add	x0, sp, #0x500
  404810:	mov	w2, #0x4                   	// #4
  404814:	mov	w1, wzr
  404818:	stur	xzr, [x11, #12]
  40481c:	stur	xzr, [x11, #20]
  404820:	stur	xzr, [x11, #28]
  404824:	stur	x8, [x29, #-176]
  404828:	str	w19, [x11, #8]
  40482c:	strh	w9, [x11, #16]
  404830:	str	w10, [x11, #24]
  404834:	bl	414814 <ferror@plt+0x11f14>
  404838:	cbz	w0, 405c28 <ferror@plt+0x3328>
  40483c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  404840:	add	x0, x0, #0x6f3
  404844:	bl	402870 <getenv@plt>
  404848:	mov	x19, x0
  40484c:	cbnz	x0, 40488c <ferror@plt+0x1f8c>
  404850:	adrp	x0, 418000 <ferror@plt+0x15700>
  404854:	add	x0, x0, #0xded
  404858:	add	x19, sp, #0x468
  40485c:	bl	402870 <getenv@plt>
  404860:	adrp	x8, 419000 <ferror@plt+0x16700>
  404864:	add	x8, x8, #0xb3d
  404868:	cmp	x0, #0x0
  40486c:	adrp	x2, 41a000 <ferror@plt+0x17700>
  404870:	adrp	x4, 41a000 <ferror@plt+0x17700>
  404874:	csel	x3, x8, x0, eq  // eq = none
  404878:	add	x2, x2, #0xe9e
  40487c:	add	x4, x4, #0x704
  404880:	add	x0, sp, #0x468
  404884:	mov	w1, #0x7f                  	// #127
  404888:	bl	4023a0 <snprintf@plt>
  40488c:	adrp	x1, 41b000 <ferror@plt+0x18700>
  404890:	add	x1, x1, #0x93e
  404894:	mov	x0, x19
  404898:	bl	402720 <fopen64@plt>
  40489c:	cbz	x0, 4049c0 <ferror@plt+0x20c0>
  4048a0:	mov	x19, x0
  4048a4:	add	x0, sp, #0x60
  4048a8:	mov	w1, #0x100                 	// #256
  4048ac:	mov	x2, x19
  4048b0:	bl	4028d0 <fgets@plt>
  4048b4:	cbz	x0, 4049b8 <ferror@plt+0x20b8>
  4048b8:	add	x0, sp, #0x60
  4048bc:	mov	w1, #0x100                 	// #256
  4048c0:	mov	x2, x19
  4048c4:	mov	x26, x24
  4048c8:	mov	x25, x23
  4048cc:	bl	4028d0 <fgets@plt>
  4048d0:	cbz	x0, 40495c <ferror@plt+0x205c>
  4048d4:	adrp	x20, 41a000 <ferror@plt+0x17700>
  4048d8:	add	x22, sp, #0x4e8
  4048dc:	sub	x23, x29, #0xb0
  4048e0:	add	x20, x20, #0x710
  4048e4:	adrp	x24, 432000 <stdin@@GLIBC_2.17+0x1238>
  4048e8:	add	x0, sp, #0x60
  4048ec:	add	x2, sp, #0x500
  4048f0:	add	x3, sp, #0x468
  4048f4:	add	x4, sp, #0x4f8
  4048f8:	add	x5, sp, #0x4f4
  4048fc:	add	x6, sp, #0x4f0
  404900:	add	x7, sp, #0x4ec
  404904:	mov	x1, x20
  404908:	stp	x23, x22, [sp]
  40490c:	bl	4027e0 <__isoc99_sscanf@plt>
  404910:	ldr	w1, [sp, #1128]
  404914:	ldr	w2, [sp, #1272]
  404918:	ldr	w3, [sp, #1268]
  40491c:	ldr	w7, [sp, #1264]
  404920:	ldr	w8, [sp, #1260]
  404924:	ldr	x9, [sp, #1280]
  404928:	ldur	x10, [x29, #-176]
  40492c:	ldr	x0, [x24, #3688]
  404930:	mov	w4, wzr
  404934:	mov	w5, wzr
  404938:	mov	w6, wzr
  40493c:	stp	x9, x10, [sp, #8]
  404940:	str	w8, [sp]
  404944:	bl	40b76c <ferror@plt+0x8e6c>
  404948:	add	x0, sp, #0x60
  40494c:	mov	w1, #0x100                 	// #256
  404950:	mov	x2, x19
  404954:	bl	4028d0 <fgets@plt>
  404958:	cbnz	x0, 4048e8 <ferror@plt+0x1fe8>
  40495c:	mov	x0, x19
  404960:	bl	4023e0 <fclose@plt>
  404964:	mov	x23, x25
  404968:	mov	x24, x26
  40496c:	b	4049c0 <ferror@plt+0x20c0>
  404970:	adrp	x19, 419000 <ferror@plt+0x16700>
  404974:	add	x19, x19, #0xda9
  404978:	b	404990 <ferror@plt+0x2090>
  40497c:	bl	409570 <ferror@plt+0x6c70>
  404980:	ldr	x8, [x20]
  404984:	sub	x9, x8, x20
  404988:	cmp	x9, #0x170
  40498c:	b.eq	404794 <ferror@plt+0x1e94>  // b.none
  404990:	ldr	w9, [x8, #24]
  404994:	cbnz	w9, 40497c <ferror@plt+0x207c>
  404998:	ldr	x1, [x8, #8]
  40499c:	mov	x0, x19
  4049a0:	bl	40816c <ferror@plt+0x586c>
  4049a4:	b	40497c <ferror@plt+0x207c>
  4049a8:	adrp	x0, 419000 <ferror@plt+0x16700>
  4049ac:	add	x0, x0, #0xa16
  4049b0:	bl	402280 <perror@plt>
  4049b4:	b	403fcc <ferror@plt+0x16cc>
  4049b8:	mov	x0, x19
  4049bc:	bl	4023e0 <fclose@plt>
  4049c0:	ldr	w8, [x24, #3672]
  4049c4:	tst	w8, #0x180
  4049c8:	b.eq	404ac8 <ferror@plt+0x21c8>  // b.none
  4049cc:	ldrb	w8, [x21, #3682]
  4049d0:	tbz	w8, #1, 404ac8 <ferror@plt+0x21c8>
  4049d4:	ldrb	w8, [x23, #3676]
  4049d8:	tbz	w8, #7, 404ac8 <ferror@plt+0x21c8>
  4049dc:	adrp	x0, 41a000 <ferror@plt+0x17700>
  4049e0:	add	x0, x0, #0x72c
  4049e4:	bl	402870 <getenv@plt>
  4049e8:	cbnz	x0, 404a48 <ferror@plt+0x2148>
  4049ec:	adrp	x0, 418000 <ferror@plt+0x15700>
  4049f0:	add	x0, x0, #0xded
  4049f4:	bl	402870 <getenv@plt>
  4049f8:	cbnz	x0, 404a48 <ferror@plt+0x2148>
  4049fc:	mov	x8, #0x24                  	// #36
  404a00:	movk	x8, #0x14, lsl #32
  404a04:	mov	w19, #0xe240                	// #57920
  404a08:	movk	x8, #0x301, lsl #48
  404a0c:	movk	w19, #0x1, lsl #16
  404a10:	mov	w9, #0x11                  	// #17
  404a14:	mov	w10, #0x3d                  	// #61
  404a18:	add	x0, sp, #0x500
  404a1c:	mov	w2, #0x4                   	// #4
  404a20:	mov	w1, wzr
  404a24:	stur	xzr, [sp, #108]
  404a28:	stur	xzr, [sp, #116]
  404a2c:	stur	xzr, [sp, #124]
  404a30:	str	w19, [sp, #104]
  404a34:	str	x8, [sp, #96]
  404a38:	strb	w9, [sp, #112]
  404a3c:	str	w10, [sp, #120]
  404a40:	bl	414814 <ferror@plt+0x11f14>
  404a44:	cbz	w0, 405048 <ferror@plt+0x2748>
  404a48:	adrp	x0, 41a000 <ferror@plt+0x17700>
  404a4c:	add	x0, x0, #0x72c
  404a50:	bl	402870 <getenv@plt>
  404a54:	mov	x19, x0
  404a58:	cbnz	x0, 404a98 <ferror@plt+0x2198>
  404a5c:	adrp	x0, 418000 <ferror@plt+0x15700>
  404a60:	add	x0, x0, #0xded
  404a64:	add	x19, sp, #0x468
  404a68:	bl	402870 <getenv@plt>
  404a6c:	adrp	x8, 419000 <ferror@plt+0x16700>
  404a70:	add	x8, x8, #0xb3d
  404a74:	cmp	x0, #0x0
  404a78:	adrp	x2, 41a000 <ferror@plt+0x17700>
  404a7c:	adrp	x4, 41a000 <ferror@plt+0x17700>
  404a80:	csel	x3, x8, x0, eq  // eq = none
  404a84:	add	x2, x2, #0xe9e
  404a88:	add	x4, x4, #0x73c
  404a8c:	add	x0, sp, #0x468
  404a90:	mov	w1, #0x7f                  	// #127
  404a94:	bl	4023a0 <snprintf@plt>
  404a98:	adrp	x1, 41b000 <ferror@plt+0x18700>
  404a9c:	add	x1, x1, #0x93e
  404aa0:	mov	x0, x19
  404aa4:	bl	402720 <fopen64@plt>
  404aa8:	cbz	x0, 404ac8 <ferror@plt+0x21c8>
  404aac:	adrp	x1, 40b000 <ferror@plt+0x8700>
  404ab0:	add	x1, x1, #0xaf4
  404ab4:	mov	w2, #0x11                  	// #17
  404ab8:	mov	x19, x0
  404abc:	bl	40ba20 <ferror@plt+0x9120>
  404ac0:	mov	x0, x19
  404ac4:	bl	4023e0 <fclose@plt>
  404ac8:	ldr	w8, [x24, #3672]
  404acc:	tst	w8, #0x70
  404ad0:	b.eq	40519c <ferror@plt+0x289c>  // b.none
  404ad4:	ldrb	w8, [x28, #3680]
  404ad8:	str	xzr, [sp, #1272]
  404adc:	tbz	w8, #1, 40518c <ferror@plt+0x288c>
  404ae0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  404ae4:	add	x0, x0, #0x765
  404ae8:	bl	402870 <getenv@plt>
  404aec:	cbnz	x0, 404b8c <ferror@plt+0x228c>
  404af0:	adrp	x0, 418000 <ferror@plt+0x15700>
  404af4:	add	x0, x0, #0xded
  404af8:	bl	402870 <getenv@plt>
  404afc:	cbnz	x0, 404b8c <ferror@plt+0x228c>
  404b00:	add	x8, sp, #0x468
  404b04:	stur	xzr, [x8, #12]
  404b08:	stur	xzr, [x8, #20]
  404b0c:	stur	xzr, [x8, #28]
  404b10:	mov	x8, #0x28                  	// #40
  404b14:	movk	x8, #0x14, lsl #32
  404b18:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  404b1c:	movk	x8, #0x301, lsl #48
  404b20:	add	x9, x9, #0xde4
  404b24:	str	x8, [sp, #1128]
  404b28:	ldrb	w8, [x9]
  404b2c:	mov	w10, #0x1                   	// #1
  404b30:	strb	w10, [sp, #1144]
  404b34:	mov	w10, #0x15                  	// #21
  404b38:	cmp	w8, #0x0
  404b3c:	mov	w8, #0x35                  	// #53
  404b40:	csel	w8, w8, w10, ne  // ne = any
  404b44:	adrp	x10, 438000 <stdin@@GLIBC_2.17+0x7238>
  404b48:	ldr	w9, [x9, #120]
  404b4c:	ldr	w10, [x10, #1608]
  404b50:	mov	w19, #0xe240                	// #57920
  404b54:	movk	w19, #0x1, lsl #16
  404b58:	str	wzr, [sp, #1164]
  404b5c:	str	w19, [sp, #1136]
  404b60:	str	w9, [sp, #1148]
  404b64:	str	w8, [sp, #1156]
  404b68:	cbz	w10, 404b78 <ferror@plt+0x2278>
  404b6c:	mov	w9, #0xa                   	// #10
  404b70:	orr	w8, w8, w9
  404b74:	str	w8, [sp, #1156]
  404b78:	add	x0, sp, #0x500
  404b7c:	mov	w2, #0x4                   	// #4
  404b80:	mov	w1, wzr
  404b84:	bl	414814 <ferror@plt+0x11f14>
  404b88:	cbz	w0, 405000 <ferror@plt+0x2700>
  404b8c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  404b90:	add	x0, x0, #0x765
  404b94:	bl	402870 <getenv@plt>
  404b98:	mov	x19, x0
  404b9c:	cbnz	x0, 404bdc <ferror@plt+0x22dc>
  404ba0:	adrp	x0, 418000 <ferror@plt+0x15700>
  404ba4:	add	x0, x0, #0xded
  404ba8:	add	x19, sp, #0x468
  404bac:	bl	402870 <getenv@plt>
  404bb0:	adrp	x8, 419000 <ferror@plt+0x16700>
  404bb4:	add	x8, x8, #0xb3d
  404bb8:	cmp	x0, #0x0
  404bbc:	adrp	x2, 41a000 <ferror@plt+0x17700>
  404bc0:	adrp	x4, 41a000 <ferror@plt+0x17700>
  404bc4:	csel	x3, x8, x0, eq  // eq = none
  404bc8:	add	x2, x2, #0xe9e
  404bcc:	add	x4, x4, #0x773
  404bd0:	add	x0, sp, #0x468
  404bd4:	mov	w1, #0x7f                  	// #127
  404bd8:	bl	4023a0 <snprintf@plt>
  404bdc:	adrp	x1, 41b000 <ferror@plt+0x18700>
  404be0:	add	x1, x1, #0x93e
  404be4:	mov	x0, x19
  404be8:	bl	402720 <fopen64@plt>
  404bec:	cbz	x0, 40518c <ferror@plt+0x288c>
  404bf0:	mov	x28, x0
  404bf4:	add	x0, sp, #0x60
  404bf8:	mov	w1, #0x100                 	// #256
  404bfc:	mov	x2, x28
  404c00:	bl	4028d0 <fgets@plt>
  404c04:	cbz	x0, 404ff4 <ferror@plt+0x26f4>
  404c08:	ldr	w8, [sp, #96]
  404c0c:	mov	w9, #0x6550                	// #25936
  404c10:	movk	w9, #0x7265, lsl #16
  404c14:	add	x0, sp, #0x60
  404c18:	cmp	w8, w9
  404c1c:	cset	w8, ne  // ne = any
  404c20:	mov	w1, #0x100                 	// #256
  404c24:	mov	x2, x28
  404c28:	str	w8, [sp, #72]
  404c2c:	bl	4028d0 <fgets@plt>
  404c30:	adrp	x19, 418000 <ferror@plt+0x15700>
  404c34:	add	x19, x19, #0xad6
  404c38:	cbz	x0, 4050a0 <ferror@plt+0x27a0>
  404c3c:	adrp	x22, 419000 <ferror@plt+0x16700>
  404c40:	adrp	x23, 41b000 <ferror@plt+0x18700>
  404c44:	adrp	x24, 419000 <ferror@plt+0x16700>
  404c48:	add	x22, x22, #0xe37
  404c4c:	add	x23, x23, #0x935
  404c50:	add	x24, x24, #0xda9
  404c54:	str	wzr, [sp, #80]
  404c58:	b	404c80 <ferror@plt+0x2380>
  404c5c:	mov	x0, x25
  404c60:	bl	402650 <free@plt>
  404c64:	mov	x28, x19
  404c68:	mov	x19, x20
  404c6c:	add	x0, sp, #0x60
  404c70:	mov	w1, #0x100                 	// #256
  404c74:	mov	x2, x28
  404c78:	bl	4028d0 <fgets@plt>
  404c7c:	cbz	x0, 4050a0 <ferror@plt+0x27a0>
  404c80:	mov	w0, #0x1                   	// #1
  404c84:	mov	w1, #0x268                 	// #616
  404c88:	bl	4024b0 <calloc@plt>
  404c8c:	cbz	x0, 4050a0 <ferror@plt+0x27a0>
  404c90:	mov	x20, x19
  404c94:	mov	x19, x28
  404c98:	add	x27, x0, #0x224
  404c9c:	add	x28, x0, #0x22c
  404ca0:	add	x26, x0, #0x8
  404ca4:	add	x21, x0, #0x228
  404ca8:	adrp	x1, 41a000 <ferror@plt+0x17700>
  404cac:	mov	x25, x0
  404cb0:	add	x4, x0, #0x230
  404cb4:	add	x9, x0, #0x234
  404cb8:	add	x0, sp, #0x60
  404cbc:	add	x5, sp, #0x468
  404cc0:	sub	x8, x29, #0xb0
  404cc4:	add	x1, x1, #0x781
  404cc8:	mov	x2, x27
  404ccc:	mov	x3, x28
  404cd0:	mov	x6, x26
  404cd4:	mov	x7, x21
  404cd8:	stp	x9, x8, [sp]
  404cdc:	str	x9, [sp, #88]
  404ce0:	bl	4027e0 <__isoc99_sscanf@plt>
  404ce4:	cmp	w0, #0x7
  404ce8:	b.gt	404cf4 <ferror@plt+0x23f4>
  404cec:	sub	x8, x29, #0xb0
  404cf0:	strb	wzr, [x8]
  404cf4:	ldr	w8, [x25, #564]
  404cf8:	ldrb	w9, [sp, #1130]
  404cfc:	mov	w10, #0x1                   	// #1
  404d00:	strh	w10, [x25, #286]
  404d04:	str	w8, [x25, #544]
  404d08:	strh	w10, [x25, #22]
  404d0c:	tbnz	w9, #0, 404d58 <ferror@plt+0x2458>
  404d10:	ldr	w8, [x21]
  404d14:	cmp	w8, #0x1
  404d18:	b.lt	404d60 <ferror@plt+0x2460>  // b.tstop
  404d1c:	cmp	w8, #0x4
  404d20:	b.hi	404d60 <ferror@plt+0x2460>  // b.pmore
  404d24:	adrp	x9, 41a000 <ferror@plt+0x17700>
  404d28:	subs	w8, w8, #0x1
  404d2c:	add	x9, x9, #0x9d4
  404d30:	ldr	w8, [x9, w8, sxtw #2]
  404d34:	str	w8, [x21]
  404d38:	ldr	w9, [x26]
  404d3c:	b.ne	404d64 <ferror@plt+0x2464>  // b.any
  404d40:	cmp	w9, #0x2
  404d44:	b.ne	404d64 <ferror@plt+0x2464>  // b.any
  404d48:	ldr	w9, [x27]
  404d4c:	cbz	w9, 404d60 <ferror@plt+0x2460>
  404d50:	mov	w8, #0x1                   	// #1
  404d54:	b	404d5c <ferror@plt+0x245c>
  404d58:	mov	w8, #0xa                   	// #10
  404d5c:	str	w8, [x21]
  404d60:	ldr	w9, [x26]
  404d64:	cmp	w9, #0x5
  404d68:	b.eq	404d9c <ferror@plt+0x249c>  // b.none
  404d6c:	cmp	w9, #0x2
  404d70:	b.eq	404d8c <ferror@plt+0x248c>  // b.none
  404d74:	cmp	w9, #0x1
  404d78:	b.ne	404da8 <ferror@plt+0x24a8>  // b.any
  404d7c:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  404d80:	ldrb	w9, [x9, #3672]
  404d84:	tbz	w9, #5, 404c5c <ferror@plt+0x235c>
  404d88:	b	404da8 <ferror@plt+0x24a8>
  404d8c:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  404d90:	ldrb	w9, [x9, #3672]
  404d94:	tbnz	w9, #4, 404da8 <ferror@plt+0x24a8>
  404d98:	b	404c5c <ferror@plt+0x235c>
  404d9c:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  404da0:	ldrb	w9, [x9, #3672]
  404da4:	tbz	w9, #6, 404c5c <ferror@plt+0x235c>
  404da8:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  404dac:	ldr	w9, [x9, #3676]
  404db0:	lsr	w8, w9, w8
  404db4:	tbz	w8, #0, 404c5c <ferror@plt+0x235c>
  404db8:	ldr	w8, [sp, #72]
  404dbc:	cbz	w8, 404dc8 <ferror@plt+0x24c8>
  404dc0:	str	wzr, [x27]
  404dc4:	str	xzr, [x28]
  404dc8:	sub	x8, x29, #0xb0
  404dcc:	ldrb	w8, [x8]
  404dd0:	cbz	w8, 404de4 <ferror@plt+0x24e4>
  404dd4:	sub	x0, x29, #0xb0
  404dd8:	bl	402510 <strdup@plt>
  404ddc:	str	x0, [x25, #592]
  404de0:	cbz	x0, 405090 <ferror@plt+0x2790>
  404de4:	ldr	w8, [x27]
  404de8:	mov	x28, x19
  404dec:	mov	x19, x20
  404df0:	cbz	w8, 404e2c <ferror@plt+0x252c>
  404df4:	ldr	x9, [sp, #1272]
  404df8:	cbz	x9, 404e10 <ferror@plt+0x2510>
  404dfc:	ldr	w10, [x9, #544]
  404e00:	cmp	w8, w10
  404e04:	b.eq	404e1c <ferror@plt+0x251c>  // b.none
  404e08:	ldr	x9, [x9]
  404e0c:	cbnz	x9, 404dfc <ferror@plt+0x24fc>
  404e10:	adrp	x8, 419000 <ferror@plt+0x16700>
  404e14:	add	x8, x8, #0xdb9
  404e18:	b	404e28 <ferror@plt+0x2528>
  404e1c:	ldr	x8, [x9, #592]
  404e20:	cmp	x8, #0x0
  404e24:	csel	x8, x19, x8, eq  // eq = none
  404e28:	str	x8, [x25, #600]
  404e2c:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  404e30:	ldr	x21, [x8, #3688]
  404e34:	cbz	x21, 404e88 <ferror@plt+0x2588>
  404e38:	add	x0, sp, #0x500
  404e3c:	mov	w2, #0x268                 	// #616
  404e40:	mov	w1, wzr
  404e44:	bl	402480 <memset@plt>
  404e48:	ldr	x8, [x25, #592]
  404e4c:	ldr	x27, [x25, #600]
  404e50:	mov	w9, #0x1                   	// #1
  404e54:	strh	w9, [sp, #1302]
  404e58:	strh	w9, [sp, #1566]
  404e5c:	str	x8, [sp, #1304]
  404e60:	cbz	x27, 404e78 <ferror@plt+0x2578>
  404e64:	mov	x0, x27
  404e68:	mov	x1, x19
  404e6c:	bl	4025e0 <strcmp@plt>
  404e70:	cbz	w0, 404e78 <ferror@plt+0x2578>
  404e74:	str	x27, [sp, #1568]
  404e78:	add	x1, sp, #0x500
  404e7c:	mov	x0, x21
  404e80:	bl	407a0c <ferror@plt+0x510c>
  404e84:	cbz	w0, 404ee8 <ferror@plt+0x25e8>
  404e88:	ldr	x8, [sp, #1272]
  404e8c:	cbz	x8, 404ee0 <ferror@plt+0x25e0>
  404e90:	ldr	w9, [x26]
  404e94:	ldr	w11, [x8, #8]
  404e98:	add	x10, sp, #0x4f8
  404e9c:	cmp	w9, w11
  404ea0:	b.cc	404f00 <ferror@plt+0x2600>  // b.lo, b.ul, b.last
  404ea4:	ldr	x13, [sp, #88]
  404ea8:	cmp	w9, w11
  404eac:	b.ne	404ec0 <ferror@plt+0x25c0>  // b.any
  404eb0:	ldr	w11, [x13]
  404eb4:	ldr	w12, [x8, #564]
  404eb8:	cmp	w11, w12
  404ebc:	b.cc	404f00 <ferror@plt+0x2600>  // b.lo, b.ul, b.last
  404ec0:	ldr	x12, [x8]
  404ec4:	cbz	x12, 404efc <ferror@plt+0x25fc>
  404ec8:	ldr	w11, [x12, #8]
  404ecc:	mov	x10, x8
  404ed0:	mov	x8, x12
  404ed4:	cmp	w9, w11
  404ed8:	b.cs	404ea8 <ferror@plt+0x25a8>  // b.hs, b.nlast
  404edc:	b	404f00 <ferror@plt+0x2600>
  404ee0:	add	x10, sp, #0x4f8
  404ee4:	b	404f00 <ferror@plt+0x2600>
  404ee8:	ldr	x0, [x25, #592]
  404eec:	bl	402650 <free@plt>
  404ef0:	mov	x0, x25
  404ef4:	bl	402650 <free@plt>
  404ef8:	b	404c6c <ferror@plt+0x236c>
  404efc:	mov	x10, x8
  404f00:	ldr	w9, [sp, #80]
  404f04:	ldr	x8, [x10]
  404f08:	add	w9, w9, #0x1
  404f0c:	cmp	w9, #0x6a7
  404f10:	str	w9, [sp, #80]
  404f14:	str	x8, [x25]
  404f18:	str	x25, [x10]
  404f1c:	b.cc	404c6c <ferror@plt+0x236c>  // b.lo, b.ul, b.last
  404f20:	ldr	x25, [sp, #1272]
  404f24:	cbz	x25, 404fec <ferror@plt+0x26ec>
  404f28:	add	x27, sp, #0x468
  404f2c:	mov	x0, x25
  404f30:	str	xzr, [sp, #1288]
  404f34:	str	xzr, [sp, #1280]
  404f38:	stur	xzr, [x27, #174]
  404f3c:	str	xzr, [sp, #1296]
  404f40:	bl	408e68 <ferror@plt+0x6568>
  404f44:	ldr	x8, [x25, #592]
  404f48:	ldr	w0, [x25, #544]
  404f4c:	add	x1, sp, #0x500
  404f50:	cmp	x8, #0x0
  404f54:	csel	x21, x19, x8, eq  // eq = none
  404f58:	bl	40fb8c <ferror@plt+0xd28c>
  404f5c:	mov	x26, x0
  404f60:	mov	x0, x22
  404f64:	mov	x1, x21
  404f68:	mov	x2, x23
  404f6c:	bl	40816c <ferror@plt+0x586c>
  404f70:	bl	409570 <ferror@plt+0x6c70>
  404f74:	mov	x0, x24
  404f78:	mov	x1, x26
  404f7c:	bl	40816c <ferror@plt+0x586c>
  404f80:	bl	409570 <ferror@plt+0x6c70>
  404f84:	ldr	x8, [x25, #600]
  404f88:	ldr	w0, [x25, #548]
  404f8c:	add	x1, sp, #0x500
  404f90:	cmp	x8, #0x0
  404f94:	csel	x21, x19, x8, eq  // eq = none
  404f98:	bl	40fb8c <ferror@plt+0xd28c>
  404f9c:	mov	x26, x0
  404fa0:	mov	x0, x22
  404fa4:	mov	x1, x21
  404fa8:	mov	x2, x23
  404fac:	bl	40816c <ferror@plt+0x586c>
  404fb0:	bl	409570 <ferror@plt+0x6c70>
  404fb4:	mov	x0, x24
  404fb8:	mov	x1, x26
  404fbc:	bl	40816c <ferror@plt+0x586c>
  404fc0:	bl	409570 <ferror@plt+0x6c70>
  404fc4:	mov	x0, x25
  404fc8:	bl	4094e8 <ferror@plt+0x6be8>
  404fcc:	ldr	x20, [x25]
  404fd0:	str	x20, [sp, #1272]
  404fd4:	ldr	x0, [x25, #592]
  404fd8:	bl	402650 <free@plt>
  404fdc:	mov	x0, x25
  404fe0:	bl	402650 <free@plt>
  404fe4:	mov	x25, x20
  404fe8:	cbnz	x20, 404f2c <ferror@plt+0x262c>
  404fec:	str	wzr, [sp, #80]
  404ff0:	b	404c6c <ferror@plt+0x236c>
  404ff4:	mov	x0, x28
  404ff8:	bl	4023e0 <fclose@plt>
  404ffc:	b	40518c <ferror@plt+0x288c>
  405000:	add	x0, sp, #0x500
  405004:	add	x1, sp, #0x468
  405008:	mov	w2, #0x28                  	// #40
  40500c:	str	w19, [sp, #1312]
  405010:	bl	41520c <ferror@plt+0x1290c>
  405014:	tbnz	w0, #31, 405c70 <ferror@plt+0x3370>
  405018:	adrp	x1, 40a000 <ferror@plt+0x7700>
  40501c:	adrp	x2, 432000 <stdin@@GLIBC_2.17+0x1238>
  405020:	add	x1, x1, #0x448
  405024:	add	x2, x2, #0xe58
  405028:	add	x0, sp, #0x500
  40502c:	mov	w3, wzr
  405030:	bl	41544c <ferror@plt+0x12b4c>
  405034:	mov	w19, w0
  405038:	add	x0, sp, #0x500
  40503c:	bl	4147e4 <ferror@plt+0x11ee4>
  405040:	cbnz	w19, 404b8c <ferror@plt+0x228c>
  405044:	b	40518c <ferror@plt+0x288c>
  405048:	add	x0, sp, #0x500
  40504c:	add	x1, sp, #0x60
  405050:	mov	w2, #0x24                  	// #36
  405054:	str	w19, [sp, #1312]
  405058:	bl	41520c <ferror@plt+0x1290c>
  40505c:	tbnz	w0, #31, 405ce4 <ferror@plt+0x33e4>
  405060:	adrp	x1, 40a000 <ferror@plt+0x7700>
  405064:	adrp	x2, 432000 <stdin@@GLIBC_2.17+0x1238>
  405068:	add	x1, x1, #0x7b0
  40506c:	add	x2, x2, #0xe58
  405070:	add	x0, sp, #0x500
  405074:	mov	w3, wzr
  405078:	bl	41544c <ferror@plt+0x12b4c>
  40507c:	mov	w19, w0
  405080:	add	x0, sp, #0x500
  405084:	bl	4147e4 <ferror@plt+0x11ee4>
  405088:	cbnz	w19, 404a48 <ferror@plt+0x2148>
  40508c:	b	404ac8 <ferror@plt+0x21c8>
  405090:	mov	x0, x25
  405094:	bl	402650 <free@plt>
  405098:	mov	x28, x19
  40509c:	mov	x19, x20
  4050a0:	mov	x0, x28
  4050a4:	bl	4023e0 <fclose@plt>
  4050a8:	ldr	x20, [sp, #1272]
  4050ac:	cbz	x20, 40518c <ferror@plt+0x288c>
  4050b0:	adrp	x21, 419000 <ferror@plt+0x16700>
  4050b4:	adrp	x22, 41b000 <ferror@plt+0x18700>
  4050b8:	adrp	x23, 419000 <ferror@plt+0x16700>
  4050bc:	add	x21, x21, #0xe37
  4050c0:	add	x22, x22, #0x935
  4050c4:	add	x23, x23, #0xda9
  4050c8:	add	x8, sp, #0x468
  4050cc:	mov	x0, x20
  4050d0:	str	xzr, [sp, #1288]
  4050d4:	str	xzr, [sp, #1280]
  4050d8:	stur	xzr, [x8, #174]
  4050dc:	str	xzr, [sp, #1296]
  4050e0:	bl	408e68 <ferror@plt+0x6568>
  4050e4:	ldr	x8, [x20, #592]
  4050e8:	ldr	w0, [x20, #544]
  4050ec:	add	x1, sp, #0x500
  4050f0:	cmp	x8, #0x0
  4050f4:	csel	x24, x19, x8, eq  // eq = none
  4050f8:	bl	40fb8c <ferror@plt+0xd28c>
  4050fc:	mov	x25, x0
  405100:	mov	x0, x21
  405104:	mov	x1, x24
  405108:	mov	x2, x22
  40510c:	bl	40816c <ferror@plt+0x586c>
  405110:	bl	409570 <ferror@plt+0x6c70>
  405114:	mov	x0, x23
  405118:	mov	x1, x25
  40511c:	bl	40816c <ferror@plt+0x586c>
  405120:	bl	409570 <ferror@plt+0x6c70>
  405124:	ldr	x8, [x20, #600]
  405128:	ldr	w0, [x20, #548]
  40512c:	add	x1, sp, #0x500
  405130:	cmp	x8, #0x0
  405134:	csel	x24, x19, x8, eq  // eq = none
  405138:	bl	40fb8c <ferror@plt+0xd28c>
  40513c:	mov	x25, x0
  405140:	mov	x0, x21
  405144:	mov	x1, x24
  405148:	mov	x2, x22
  40514c:	bl	40816c <ferror@plt+0x586c>
  405150:	bl	409570 <ferror@plt+0x6c70>
  405154:	mov	x0, x23
  405158:	mov	x1, x25
  40515c:	bl	40816c <ferror@plt+0x586c>
  405160:	bl	409570 <ferror@plt+0x6c70>
  405164:	mov	x0, x20
  405168:	bl	4094e8 <ferror@plt+0x6be8>
  40516c:	ldr	x24, [x20]
  405170:	str	x24, [sp, #1272]
  405174:	ldr	x0, [x20, #592]
  405178:	bl	402650 <free@plt>
  40517c:	mov	x0, x20
  405180:	bl	402650 <free@plt>
  405184:	mov	x20, x24
  405188:	cbnz	x24, 4050c8 <ferror@plt+0x27c8>
  40518c:	adrp	x24, 432000 <stdin@@GLIBC_2.17+0x1238>
  405190:	ldr	w8, [x24, #3672]
  405194:	adrp	x23, 432000 <stdin@@GLIBC_2.17+0x1238>
  405198:	adrp	x28, 432000 <stdin@@GLIBC_2.17+0x1238>
  40519c:	tbz	w8, #3, 405328 <ferror@plt+0x2a28>
  4051a0:	ldr	x19, [x28, #3680]
  4051a4:	mov	w8, #0x404                 	// #1028
  4051a8:	tst	x19, x8
  4051ac:	b.eq	405328 <ferror@plt+0x2a28>  // b.none
  4051b0:	adrp	x9, 41a000 <ferror@plt+0x17700>
  4051b4:	adrp	x0, 41a000 <ferror@plt+0x17700>
  4051b8:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4051bc:	add	x9, x9, #0x7ab
  4051c0:	add	x0, x0, #0x79a
  4051c4:	str	x9, [x8, #3640]
  4051c8:	bl	402870 <getenv@plt>
  4051cc:	cbnz	x0, 4051e0 <ferror@plt+0x28e0>
  4051d0:	adrp	x0, 418000 <ferror@plt+0x15700>
  4051d4:	add	x0, x0, #0xded
  4051d8:	bl	402870 <getenv@plt>
  4051dc:	cbz	x0, 405270 <ferror@plt+0x2970>
  4051e0:	tbnz	w19, #2, 405284 <ferror@plt+0x2984>
  4051e4:	tbz	w19, #10, 405328 <ferror@plt+0x2a28>
  4051e8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  4051ec:	add	x0, x0, #0x7af
  4051f0:	bl	402870 <getenv@plt>
  4051f4:	mov	x19, x0
  4051f8:	cbnz	x0, 405238 <ferror@plt+0x2938>
  4051fc:	adrp	x0, 418000 <ferror@plt+0x15700>
  405200:	add	x0, x0, #0xded
  405204:	add	x19, sp, #0x468
  405208:	bl	402870 <getenv@plt>
  40520c:	adrp	x8, 419000 <ferror@plt+0x16700>
  405210:	add	x8, x8, #0xb3d
  405214:	cmp	x0, #0x0
  405218:	adrp	x2, 41a000 <ferror@plt+0x17700>
  40521c:	adrp	x4, 41a000 <ferror@plt+0x17700>
  405220:	csel	x3, x8, x0, eq  // eq = none
  405224:	add	x2, x2, #0xe9e
  405228:	add	x4, x4, #0x7bd
  40522c:	add	x0, sp, #0x468
  405230:	mov	w1, #0x7f                  	// #127
  405234:	bl	4023a0 <snprintf@plt>
  405238:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40523c:	add	x1, x1, #0x93e
  405240:	mov	x0, x19
  405244:	bl	402720 <fopen64@plt>
  405248:	cbz	x0, 405328 <ferror@plt+0x2a28>
  40524c:	adrp	x1, 40b000 <ferror@plt+0x8700>
  405250:	add	x1, x1, #0xbac
  405254:	mov	w2, #0xa                   	// #10
  405258:	mov	x19, x0
  40525c:	bl	40ba20 <ferror@plt+0x9120>
  405260:	cbnz	w0, 405300 <ferror@plt+0x2a00>
  405264:	mov	x0, x19
  405268:	bl	4023e0 <fclose@plt>
  40526c:	b	405328 <ferror@plt+0x2a28>
  405270:	mov	w1, #0xff                  	// #255
  405274:	bl	406574 <ferror@plt+0x3c74>
  405278:	cbz	w0, 405328 <ferror@plt+0x2a28>
  40527c:	ldr	x19, [x28, #3680]
  405280:	tbz	w19, #2, 4051e4 <ferror@plt+0x28e4>
  405284:	adrp	x0, 41a000 <ferror@plt+0x17700>
  405288:	add	x0, x0, #0x79a
  40528c:	bl	402870 <getenv@plt>
  405290:	mov	x19, x0
  405294:	cbnz	x0, 4052d4 <ferror@plt+0x29d4>
  405298:	adrp	x0, 418000 <ferror@plt+0x15700>
  40529c:	add	x0, x0, #0xded
  4052a0:	add	x19, sp, #0x468
  4052a4:	bl	402870 <getenv@plt>
  4052a8:	adrp	x8, 419000 <ferror@plt+0x16700>
  4052ac:	add	x8, x8, #0xb3d
  4052b0:	cmp	x0, #0x0
  4052b4:	adrp	x2, 41a000 <ferror@plt+0x17700>
  4052b8:	adrp	x4, 41a000 <ferror@plt+0x17700>
  4052bc:	csel	x3, x8, x0, eq  // eq = none
  4052c0:	add	x2, x2, #0xe9e
  4052c4:	add	x4, x4, #0x7a7
  4052c8:	add	x0, sp, #0x468
  4052cc:	mov	w1, #0x7f                  	// #127
  4052d0:	bl	4023a0 <snprintf@plt>
  4052d4:	adrp	x1, 41b000 <ferror@plt+0x18700>
  4052d8:	add	x1, x1, #0x93e
  4052dc:	mov	x0, x19
  4052e0:	bl	402720 <fopen64@plt>
  4052e4:	cbz	x0, 405318 <ferror@plt+0x2a18>
  4052e8:	adrp	x1, 40b000 <ferror@plt+0x8700>
  4052ec:	add	x1, x1, #0xbac
  4052f0:	mov	w2, #0x2                   	// #2
  4052f4:	mov	x19, x0
  4052f8:	bl	40ba20 <ferror@plt+0x9120>
  4052fc:	cbz	w0, 4058dc <ferror@plt+0x2fdc>
  405300:	bl	402860 <__errno_location@plt>
  405304:	ldr	w21, [x0]
  405308:	mov	x20, x0
  40530c:	mov	x0, x19
  405310:	bl	4023e0 <fclose@plt>
  405314:	b	405324 <ferror@plt+0x2a24>
  405318:	bl	402860 <__errno_location@plt>
  40531c:	ldr	w21, [x0]
  405320:	mov	x20, x0
  405324:	str	w21, [x20]
  405328:	ldrb	w8, [x24, #3672]
  40532c:	tbz	w8, #2, 4054b8 <ferror@plt+0x2bb8>
  405330:	ldr	x19, [x28, #3680]
  405334:	mov	w8, #0x404                 	// #1028
  405338:	tst	x19, x8
  40533c:	b.eq	4054b8 <ferror@plt+0x2bb8>  // b.none
  405340:	adrp	x9, 41a000 <ferror@plt+0x17700>
  405344:	adrp	x0, 41a000 <ferror@plt+0x17700>
  405348:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  40534c:	add	x9, x9, #0x829
  405350:	add	x0, x0, #0x818
  405354:	str	x9, [x8, #3640]
  405358:	bl	402870 <getenv@plt>
  40535c:	cbnz	x0, 405370 <ferror@plt+0x2a70>
  405360:	adrp	x0, 418000 <ferror@plt+0x15700>
  405364:	add	x0, x0, #0xded
  405368:	bl	402870 <getenv@plt>
  40536c:	cbz	x0, 405400 <ferror@plt+0x2b00>
  405370:	tbnz	w19, #2, 405414 <ferror@plt+0x2b14>
  405374:	tbz	w19, #10, 4054b8 <ferror@plt+0x2bb8>
  405378:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40537c:	add	x0, x0, #0x82d
  405380:	bl	402870 <getenv@plt>
  405384:	mov	x19, x0
  405388:	cbnz	x0, 4053c8 <ferror@plt+0x2ac8>
  40538c:	adrp	x0, 418000 <ferror@plt+0x15700>
  405390:	add	x0, x0, #0xded
  405394:	add	x19, sp, #0x468
  405398:	bl	402870 <getenv@plt>
  40539c:	adrp	x8, 419000 <ferror@plt+0x16700>
  4053a0:	add	x8, x8, #0xb3d
  4053a4:	cmp	x0, #0x0
  4053a8:	adrp	x2, 41a000 <ferror@plt+0x17700>
  4053ac:	adrp	x4, 41a000 <ferror@plt+0x17700>
  4053b0:	csel	x3, x8, x0, eq  // eq = none
  4053b4:	add	x2, x2, #0xe9e
  4053b8:	add	x4, x4, #0x83b
  4053bc:	add	x0, sp, #0x468
  4053c0:	mov	w1, #0x7f                  	// #127
  4053c4:	bl	4023a0 <snprintf@plt>
  4053c8:	adrp	x1, 41b000 <ferror@plt+0x18700>
  4053cc:	add	x1, x1, #0x93e
  4053d0:	mov	x0, x19
  4053d4:	bl	402720 <fopen64@plt>
  4053d8:	cbz	x0, 4054b8 <ferror@plt+0x2bb8>
  4053dc:	adrp	x1, 40b000 <ferror@plt+0x8700>
  4053e0:	add	x1, x1, #0xbac
  4053e4:	mov	w2, #0xa                   	// #10
  4053e8:	mov	x19, x0
  4053ec:	bl	40ba20 <ferror@plt+0x9120>
  4053f0:	cbnz	w0, 405490 <ferror@plt+0x2b90>
  4053f4:	mov	x0, x19
  4053f8:	bl	4023e0 <fclose@plt>
  4053fc:	b	4054b8 <ferror@plt+0x2bb8>
  405400:	mov	w1, #0x11                  	// #17
  405404:	bl	406574 <ferror@plt+0x3c74>
  405408:	cbz	w0, 4054b8 <ferror@plt+0x2bb8>
  40540c:	ldr	x19, [x28, #3680]
  405410:	tbz	w19, #2, 405374 <ferror@plt+0x2a74>
  405414:	adrp	x0, 41a000 <ferror@plt+0x17700>
  405418:	add	x0, x0, #0x818
  40541c:	bl	402870 <getenv@plt>
  405420:	mov	x19, x0
  405424:	cbnz	x0, 405464 <ferror@plt+0x2b64>
  405428:	adrp	x0, 418000 <ferror@plt+0x15700>
  40542c:	add	x0, x0, #0xded
  405430:	add	x19, sp, #0x468
  405434:	bl	402870 <getenv@plt>
  405438:	adrp	x8, 419000 <ferror@plt+0x16700>
  40543c:	add	x8, x8, #0xb3d
  405440:	cmp	x0, #0x0
  405444:	adrp	x2, 41a000 <ferror@plt+0x17700>
  405448:	adrp	x4, 41a000 <ferror@plt+0x17700>
  40544c:	csel	x3, x8, x0, eq  // eq = none
  405450:	add	x2, x2, #0xe9e
  405454:	add	x4, x4, #0x825
  405458:	add	x0, sp, #0x468
  40545c:	mov	w1, #0x7f                  	// #127
  405460:	bl	4023a0 <snprintf@plt>
  405464:	adrp	x1, 41b000 <ferror@plt+0x18700>
  405468:	add	x1, x1, #0x93e
  40546c:	mov	x0, x19
  405470:	bl	402720 <fopen64@plt>
  405474:	cbz	x0, 4054a8 <ferror@plt+0x2ba8>
  405478:	adrp	x1, 40b000 <ferror@plt+0x8700>
  40547c:	add	x1, x1, #0xbac
  405480:	mov	w2, #0x2                   	// #2
  405484:	mov	x19, x0
  405488:	bl	40ba20 <ferror@plt+0x9120>
  40548c:	cbz	w0, 4058f0 <ferror@plt+0x2ff0>
  405490:	bl	402860 <__errno_location@plt>
  405494:	ldr	w21, [x0]
  405498:	mov	x20, x0
  40549c:	mov	x0, x19
  4054a0:	bl	4023e0 <fclose@plt>
  4054a4:	b	4054b4 <ferror@plt+0x2bb4>
  4054a8:	bl	402860 <__errno_location@plt>
  4054ac:	ldr	w21, [x0]
  4054b0:	mov	x20, x0
  4054b4:	str	w21, [x20]
  4054b8:	ldrb	w8, [x24, #3672]
  4054bc:	tbz	w8, #0, 40591c <ferror@plt+0x301c>
  4054c0:	ldrh	w8, [x28, #3680]
  4054c4:	tst	w8, #0x4040404
  4054c8:	b.eq	40591c <ferror@plt+0x301c>  // b.none
  4054cc:	adrp	x9, 41a000 <ferror@plt+0x17700>
  4054d0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  4054d4:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4054d8:	add	x9, x9, #0x855
  4054dc:	add	x0, x0, #0x8d5
  4054e0:	str	x9, [x8, #3640]
  4054e4:	bl	402870 <getenv@plt>
  4054e8:	cbz	x0, 4056f0 <ferror@plt+0x2df0>
  4054ec:	adrp	x1, 41b000 <ferror@plt+0x18700>
  4054f0:	add	x1, x1, #0x93e
  4054f4:	bl	402720 <fopen64@plt>
  4054f8:	cbz	x0, 405bf4 <ferror@plt+0x32f4>
  4054fc:	mov	x19, x0
  405500:	add	x0, sp, #0x60
  405504:	mov	w2, #0x268                 	// #616
  405508:	mov	w1, wzr
  40550c:	mov	x21, x24
  405510:	add	x24, sp, #0x60
  405514:	bl	402480 <memset@plt>
  405518:	add	x0, sp, #0x500
  40551c:	mov	w1, #0x1                   	// #1
  405520:	mov	w2, #0x10                  	// #16
  405524:	mov	x3, x19
  405528:	add	x25, sp, #0x500
  40552c:	bl	402620 <fread@plt>
  405530:	cmp	x0, #0x10
  405534:	b.ne	4056c8 <ferror@plt+0x2dc8>  // b.any
  405538:	add	x8, x25, #0x58
  40553c:	add	x20, x25, #0x10
  405540:	str	x8, [sp, #88]
  405544:	add	x8, x24, #0x22c
  405548:	add	x22, x24, #0x18
  40554c:	add	x27, x25, #0x18
  405550:	add	x24, x24, #0x120
  405554:	add	x25, x25, #0x28
  405558:	str	x8, [sp, #80]
  40555c:	ldr	w8, [sp, #1280]
  405560:	mov	w1, #0x1                   	// #1
  405564:	mov	x0, x20
  405568:	mov	x3, x19
  40556c:	sub	w8, w8, #0xd
  405570:	and	w26, w8, #0xfffffffc
  405574:	mov	x2, x26
  405578:	bl	402620 <fread@plt>
  40557c:	cmp	x0, x26
  405580:	b.ne	405cac <ferror@plt+0x33ac>  // b.any
  405584:	ldrh	w8, [sp, #1284]
  405588:	cmp	w8, #0x3
  40558c:	b.eq	4056e0 <ferror@plt+0x2de0>  // b.none
  405590:	cmp	w8, #0x2
  405594:	b.eq	405c04 <ferror@plt+0x3304>  // b.none
  405598:	ldr	w8, [sp, #1280]
  40559c:	ldr	x2, [sp, #88]
  4055a0:	sub	x0, x29, #0xb0
  4055a4:	mov	w1, #0x13                  	// #19
  4055a8:	sub	w3, w8, #0x58
  4055ac:	bl	416c44 <ferror@plt+0x14344>
  4055b0:	ldrb	w9, [sp, #1297]
  4055b4:	ldrh	w10, [sp, #1300]
  4055b8:	ldrh	w11, [sp, #1302]
  4055bc:	add	x13, sp, #0x468
  4055c0:	str	w9, [sp, #648]
  4055c4:	rev	w9, w10
  4055c8:	ldur	q0, [x13, #224]
  4055cc:	lsr	w9, w9, #16
  4055d0:	str	w9, [sp, #640]
  4055d4:	rev	w9, w11
  4055d8:	lsr	w9, w9, #16
  4055dc:	ldrb	w8, [sp, #1296]
  4055e0:	ldr	w12, [sp, #1336]
  4055e4:	ldur	x10, [x13, #212]
  4055e8:	str	w9, [sp, #644]
  4055ec:	ldur	x9, [x29, #-56]
  4055f0:	ldr	x11, [sp, #80]
  4055f4:	ext	v1.16b, v0.16b, v0.16b, #4
  4055f8:	uzp2	v0.4s, v0.4s, v1.4s
  4055fc:	ext	v0.16b, v1.16b, v0.16b, #12
  405600:	strh	w8, [sp, #382]
  405604:	strh	w8, [sp, #118]
  405608:	str	q0, [x11]
  40560c:	str	w12, [sp, #672]
  405610:	str	x10, [sp, #680]
  405614:	str	wzr, [sp, #704]
  405618:	cbz	x9, 405624 <ferror@plt+0x2d24>
  40561c:	ldr	w9, [x9, #4]
  405620:	str	w9, [sp, #704]
  405624:	ldur	x9, [x29, #-96]
  405628:	cbz	x9, 405630 <ferror@plt+0x2d30>
  40562c:	ldrb	w9, [x9, #4]
  405630:	strh	w9, [sp, #110]
  405634:	cmp	w8, #0x2
  405638:	mov	w9, #0x10                  	// #16
  40563c:	mov	w10, #0x4                   	// #4
  405640:	csel	x26, x10, x9, eq  // eq = none
  405644:	csel	w8, w10, w9, eq  // eq = none
  405648:	mov	x0, x22
  40564c:	mov	x1, x27
  405650:	mov	x2, x26
  405654:	strh	w8, [sp, #378]
  405658:	strh	w8, [sp, #114]
  40565c:	bl	402220 <memcpy@plt>
  405660:	mov	x0, x24
  405664:	mov	x1, x25
  405668:	mov	x2, x26
  40566c:	bl	402220 <memcpy@plt>
  405670:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  405674:	ldr	x0, [x8, #3688]
  405678:	mov	w8, #0x6                   	// #6
  40567c:	str	w8, [sp, #104]
  405680:	cbz	x0, 405690 <ferror@plt+0x2d90>
  405684:	add	x1, sp, #0x60
  405688:	bl	407a0c <ferror@plt+0x510c>
  40568c:	cbz	w0, 40569c <ferror@plt+0x2d9c>
  405690:	add	x0, sp, #0x500
  405694:	add	x1, sp, #0x60
  405698:	bl	407ea0 <ferror@plt+0x55a0>
  40569c:	add	x0, sp, #0x60
  4056a0:	mov	w2, #0x268                 	// #616
  4056a4:	mov	w1, wzr
  4056a8:	bl	402480 <memset@plt>
  4056ac:	add	x0, sp, #0x500
  4056b0:	mov	w1, #0x1                   	// #1
  4056b4:	mov	w2, #0x10                  	// #16
  4056b8:	mov	x3, x19
  4056bc:	bl	402620 <fread@plt>
  4056c0:	cmp	x0, #0x10
  4056c4:	b.eq	40555c <ferror@plt+0x2c5c>  // b.none
  4056c8:	mov	x0, x19
  4056cc:	bl	402900 <ferror@plt>
  4056d0:	cbnz	w0, 405c9c <ferror@plt+0x339c>
  4056d4:	mov	x0, x19
  4056d8:	bl	4025a0 <feof@plt>
  4056dc:	cbnz	w0, 405c7c <ferror@plt+0x337c>
  4056e0:	mov	x0, x19
  4056e4:	bl	4023e0 <fclose@plt>
  4056e8:	mov	x24, x21
  4056ec:	b	40591c <ferror@plt+0x301c>
  4056f0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  4056f4:	add	x0, x0, #0x844
  4056f8:	bl	402870 <getenv@plt>
  4056fc:	cbnz	x0, 40571c <ferror@plt+0x2e1c>
  405700:	adrp	x0, 418000 <ferror@plt+0x15700>
  405704:	add	x0, x0, #0xded
  405708:	bl	402870 <getenv@plt>
  40570c:	cbnz	x0, 40571c <ferror@plt+0x2e1c>
  405710:	mov	w1, #0x6                   	// #6
  405714:	bl	406574 <ferror@plt+0x3c74>
  405718:	cbz	w0, 40591c <ferror@plt+0x301c>
  40571c:	mov	w0, #0x100000              	// #1048576
  405720:	mov	w20, #0x100000              	// #1048576
  405724:	bl	402400 <malloc@plt>
  405728:	mov	x19, x0
  40572c:	cbnz	x0, 405780 <ferror@plt+0x2e80>
  405730:	mov	w0, #0x80000               	// #524288
  405734:	mov	w20, #0x80000               	// #524288
  405738:	bl	402400 <malloc@plt>
  40573c:	mov	x19, x0
  405740:	cbnz	x0, 405780 <ferror@plt+0x2e80>
  405744:	mov	w0, #0x40000               	// #262144
  405748:	mov	w20, #0x40000               	// #262144
  40574c:	bl	402400 <malloc@plt>
  405750:	mov	x19, x0
  405754:	cbnz	x0, 405780 <ferror@plt+0x2e80>
  405758:	mov	w0, #0x20000               	// #131072
  40575c:	mov	w20, #0x20000               	// #131072
  405760:	bl	402400 <malloc@plt>
  405764:	mov	x19, x0
  405768:	cbnz	x0, 405780 <ferror@plt+0x2e80>
  40576c:	mov	w0, #0x10000               	// #65536
  405770:	mov	w20, #0x10000               	// #65536
  405774:	bl	402400 <malloc@plt>
  405778:	mov	x19, x0
  40577c:	cbz	x0, 405cfc <ferror@plt+0x33fc>
  405780:	ldr	x8, [x28, #3680]
  405784:	tbnz	w8, #2, 405824 <ferror@plt+0x2f24>
  405788:	tbz	w8, #10, 405914 <ferror@plt+0x3014>
  40578c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  405790:	add	x0, x0, #0x859
  405794:	bl	402870 <getenv@plt>
  405798:	mov	x21, x0
  40579c:	cbnz	x0, 4057dc <ferror@plt+0x2edc>
  4057a0:	adrp	x0, 418000 <ferror@plt+0x15700>
  4057a4:	add	x0, x0, #0xded
  4057a8:	add	x21, sp, #0x468
  4057ac:	bl	402870 <getenv@plt>
  4057b0:	adrp	x8, 419000 <ferror@plt+0x16700>
  4057b4:	add	x8, x8, #0xb3d
  4057b8:	cmp	x0, #0x0
  4057bc:	adrp	x2, 41a000 <ferror@plt+0x17700>
  4057c0:	adrp	x4, 41a000 <ferror@plt+0x17700>
  4057c4:	csel	x3, x8, x0, eq  // eq = none
  4057c8:	add	x2, x2, #0xe9e
  4057cc:	add	x4, x4, #0x867
  4057d0:	add	x0, sp, #0x468
  4057d4:	mov	w1, #0x7f                  	// #127
  4057d8:	bl	4023a0 <snprintf@plt>
  4057dc:	adrp	x1, 41b000 <ferror@plt+0x18700>
  4057e0:	add	x1, x1, #0x93e
  4057e4:	mov	x0, x21
  4057e8:	bl	402720 <fopen64@plt>
  4057ec:	cbz	x0, 405914 <ferror@plt+0x3014>
  4057f0:	mov	x1, x19
  4057f4:	mov	x2, x20
  4057f8:	mov	x21, x0
  4057fc:	bl	4022f0 <setbuffer@plt>
  405800:	adrp	x1, 40b000 <ferror@plt+0x8700>
  405804:	add	x1, x1, #0xdfc
  405808:	mov	w2, #0xa                   	// #10
  40580c:	mov	x0, x21
  405810:	bl	40ba20 <ferror@plt+0x9120>
  405814:	cbnz	w0, 4058b4 <ferror@plt+0x2fb4>
  405818:	mov	x0, x21
  40581c:	bl	4023e0 <fclose@plt>
  405820:	b	405914 <ferror@plt+0x3014>
  405824:	adrp	x0, 41a000 <ferror@plt+0x17700>
  405828:	add	x0, x0, #0x844
  40582c:	bl	402870 <getenv@plt>
  405830:	mov	x21, x0
  405834:	cbnz	x0, 405874 <ferror@plt+0x2f74>
  405838:	adrp	x0, 418000 <ferror@plt+0x15700>
  40583c:	add	x0, x0, #0xded
  405840:	add	x21, sp, #0x468
  405844:	bl	402870 <getenv@plt>
  405848:	adrp	x8, 419000 <ferror@plt+0x16700>
  40584c:	add	x8, x8, #0xb3d
  405850:	cmp	x0, #0x0
  405854:	adrp	x2, 41a000 <ferror@plt+0x17700>
  405858:	adrp	x4, 41a000 <ferror@plt+0x17700>
  40585c:	csel	x3, x8, x0, eq  // eq = none
  405860:	add	x2, x2, #0xe9e
  405864:	add	x4, x4, #0x851
  405868:	add	x0, sp, #0x468
  40586c:	mov	w1, #0x7f                  	// #127
  405870:	bl	4023a0 <snprintf@plt>
  405874:	adrp	x1, 41b000 <ferror@plt+0x18700>
  405878:	add	x1, x1, #0x93e
  40587c:	mov	x0, x21
  405880:	bl	402720 <fopen64@plt>
  405884:	mov	x21, x0
  405888:	cbz	x0, 4058b4 <ferror@plt+0x2fb4>
  40588c:	mov	x0, x21
  405890:	mov	x1, x19
  405894:	mov	x2, x20
  405898:	bl	4022f0 <setbuffer@plt>
  40589c:	adrp	x1, 40b000 <ferror@plt+0x8700>
  4058a0:	add	x1, x1, #0xdfc
  4058a4:	mov	w2, #0x2                   	// #2
  4058a8:	mov	x0, x21
  4058ac:	bl	40ba20 <ferror@plt+0x9120>
  4058b0:	cbz	w0, 405904 <ferror@plt+0x3004>
  4058b4:	bl	402860 <__errno_location@plt>
  4058b8:	ldr	w22, [x0]
  4058bc:	mov	x20, x0
  4058c0:	mov	x0, x19
  4058c4:	bl	402650 <free@plt>
  4058c8:	cbz	x21, 4058d4 <ferror@plt+0x2fd4>
  4058cc:	mov	x0, x21
  4058d0:	bl	4023e0 <fclose@plt>
  4058d4:	str	w22, [x20]
  4058d8:	b	40591c <ferror@plt+0x301c>
  4058dc:	mov	x0, x19
  4058e0:	bl	4023e0 <fclose@plt>
  4058e4:	ldr	x19, [x28, #3680]
  4058e8:	tbnz	w19, #10, 4051e8 <ferror@plt+0x28e8>
  4058ec:	b	405328 <ferror@plt+0x2a28>
  4058f0:	mov	x0, x19
  4058f4:	bl	4023e0 <fclose@plt>
  4058f8:	ldr	x19, [x28, #3680]
  4058fc:	tbnz	w19, #10, 405378 <ferror@plt+0x2a78>
  405900:	b	4054b8 <ferror@plt+0x2bb8>
  405904:	mov	x0, x21
  405908:	bl	4023e0 <fclose@plt>
  40590c:	ldr	x8, [x28, #3680]
  405910:	tbnz	w8, #10, 40578c <ferror@plt+0x2e8c>
  405914:	mov	x0, x19
  405918:	bl	402650 <free@plt>
  40591c:	ldr	w20, [x24, #3672]
  405920:	tbz	w20, #1, 405950 <ferror@plt+0x3050>
  405924:	ldrh	w8, [x28, #3680]
  405928:	tst	w8, #0x4040404
  40592c:	b.eq	405950 <ferror@plt+0x3050>  // b.none
  405930:	adrp	x0, 41a000 <ferror@plt+0x17700>
  405934:	add	x0, x0, #0x93d
  405938:	bl	402870 <getenv@plt>
  40593c:	cbnz	x0, 405950 <ferror@plt+0x3050>
  405940:	adrp	x0, 418000 <ferror@plt+0x15700>
  405944:	add	x0, x0, #0xded
  405948:	bl	402870 <getenv@plt>
  40594c:	cbz	x0, 405998 <ferror@plt+0x3098>
  405950:	tbz	w20, #10, 4059a8 <ferror@plt+0x30a8>
  405954:	ldrh	w8, [x28, #3680]
  405958:	tst	w8, #0x4040404
  40595c:	b.eq	4059a8 <ferror@plt+0x30a8>  // b.none
  405960:	adrp	x0, 41a000 <ferror@plt+0x17700>
  405964:	add	x0, x0, #0x94b
  405968:	bl	402870 <getenv@plt>
  40596c:	mov	w21, #0xe240                	// #57920
  405970:	movk	w21, #0x1, lsl #16
  405974:	cbnz	x0, 4059b0 <ferror@plt+0x30b0>
  405978:	adrp	x0, 418000 <ferror@plt+0x15700>
  40597c:	add	x0, x0, #0xded
  405980:	bl	402870 <getenv@plt>
  405984:	cbnz	x0, 4059b0 <ferror@plt+0x30b0>
  405988:	mov	w1, #0x84                  	// #132
  40598c:	bl	406574 <ferror@plt+0x3c74>
  405990:	ldr	w20, [x24, #3672]
  405994:	b	4059b0 <ferror@plt+0x30b0>
  405998:	mov	w1, #0x21                  	// #33
  40599c:	bl	406574 <ferror@plt+0x3c74>
  4059a0:	ldr	w20, [x24, #3672]
  4059a4:	tbnz	w20, #10, 405954 <ferror@plt+0x3054>
  4059a8:	mov	w21, #0xe240                	// #57920
  4059ac:	movk	w21, #0x1, lsl #16
  4059b0:	tst	w20, #0x1800
  4059b4:	adrp	x19, 432000 <stdin@@GLIBC_2.17+0x1238>
  4059b8:	b.eq	405a4c <ferror@plt+0x314c>  // b.none
  4059bc:	ldrb	w8, [x19, #3685]
  4059c0:	mov	x9, #0x28                  	// #40
  4059c4:	movk	x9, #0x14, lsl #32
  4059c8:	movk	x9, #0x301, lsl #48
  4059cc:	stur	xzr, [sp, #116]
  4059d0:	stur	xzr, [sp, #108]
  4059d4:	str	wzr, [sp, #132]
  4059d8:	stur	xzr, [sp, #124]
  4059dc:	str	x9, [sp, #96]
  4059e0:	str	w21, [sp, #104]
  4059e4:	tbz	w8, #0, 405a4c <ferror@plt+0x314c>
  4059e8:	ldr	w8, [x23, #3676]
  4059ec:	mov	w9, #0x28                  	// #40
  4059f0:	add	x0, sp, #0x500
  4059f4:	mov	w2, #0x4                   	// #4
  4059f8:	mov	w1, wzr
  4059fc:	strb	w9, [sp, #112]
  405a00:	str	w8, [sp, #116]
  405a04:	bl	414814 <ferror@plt+0x11f14>
  405a08:	cbnz	w0, 405a48 <ferror@plt+0x3148>
  405a0c:	add	x0, sp, #0x500
  405a10:	add	x1, sp, #0x60
  405a14:	mov	w2, #0x28                  	// #40
  405a18:	str	w21, [sp, #1312]
  405a1c:	bl	41520c <ferror@plt+0x1290c>
  405a20:	tbnz	w0, #31, 405a40 <ferror@plt+0x3140>
  405a24:	adrp	x1, 40a000 <ferror@plt+0x7700>
  405a28:	adrp	x2, 432000 <stdin@@GLIBC_2.17+0x1238>
  405a2c:	add	x1, x1, #0xdf8
  405a30:	add	x2, x2, #0xe58
  405a34:	add	x0, sp, #0x500
  405a38:	mov	w3, wzr
  405a3c:	bl	41544c <ferror@plt+0x12b4c>
  405a40:	add	x0, sp, #0x500
  405a44:	bl	4147e4 <ferror@plt+0x11ee4>
  405a48:	ldr	w20, [x24, #3672]
  405a4c:	tbz	w20, #13, 405ac4 <ferror@plt+0x31c4>
  405a50:	adrp	x8, 418000 <ferror@plt+0x15700>
  405a54:	add	x8, x8, #0xa60
  405a58:	ldr	q0, [x8]
  405a5c:	ldr	w8, [x23, #3676]
  405a60:	mov	w9, #0x1e                  	// #30
  405a64:	add	x0, sp, #0x500
  405a68:	mov	w2, #0x4                   	// #4
  405a6c:	mov	w1, wzr
  405a70:	str	x9, [sp, #112]
  405a74:	str	q0, [sp, #96]
  405a78:	str	w8, [sp, #116]
  405a7c:	bl	414814 <ferror@plt+0x11f14>
  405a80:	cbnz	w0, 405ac0 <ferror@plt+0x31c0>
  405a84:	add	x0, sp, #0x500
  405a88:	add	x1, sp, #0x60
  405a8c:	mov	w2, #0x18                  	// #24
  405a90:	str	w21, [sp, #1312]
  405a94:	bl	41520c <ferror@plt+0x1290c>
  405a98:	tbnz	w0, #31, 405ab8 <ferror@plt+0x31b8>
  405a9c:	adrp	x1, 40c000 <ferror@plt+0x9700>
  405aa0:	adrp	x2, 432000 <stdin@@GLIBC_2.17+0x1238>
  405aa4:	add	x1, x1, #0x1fc
  405aa8:	add	x2, x2, #0xe58
  405aac:	add	x0, sp, #0x500
  405ab0:	mov	w3, wzr
  405ab4:	bl	41544c <ferror@plt+0x12b4c>
  405ab8:	add	x0, sp, #0x500
  405abc:	bl	4147e4 <ferror@plt+0x11ee4>
  405ac0:	ldr	w20, [x24, #3672]
  405ac4:	tbz	w20, #14, 405b58 <ferror@plt+0x3258>
  405ac8:	ldrb	w8, [x19, #3685]
  405acc:	mov	x9, #0x24                  	// #36
  405ad0:	movk	x9, #0x14, lsl #32
  405ad4:	movk	x9, #0x301, lsl #48
  405ad8:	stur	xzr, [sp, #116]
  405adc:	stur	xzr, [sp, #108]
  405ae0:	stur	xzr, [sp, #124]
  405ae4:	str	x9, [sp, #96]
  405ae8:	str	w21, [sp, #104]
  405aec:	tbz	w8, #4, 405b58 <ferror@plt+0x3258>
  405af0:	ldrb	w8, [x23, #3676]
  405af4:	tbz	w8, #7, 405b58 <ferror@plt+0x3258>
  405af8:	mov	w8, #0x2c                  	// #44
  405afc:	mov	w9, #0xf                   	// #15
  405b00:	add	x0, sp, #0x500
  405b04:	mov	w2, #0x4                   	// #4
  405b08:	mov	w1, wzr
  405b0c:	strb	w8, [sp, #112]
  405b10:	str	w9, [sp, #120]
  405b14:	bl	414814 <ferror@plt+0x11f14>
  405b18:	cbnz	w0, 405b58 <ferror@plt+0x3258>
  405b1c:	add	x0, sp, #0x500
  405b20:	add	x1, sp, #0x60
  405b24:	mov	w2, #0x24                  	// #36
  405b28:	str	w21, [sp, #1312]
  405b2c:	bl	41520c <ferror@plt+0x1290c>
  405b30:	tbnz	w0, #31, 405b50 <ferror@plt+0x3250>
  405b34:	adrp	x1, 40b000 <ferror@plt+0x8700>
  405b38:	adrp	x2, 432000 <stdin@@GLIBC_2.17+0x1238>
  405b3c:	add	x1, x1, #0x7c
  405b40:	add	x2, x2, #0xe58
  405b44:	add	x0, sp, #0x500
  405b48:	mov	w3, wzr
  405b4c:	bl	41544c <ferror@plt+0x12b4c>
  405b50:	add	x0, sp, #0x500
  405b54:	bl	4147e4 <ferror@plt+0x11ee4>
  405b58:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  405b5c:	add	x8, x8, #0xe10
  405b60:	ldr	w9, [x8]
  405b64:	ldr	w8, [x8, #8]
  405b68:	orr	w8, w8, w9
  405b6c:	cbz	w8, 405bc8 <ferror@plt+0x32c8>
  405b70:	adrp	x21, 432000 <stdin@@GLIBC_2.17+0x1238>
  405b74:	mov	x20, xzr
  405b78:	add	x21, x21, #0xde0
  405b7c:	b	405b8c <ferror@plt+0x328c>
  405b80:	add	x20, x20, #0x1
  405b84:	cmp	x20, #0x100
  405b88:	b.eq	405bc8 <ferror@plt+0x32c8>  // b.none
  405b8c:	add	x8, x21, x20, lsl #3
  405b90:	ldr	x19, [x8, #352]
  405b94:	cbz	x19, 405b80 <ferror@plt+0x3280>
  405b98:	ldr	x0, [x19, #24]
  405b9c:	bl	402650 <free@plt>
  405ba0:	ldr	x0, [x19, #32]
  405ba4:	bl	402650 <free@plt>
  405ba8:	ldr	x0, [x19, #40]
  405bac:	bl	402650 <free@plt>
  405bb0:	ldr	x22, [x19]
  405bb4:	mov	x0, x19
  405bb8:	bl	402650 <free@plt>
  405bbc:	mov	x19, x22
  405bc0:	cbnz	x22, 405b98 <ferror@plt+0x3298>
  405bc4:	b	405b80 <ferror@plt+0x3280>
  405bc8:	bl	406ac0 <ferror@plt+0x41c0>
  405bcc:	mov	w0, wzr
  405bd0:	add	sp, sp, #0x4, lsl #12
  405bd4:	add	sp, sp, #0x5b0
  405bd8:	ldp	x20, x19, [sp, #80]
  405bdc:	ldp	x22, x21, [sp, #64]
  405be0:	ldp	x24, x23, [sp, #48]
  405be4:	ldp	x26, x25, [sp, #32]
  405be8:	ldp	x28, x27, [sp, #16]
  405bec:	ldp	x29, x30, [sp], #96
  405bf0:	ret
  405bf4:	adrp	x0, 41a000 <ferror@plt+0x17700>
  405bf8:	add	x0, x0, #0x870
  405bfc:	bl	402280 <perror@plt>
  405c00:	b	40591c <ferror@plt+0x301c>
  405c04:	ldr	w8, [sp, #1280]
  405c08:	cmp	w8, #0x23
  405c0c:	b.hi	405cc4 <ferror@plt+0x33c4>  // b.pmore
  405c10:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  405c14:	ldr	x3, [x8, #3496]
  405c18:	adrp	x0, 41a000 <ferror@plt+0x17700>
  405c1c:	add	x0, x0, #0x8e2
  405c20:	mov	w1, #0x10                  	// #16
  405c24:	b	405c90 <ferror@plt+0x3390>
  405c28:	add	x0, sp, #0x500
  405c2c:	sub	x1, x29, #0xb0
  405c30:	mov	w2, #0x24                  	// #36
  405c34:	str	w19, [sp, #1312]
  405c38:	bl	41520c <ferror@plt+0x1290c>
  405c3c:	tbnz	w0, #31, 405cf0 <ferror@plt+0x33f0>
  405c40:	adrp	x1, 40a000 <ferror@plt+0x7700>
  405c44:	adrp	x2, 432000 <stdin@@GLIBC_2.17+0x1238>
  405c48:	add	x1, x1, #0xcc0
  405c4c:	add	x2, x2, #0xe58
  405c50:	add	x0, sp, #0x500
  405c54:	mov	w3, wzr
  405c58:	bl	41544c <ferror@plt+0x12b4c>
  405c5c:	mov	w19, w0
  405c60:	add	x0, sp, #0x500
  405c64:	bl	4147e4 <ferror@plt+0x11ee4>
  405c68:	cbnz	w19, 40483c <ferror@plt+0x1f3c>
  405c6c:	b	4049c0 <ferror@plt+0x20c0>
  405c70:	add	x0, sp, #0x500
  405c74:	bl	4147e4 <ferror@plt+0x11ee4>
  405c78:	b	404b8c <ferror@plt+0x228c>
  405c7c:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  405c80:	ldr	x3, [x8, #3496]
  405c84:	adrp	x0, 41a000 <ferror@plt+0x17700>
  405c88:	add	x0, x0, #0x8a7
  405c8c:	mov	w1, #0x24                  	// #36
  405c90:	mov	w2, #0x1                   	// #1
  405c94:	bl	4026c0 <fwrite@plt>
  405c98:	b	4056e0 <ferror@plt+0x2de0>
  405c9c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  405ca0:	add	x0, x0, #0x885
  405ca4:	bl	402280 <perror@plt>
  405ca8:	b	4056d4 <ferror@plt+0x2dd4>
  405cac:	mov	x0, x19
  405cb0:	bl	402900 <ferror@plt>
  405cb4:	cbz	w0, 4056d4 <ferror@plt+0x2dd4>
  405cb8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  405cbc:	add	x0, x0, #0x8cc
  405cc0:	b	405ca4 <ferror@plt+0x33a4>
  405cc4:	ldr	w8, [sp, #1296]
  405cc8:	neg	w20, w8
  405ccc:	bl	402860 <__errno_location@plt>
  405cd0:	str	w20, [x0]
  405cd4:	adrp	x0, 41a000 <ferror@plt+0x17700>
  405cd8:	add	x0, x0, #0x8f3
  405cdc:	bl	402280 <perror@plt>
  405ce0:	b	4056e0 <ferror@plt+0x2de0>
  405ce4:	add	x0, sp, #0x500
  405ce8:	bl	4147e4 <ferror@plt+0x11ee4>
  405cec:	b	404a48 <ferror@plt+0x2148>
  405cf0:	add	x0, sp, #0x500
  405cf4:	bl	4147e4 <ferror@plt+0x11ee4>
  405cf8:	b	40483c <ferror@plt+0x1f3c>
  405cfc:	bl	402860 <__errno_location@plt>
  405d00:	mov	w8, #0xc                   	// #12
  405d04:	str	w8, [x0]
  405d08:	b	40591c <ferror@plt+0x301c>
  405d0c:	bl	405f10 <ferror@plt+0x3610>
  405d10:	adrp	x0, 418000 <ferror@plt+0x15700>
  405d14:	adrp	x1, 417000 <ferror@plt+0x14700>
  405d18:	add	x0, x0, #0xc31
  405d1c:	add	x1, x1, #0x8c8
  405d20:	bl	402840 <printf@plt>
  405d24:	mov	w0, wzr
  405d28:	bl	402260 <exit@plt>
  405d2c:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  405d30:	ldr	w9, [x8, #3608]
  405d34:	add	w9, w9, #0x1
  405d38:	str	w9, [x8, #3608]
  405d3c:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  405d40:	ldr	x3, [x8, #3496]
  405d44:	adrp	x0, 418000 <ferror@plt+0x15700>
  405d48:	add	x0, x0, #0xc4c
  405d4c:	mov	w1, #0x1c                  	// #28
  405d50:	mov	w2, #0x1                   	// #1
  405d54:	bl	4026c0 <fwrite@plt>
  405d58:	mov	w0, #0x1                   	// #1
  405d5c:	bl	402260 <exit@plt>
  405d60:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  405d64:	ldr	x0, [x8, #3496]
  405d68:	adrp	x1, 418000 <ferror@plt+0x15700>
  405d6c:	add	x1, x1, #0xbdf
  405d70:	mov	x2, x19
  405d74:	bl	4028c0 <fprintf@plt>
  405d78:	bl	405f10 <ferror@plt+0x3610>
  405d7c:	bl	40e660 <ferror@plt+0xbd60>
  405d80:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  405d84:	ldr	x3, [x8, #3496]
  405d88:	adrp	x0, 418000 <ferror@plt+0x15700>
  405d8c:	add	x0, x0, #0xe4e
  405d90:	mov	w1, #0x1c                  	// #28
  405d94:	mov	w2, #0x1                   	// #1
  405d98:	bl	4026c0 <fwrite@plt>
  405d9c:	bl	402580 <abort@plt>
  405da0:	adrp	x1, 418000 <ferror@plt+0x15700>
  405da4:	add	x1, x1, #0xbbe
  405da8:	mov	x0, x19
  405dac:	bl	4025e0 <strcmp@plt>
  405db0:	cbnz	w0, 405e8c <ferror@plt+0x358c>
  405db4:	bl	405ef4 <ferror@plt+0x35f4>
  405db8:	mov	w0, #0x1                   	// #1
  405dbc:	bl	402260 <exit@plt>
  405dc0:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  405dc4:	ldr	x3, [x8, #3496]
  405dc8:	adrp	x0, 418000 <ferror@plt+0x15700>
  405dcc:	add	x0, x0, #0xc04
  405dd0:	mov	w1, #0x1a                  	// #26
  405dd4:	mov	w2, #0x1                   	// #1
  405dd8:	bl	4026c0 <fwrite@plt>
  405ddc:	mov	w0, #0xffffffff            	// #-1
  405de0:	bl	402260 <exit@plt>
  405de4:	adrp	x0, 418000 <ferror@plt+0x15700>
  405de8:	add	x0, x0, #0xc1f
  405dec:	bl	402280 <perror@plt>
  405df0:	mov	w0, #0xffffffff            	// #-1
  405df4:	bl	402260 <exit@plt>
  405df8:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  405dfc:	ldr	x3, [x8, #3496]
  405e00:	adrp	x0, 418000 <ferror@plt+0x15700>
  405e04:	add	x0, x0, #0xc80
  405e08:	b	405e40 <ferror@plt+0x3540>
  405e0c:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  405e10:	ldr	x3, [x8, #3496]
  405e14:	adrp	x0, 418000 <ferror@plt+0x15700>
  405e18:	add	x0, x0, #0xcb0
  405e1c:	mov	w1, #0x2a                  	// #42
  405e20:	mov	w2, #0x1                   	// #1
  405e24:	bl	4026c0 <fwrite@plt>
  405e28:	mov	w0, wzr
  405e2c:	bl	402260 <exit@plt>
  405e30:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  405e34:	ldr	x3, [x8, #3496]
  405e38:	adrp	x0, 418000 <ferror@plt+0x15700>
  405e3c:	add	x0, x0, #0xcdb
  405e40:	mov	w1, #0x2f                  	// #47
  405e44:	mov	w2, #0x1                   	// #1
  405e48:	bl	4026c0 <fwrite@plt>
  405e4c:	mov	w0, wzr
  405e50:	bl	402260 <exit@plt>
  405e54:	tbnz	w8, #0, 405ea8 <ferror@plt+0x35a8>
  405e58:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  405e5c:	ldr	x3, [x8, #3496]
  405e60:	adrp	x0, 418000 <ferror@plt+0x15700>
  405e64:	add	x0, x0, #0xd0b
  405e68:	mov	w1, #0x31                  	// #49
  405e6c:	mov	w2, #0x1                   	// #1
  405e70:	bl	4026c0 <fwrite@plt>
  405e74:	mov	w0, wzr
  405e78:	bl	402260 <exit@plt>
  405e7c:	bl	4069c0 <ferror@plt+0x40c0>
  405e80:	bl	402260 <exit@plt>
  405e84:	mov	w0, wzr
  405e88:	bl	402260 <exit@plt>
  405e8c:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  405e90:	ldr	x0, [x8, #3496]
  405e94:	adrp	x1, 418000 <ferror@plt+0x15700>
  405e98:	add	x1, x1, #0xbc3
  405e9c:	mov	x2, x19
  405ea0:	bl	4028c0 <fprintf@plt>
  405ea4:	bl	405f10 <ferror@plt+0x3610>
  405ea8:	ldr	x8, [sp, #56]
  405eac:	ldrb	w8, [x8]
  405eb0:	cmp	w8, #0x2d
  405eb4:	b.ne	405ec4 <ferror@plt+0x35c4>  // b.any
  405eb8:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  405ebc:	ldr	x19, [x8, #3520]
  405ec0:	b	405ed8 <ferror@plt+0x35d8>
  405ec4:	ldr	x0, [sp, #56]
  405ec8:	adrp	x1, 41a000 <ferror@plt+0x17700>
  405ecc:	add	x1, x1, #0x7ad
  405ed0:	bl	402720 <fopen64@plt>
  405ed4:	mov	x19, x0
  405ed8:	mov	w1, #0x6                   	// #6
  405edc:	mov	x0, x19
  405ee0:	bl	406574 <ferror@plt+0x3c74>
  405ee4:	mov	x0, x19
  405ee8:	bl	4026f0 <fflush@plt>
  405eec:	mov	w0, wzr
  405ef0:	bl	402260 <exit@plt>
  405ef4:	stp	x29, x30, [sp, #-16]!
  405ef8:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  405efc:	ldr	x0, [x8, #3520]
  405f00:	mov	x29, sp
  405f04:	bl	407144 <ferror@plt+0x4844>
  405f08:	mov	w0, wzr
  405f0c:	bl	402260 <exit@plt>
  405f10:	stp	x29, x30, [sp, #-16]!
  405f14:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  405f18:	ldr	x0, [x8, #3496]
  405f1c:	mov	x29, sp
  405f20:	bl	407144 <ferror@plt+0x4844>
  405f24:	mov	w0, #0xffffffff            	// #-1
  405f28:	bl	402260 <exit@plt>
  405f2c:	stp	x29, x30, [sp, #-48]!
  405f30:	stp	x28, x21, [sp, #16]
  405f34:	stp	x20, x19, [sp, #32]
  405f38:	mov	x29, sp
  405f3c:	sub	sp, sp, #0x750
  405f40:	adrp	x1, 418000 <ferror@plt+0x15700>
  405f44:	mov	x19, x0
  405f48:	add	x1, x1, #0x230
  405f4c:	mov	x0, sp
  405f50:	mov	w2, #0x750                 	// #1872
  405f54:	mov	x21, sp
  405f58:	bl	402220 <memcpy@plt>
  405f5c:	mov	x8, x19
  405f60:	ldrb	w20, [x8], #1
  405f64:	adrp	x1, 418000 <ferror@plt+0x15700>
  405f68:	add	x1, x1, #0xc7c
  405f6c:	cmp	w20, #0x21
  405f70:	csel	x19, x8, x19, eq  // eq = none
  405f74:	mov	x0, x19
  405f78:	bl	4025e0 <strcmp@plt>
  405f7c:	cbz	w0, 406118 <ferror@plt+0x3818>
  405f80:	ldr	x1, [sp, #72]
  405f84:	mov	x0, x19
  405f88:	bl	4025e0 <strcmp@plt>
  405f8c:	cbz	w0, 406120 <ferror@plt+0x3820>
  405f90:	ldr	x1, [sp, #144]
  405f94:	mov	x0, x19
  405f98:	bl	4025e0 <strcmp@plt>
  405f9c:	cbz	w0, 406128 <ferror@plt+0x3828>
  405fa0:	ldr	x1, [sp, #216]
  405fa4:	mov	x0, x19
  405fa8:	bl	4025e0 <strcmp@plt>
  405fac:	cbz	w0, 406130 <ferror@plt+0x3830>
  405fb0:	ldr	x1, [sp, #288]
  405fb4:	mov	x0, x19
  405fb8:	bl	4025e0 <strcmp@plt>
  405fbc:	cbz	w0, 406138 <ferror@plt+0x3838>
  405fc0:	ldr	x1, [sp, #360]
  405fc4:	mov	x0, x19
  405fc8:	bl	4025e0 <strcmp@plt>
  405fcc:	cbz	w0, 406140 <ferror@plt+0x3840>
  405fd0:	ldr	x1, [sp, #432]
  405fd4:	mov	x0, x19
  405fd8:	bl	4025e0 <strcmp@plt>
  405fdc:	cbz	w0, 406148 <ferror@plt+0x3848>
  405fe0:	ldr	x1, [sp, #504]
  405fe4:	mov	x0, x19
  405fe8:	bl	4025e0 <strcmp@plt>
  405fec:	cbz	w0, 406150 <ferror@plt+0x3850>
  405ff0:	ldr	x1, [sp, #576]
  405ff4:	mov	x0, x19
  405ff8:	bl	4025e0 <strcmp@plt>
  405ffc:	cbz	w0, 406158 <ferror@plt+0x3858>
  406000:	ldr	x1, [sp, #648]
  406004:	mov	x0, x19
  406008:	bl	4025e0 <strcmp@plt>
  40600c:	cbz	w0, 406160 <ferror@plt+0x3860>
  406010:	ldr	x1, [sp, #720]
  406014:	mov	x0, x19
  406018:	bl	4025e0 <strcmp@plt>
  40601c:	cbz	w0, 406168 <ferror@plt+0x3868>
  406020:	ldr	x1, [sp, #792]
  406024:	mov	x0, x19
  406028:	bl	4025e0 <strcmp@plt>
  40602c:	cbz	w0, 406170 <ferror@plt+0x3870>
  406030:	ldr	x1, [sp, #864]
  406034:	mov	x0, x19
  406038:	bl	4025e0 <strcmp@plt>
  40603c:	cbz	w0, 406178 <ferror@plt+0x3878>
  406040:	ldr	x1, [sp, #936]
  406044:	mov	x0, x19
  406048:	bl	4025e0 <strcmp@plt>
  40604c:	cbz	w0, 406180 <ferror@plt+0x3880>
  406050:	ldr	x1, [sp, #1008]
  406054:	mov	x0, x19
  406058:	bl	4025e0 <strcmp@plt>
  40605c:	cbz	w0, 406188 <ferror@plt+0x3888>
  406060:	ldr	x1, [sp, #1080]
  406064:	mov	x0, x19
  406068:	bl	4025e0 <strcmp@plt>
  40606c:	cbz	w0, 406190 <ferror@plt+0x3890>
  406070:	ldr	x1, [sp, #1152]
  406074:	mov	x0, x19
  406078:	bl	4025e0 <strcmp@plt>
  40607c:	cbz	w0, 406198 <ferror@plt+0x3898>
  406080:	ldr	x1, [sp, #1224]
  406084:	mov	x0, x19
  406088:	bl	4025e0 <strcmp@plt>
  40608c:	cbz	w0, 4061a0 <ferror@plt+0x38a0>
  406090:	ldr	x1, [sp, #1296]
  406094:	mov	x0, x19
  406098:	bl	4025e0 <strcmp@plt>
  40609c:	cbz	w0, 4061a8 <ferror@plt+0x38a8>
  4060a0:	ldr	x1, [sp, #1368]
  4060a4:	mov	x0, x19
  4060a8:	bl	4025e0 <strcmp@plt>
  4060ac:	cbz	w0, 4061b0 <ferror@plt+0x38b0>
  4060b0:	ldr	x1, [sp, #1440]
  4060b4:	mov	x0, x19
  4060b8:	bl	4025e0 <strcmp@plt>
  4060bc:	cbz	w0, 4061b8 <ferror@plt+0x38b8>
  4060c0:	ldr	x1, [sp, #1512]
  4060c4:	mov	x0, x19
  4060c8:	bl	4025e0 <strcmp@plt>
  4060cc:	cbz	w0, 4061c0 <ferror@plt+0x38c0>
  4060d0:	ldr	x1, [sp, #1584]
  4060d4:	mov	x0, x19
  4060d8:	bl	4025e0 <strcmp@plt>
  4060dc:	cbz	w0, 4061c8 <ferror@plt+0x38c8>
  4060e0:	ldr	x1, [sp, #1656]
  4060e4:	mov	x0, x19
  4060e8:	bl	4025e0 <strcmp@plt>
  4060ec:	cbz	w0, 4061d0 <ferror@plt+0x38d0>
  4060f0:	ldr	x1, [sp, #1728]
  4060f4:	mov	x0, x19
  4060f8:	bl	4025e0 <strcmp@plt>
  4060fc:	cbz	w0, 4061d8 <ferror@plt+0x38d8>
  406100:	ldr	x1, [sp, #1800]
  406104:	mov	x0, x19
  406108:	bl	4025e0 <strcmp@plt>
  40610c:	cbz	w0, 4061e0 <ferror@plt+0x38e0>
  406110:	mov	w0, #0xffffffff            	// #-1
  406114:	b	4062a0 <ferror@plt+0x39a0>
  406118:	mov	x8, xzr
  40611c:	b	4061e4 <ferror@plt+0x38e4>
  406120:	mov	w8, #0x1                   	// #1
  406124:	b	4061e4 <ferror@plt+0x38e4>
  406128:	mov	w8, #0x2                   	// #2
  40612c:	b	4061e4 <ferror@plt+0x38e4>
  406130:	mov	w8, #0x3                   	// #3
  406134:	b	4061e4 <ferror@plt+0x38e4>
  406138:	mov	w8, #0x4                   	// #4
  40613c:	b	4061e4 <ferror@plt+0x38e4>
  406140:	mov	w8, #0x5                   	// #5
  406144:	b	4061e4 <ferror@plt+0x38e4>
  406148:	mov	w8, #0x6                   	// #6
  40614c:	b	4061e4 <ferror@plt+0x38e4>
  406150:	mov	w8, #0x7                   	// #7
  406154:	b	4061e4 <ferror@plt+0x38e4>
  406158:	mov	w8, #0x8                   	// #8
  40615c:	b	4061e4 <ferror@plt+0x38e4>
  406160:	mov	w8, #0x9                   	// #9
  406164:	b	4061e4 <ferror@plt+0x38e4>
  406168:	mov	w8, #0xa                   	// #10
  40616c:	b	4061e4 <ferror@plt+0x38e4>
  406170:	mov	w8, #0xb                   	// #11
  406174:	b	4061e4 <ferror@plt+0x38e4>
  406178:	mov	w8, #0xc                   	// #12
  40617c:	b	4061e4 <ferror@plt+0x38e4>
  406180:	mov	w8, #0xd                   	// #13
  406184:	b	4061e4 <ferror@plt+0x38e4>
  406188:	mov	w8, #0xe                   	// #14
  40618c:	b	4061e4 <ferror@plt+0x38e4>
  406190:	mov	w8, #0xf                   	// #15
  406194:	b	4061e4 <ferror@plt+0x38e4>
  406198:	mov	w8, #0x10                  	// #16
  40619c:	b	4061e4 <ferror@plt+0x38e4>
  4061a0:	mov	w8, #0x11                  	// #17
  4061a4:	b	4061e4 <ferror@plt+0x38e4>
  4061a8:	mov	w8, #0x12                  	// #18
  4061ac:	b	4061e4 <ferror@plt+0x38e4>
  4061b0:	mov	w8, #0x13                  	// #19
  4061b4:	b	4061e4 <ferror@plt+0x38e4>
  4061b8:	mov	w8, #0x14                  	// #20
  4061bc:	b	4061e4 <ferror@plt+0x38e4>
  4061c0:	mov	w8, #0x15                  	// #21
  4061c4:	b	4061e4 <ferror@plt+0x38e4>
  4061c8:	mov	w8, #0x16                  	// #22
  4061cc:	b	4061e4 <ferror@plt+0x38e4>
  4061d0:	mov	w8, #0x17                  	// #23
  4061d4:	b	4061e4 <ferror@plt+0x38e4>
  4061d8:	mov	w8, #0x18                  	// #24
  4061dc:	b	4061e4 <ferror@plt+0x38e4>
  4061e0:	mov	w8, #0x19                  	// #25
  4061e4:	mov	w9, #0x48                  	// #72
  4061e8:	madd	x9, x8, x9, x21
  4061ec:	ldr	w10, [x9, #8]
  4061f0:	cmp	w10, #0xf
  4061f4:	b.ne	406200 <ferror@plt+0x3900>  // b.any
  4061f8:	mov	w0, wzr
  4061fc:	b	4062a0 <ferror@plt+0x39a0>
  406200:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  406204:	ldr	w9, [x9, #3672]
  406208:	cmp	w20, #0x21
  40620c:	b.ne	40623c <ferror@plt+0x393c>  // b.any
  406210:	mov	w11, #0x48                  	// #72
  406214:	mov	x12, sp
  406218:	madd	x8, x8, x11, x12
  40621c:	add	x8, x8, #0xc
  406220:	mov	w11, #0x1                   	// #1
  406224:	lsl	w12, w11, w10
  406228:	ldr	w10, [x8], #4
  40622c:	bic	w9, w9, w12
  406230:	cmp	w10, #0xf
  406234:	b.ne	406224 <ferror@plt+0x3924>  // b.any
  406238:	b	406288 <ferror@plt+0x3988>
  40623c:	adrp	x11, 432000 <stdin@@GLIBC_2.17+0x1238>
  406240:	ldr	w12, [x11, #3676]
  406244:	mov	w13, #0x48                  	// #72
  406248:	mov	x14, sp
  40624c:	madd	x8, x8, x13, x14
  406250:	adrp	x13, 417000 <ferror@plt+0x14700>
  406254:	add	x8, x8, #0xc
  406258:	add	x13, x13, #0xfd8
  40625c:	mov	w14, #0x28                  	// #40
  406260:	mov	w15, #0x1                   	// #1
  406264:	smaddl	x16, w10, w14, x13
  406268:	lsl	w17, w15, w10
  40626c:	ldr	w10, [x8], #4
  406270:	ldr	w16, [x16, #4]
  406274:	orr	w9, w9, w17
  406278:	cmp	w10, #0xf
  40627c:	orr	w12, w12, w16
  406280:	b.ne	406264 <ferror@plt+0x3964>  // b.any
  406284:	str	w12, [x11, #3676]
  406288:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  40628c:	mov	w0, wzr
  406290:	add	x8, x8, #0xdf0
  406294:	mov	w10, #0x1                   	// #1
  406298:	str	w9, [x8, #104]
  40629c:	strb	w10, [x8]
  4062a0:	add	sp, sp, #0x750
  4062a4:	ldp	x20, x19, [sp, #32]
  4062a8:	ldp	x28, x21, [sp, #16]
  4062ac:	ldp	x29, x30, [sp], #48
  4062b0:	ret
  4062b4:	stp	x29, x30, [sp, #-32]!
  4062b8:	adrp	x1, 419000 <ferror@plt+0x16700>
  4062bc:	add	x1, x1, #0xc26
  4062c0:	str	x19, [sp, #16]
  4062c4:	mov	x29, sp
  4062c8:	mov	x19, x0
  4062cc:	bl	4024e0 <strcasecmp@plt>
  4062d0:	cbz	w0, 40646c <ferror@plt+0x3b6c>
  4062d4:	adrp	x1, 419000 <ferror@plt+0x16700>
  4062d8:	add	x1, x1, #0xc2c
  4062dc:	mov	x0, x19
  4062e0:	bl	4024e0 <strcasecmp@plt>
  4062e4:	cbz	w0, 40646c <ferror@plt+0x3b6c>
  4062e8:	adrp	x1, 419000 <ferror@plt+0x16700>
  4062ec:	add	x1, x1, #0xc33
  4062f0:	mov	x0, x19
  4062f4:	bl	4024e0 <strcasecmp@plt>
  4062f8:	cbz	w0, 40647c <ferror@plt+0x3b7c>
  4062fc:	adrp	x1, 419000 <ferror@plt+0x16700>
  406300:	add	x1, x1, #0xbc0
  406304:	mov	x0, x19
  406308:	bl	4024e0 <strcasecmp@plt>
  40630c:	cbz	w0, 40648c <ferror@plt+0x3b8c>
  406310:	adrp	x1, 418000 <ferror@plt+0x15700>
  406314:	add	x1, x1, #0xc7c
  406318:	mov	x0, x19
  40631c:	bl	4024e0 <strcasecmp@plt>
  406320:	cbz	w0, 40649c <ferror@plt+0x3b9c>
  406324:	adrp	x1, 419000 <ferror@plt+0x16700>
  406328:	add	x1, x1, #0xc00
  40632c:	mov	x0, x19
  406330:	bl	4024e0 <strcasecmp@plt>
  406334:	cbz	w0, 4064ac <ferror@plt+0x3bac>
  406338:	adrp	x1, 419000 <ferror@plt+0x16700>
  40633c:	add	x1, x1, #0xc3b
  406340:	mov	x0, x19
  406344:	bl	4024e0 <strcasecmp@plt>
  406348:	cbz	w0, 4064bc <ferror@plt+0x3bbc>
  40634c:	adrp	x1, 419000 <ferror@plt+0x16700>
  406350:	add	x1, x1, #0xc48
  406354:	mov	x0, x19
  406358:	bl	4024e0 <strcasecmp@plt>
  40635c:	cbz	w0, 4064cc <ferror@plt+0x3bcc>
  406360:	adrp	x1, 419000 <ferror@plt+0x16700>
  406364:	add	x1, x1, #0xc4f
  406368:	mov	x0, x19
  40636c:	bl	4024e0 <strcasecmp@plt>
  406370:	cbz	w0, 4064dc <ferror@plt+0x3bdc>
  406374:	adrp	x1, 419000 <ferror@plt+0x16700>
  406378:	add	x1, x1, #0xbb8
  40637c:	mov	x0, x19
  406380:	bl	4024e0 <strcasecmp@plt>
  406384:	cbz	w0, 4064ec <ferror@plt+0x3bec>
  406388:	adrp	x1, 419000 <ferror@plt+0x16700>
  40638c:	add	x1, x1, #0xbc0
  406390:	mov	x0, x19
  406394:	bl	4024e0 <strcasecmp@plt>
  406398:	cbz	w0, 4064f4 <ferror@plt+0x3bf4>
  40639c:	adrp	x1, 419000 <ferror@plt+0x16700>
  4063a0:	add	x1, x1, #0xbcc
  4063a4:	mov	x0, x19
  4063a8:	bl	4024e0 <strcasecmp@plt>
  4063ac:	cbz	w0, 4064fc <ferror@plt+0x3bfc>
  4063b0:	adrp	x1, 419000 <ferror@plt+0x16700>
  4063b4:	add	x1, x1, #0xbd5
  4063b8:	mov	x0, x19
  4063bc:	bl	4024e0 <strcasecmp@plt>
  4063c0:	cbz	w0, 406504 <ferror@plt+0x3c04>
  4063c4:	adrp	x1, 419000 <ferror@plt+0x16700>
  4063c8:	add	x1, x1, #0xbde
  4063cc:	mov	x0, x19
  4063d0:	bl	4024e0 <strcasecmp@plt>
  4063d4:	cbz	w0, 40650c <ferror@plt+0x3c0c>
  4063d8:	adrp	x1, 419000 <ferror@plt+0x16700>
  4063dc:	add	x1, x1, #0xbe9
  4063e0:	mov	x0, x19
  4063e4:	bl	4024e0 <strcasecmp@plt>
  4063e8:	cbz	w0, 406514 <ferror@plt+0x3c14>
  4063ec:	adrp	x1, 419000 <ferror@plt+0x16700>
  4063f0:	add	x1, x1, #0xbf4
  4063f4:	mov	x0, x19
  4063f8:	bl	4024e0 <strcasecmp@plt>
  4063fc:	cbz	w0, 40651c <ferror@plt+0x3c1c>
  406400:	adrp	x1, 419000 <ferror@plt+0x16700>
  406404:	add	x1, x1, #0xbfe
  406408:	mov	x0, x19
  40640c:	bl	4024e0 <strcasecmp@plt>
  406410:	cbz	w0, 406524 <ferror@plt+0x3c24>
  406414:	adrp	x1, 419000 <ferror@plt+0x16700>
  406418:	add	x1, x1, #0xc0a
  40641c:	mov	x0, x19
  406420:	bl	4024e0 <strcasecmp@plt>
  406424:	cbz	w0, 40652c <ferror@plt+0x3c2c>
  406428:	adrp	x1, 419000 <ferror@plt+0x16700>
  40642c:	add	x1, x1, #0xc15
  406430:	mov	x0, x19
  406434:	bl	4024e0 <strcasecmp@plt>
  406438:	cbz	w0, 406534 <ferror@plt+0x3c34>
  40643c:	adrp	x1, 418000 <ferror@plt+0x15700>
  406440:	add	x1, x1, #0xd84
  406444:	mov	x0, x19
  406448:	bl	4024e0 <strcasecmp@plt>
  40644c:	cbz	w0, 40653c <ferror@plt+0x3c3c>
  406450:	adrp	x1, 419000 <ferror@plt+0x16700>
  406454:	add	x1, x1, #0xc1e
  406458:	mov	x0, x19
  40645c:	bl	4024e0 <strcasecmp@plt>
  406460:	cbnz	w0, 406554 <ferror@plt+0x3c54>
  406464:	mov	w8, #0xb                   	// #11
  406468:	b	406540 <ferror@plt+0x3c40>
  40646c:	mov	w0, #0x80                  	// #128
  406470:	ldr	x19, [sp, #16]
  406474:	ldp	x29, x30, [sp], #32
  406478:	ret
  40647c:	mov	w0, #0x8                   	// #8
  406480:	ldr	x19, [sp, #16]
  406484:	ldp	x29, x30, [sp], #32
  406488:	ret
  40648c:	mov	w0, #0x2                   	// #2
  406490:	ldr	x19, [sp, #16]
  406494:	ldp	x29, x30, [sp], #32
  406498:	ret
  40649c:	mov	w0, #0xfff                 	// #4095
  4064a0:	ldr	x19, [sp, #16]
  4064a4:	ldp	x29, x30, [sp], #32
  4064a8:	ret
  4064ac:	mov	w0, #0xb7f                 	// #2943
  4064b0:	ldr	x19, [sp, #16]
  4064b4:	ldp	x29, x30, [sp], #32
  4064b8:	ret
  4064bc:	mov	w0, #0xb7b                 	// #2939
  4064c0:	ldr	x19, [sp, #16]
  4064c4:	ldp	x29, x30, [sp], #32
  4064c8:	ret
  4064cc:	mov	w0, #0x48                  	// #72
  4064d0:	ldr	x19, [sp, #16]
  4064d4:	ldp	x29, x30, [sp], #32
  4064d8:	ret
  4064dc:	mov	w0, #0xfb7                 	// #4023
  4064e0:	ldr	x19, [sp, #16]
  4064e4:	ldp	x29, x30, [sp], #32
  4064e8:	ret
  4064ec:	mov	w8, wzr
  4064f0:	b	406540 <ferror@plt+0x3c40>
  4064f4:	mov	w8, #0x1                   	// #1
  4064f8:	b	406540 <ferror@plt+0x3c40>
  4064fc:	mov	w8, #0x2                   	// #2
  406500:	b	406540 <ferror@plt+0x3c40>
  406504:	mov	w8, #0x3                   	// #3
  406508:	b	406540 <ferror@plt+0x3c40>
  40650c:	mov	w8, #0x4                   	// #4
  406510:	b	406540 <ferror@plt+0x3c40>
  406514:	mov	w8, #0x5                   	// #5
  406518:	b	406540 <ferror@plt+0x3c40>
  40651c:	mov	w8, #0x6                   	// #6
  406520:	b	406540 <ferror@plt+0x3c40>
  406524:	mov	w8, #0x7                   	// #7
  406528:	b	406540 <ferror@plt+0x3c40>
  40652c:	mov	w8, #0x8                   	// #8
  406530:	b	406540 <ferror@plt+0x3c40>
  406534:	mov	w8, #0x9                   	// #9
  406538:	b	406540 <ferror@plt+0x3c40>
  40653c:	mov	w8, #0xa                   	// #10
  406540:	mov	w9, #0x1                   	// #1
  406544:	lsl	w0, w9, w8
  406548:	ldr	x19, [sp, #16]
  40654c:	ldp	x29, x30, [sp], #32
  406550:	ret
  406554:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  406558:	ldr	x0, [x8, #3496]
  40655c:	adrp	x1, 419000 <ferror@plt+0x16700>
  406560:	add	x1, x1, #0xc53
  406564:	mov	x2, x19
  406568:	bl	4028c0 <fprintf@plt>
  40656c:	mov	w0, #0xffffffff            	// #-1
  406570:	bl	402260 <exit@plt>
  406574:	stp	x29, x30, [sp, #-96]!
  406578:	stp	x28, x27, [sp, #16]
  40657c:	stp	x26, x25, [sp, #32]
  406580:	stp	x24, x23, [sp, #48]
  406584:	stp	x22, x21, [sp, #64]
  406588:	stp	x20, x19, [sp, #80]
  40658c:	mov	x29, sp
  406590:	sub	sp, sp, #0x210
  406594:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  406598:	mov	w19, w1
  40659c:	mov	x20, x0
  4065a0:	add	x8, x8, #0xe58
  4065a4:	str	w1, [sp, #24]
  4065a8:	add	x0, sp, #0x60
  4065ac:	mov	w2, #0x4                   	// #4
  4065b0:	mov	w1, wzr
  4065b4:	str	x8, [sp, #16]
  4065b8:	str	xzr, [sp, #32]
  4065bc:	bl	414814 <ferror@plt+0x11f14>
  4065c0:	cbz	w0, 4065ec <ferror@plt+0x3cec>
  4065c4:	mov	w21, #0xffffffff            	// #-1
  4065c8:	mov	w0, w21
  4065cc:	add	sp, sp, #0x210
  4065d0:	ldp	x20, x19, [sp, #80]
  4065d4:	ldp	x22, x21, [sp, #64]
  4065d8:	ldp	x24, x23, [sp, #48]
  4065dc:	ldp	x26, x25, [sp, #32]
  4065e0:	ldp	x28, x27, [sp, #16]
  4065e4:	ldp	x29, x30, [sp], #96
  4065e8:	ret
  4065ec:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4065f0:	ldrb	w8, [x8, #3696]
  4065f4:	cbz	w8, 406620 <ferror@plt+0x3d20>
  4065f8:	add	x0, sp, #0x28
  4065fc:	mov	w2, #0x4                   	// #4
  406600:	mov	w1, wzr
  406604:	add	x21, sp, #0x28
  406608:	bl	414814 <ferror@plt+0x11f14>
  40660c:	cbz	w0, 40661c <ferror@plt+0x3d1c>
  406610:	add	x0, sp, #0x60
  406614:	bl	4147e4 <ferror@plt+0x11ee4>
  406618:	b	4065c4 <ferror@plt+0x3cc4>
  40661c:	str	x21, [sp, #32]
  406620:	adrp	x11, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  406624:	ldr	w11, [x11, #3544]
  406628:	adrp	x10, 418000 <ferror@plt+0x15700>
  40662c:	add	x10, x10, #0x980
  406630:	mov	w13, #0x2                   	// #2
  406634:	add	x8, sp, #0x98
  406638:	ldr	x25, [x10]
  40663c:	ldr	w28, [x10, #8]
  406640:	cmp	w11, #0xa
  406644:	mov	w9, #0x12                  	// #18
  406648:	add	x26, x8, #0x20
  40664c:	csel	w8, w11, w13, eq  // eq = none
  406650:	cmp	w19, #0x6
  406654:	mov	w12, #0xe240                	// #57920
  406658:	add	x14, sp, #0xd8
  40665c:	sub	x15, x29, #0x68
  406660:	sub	x16, x29, #0xa8
  406664:	adrp	x23, 432000 <stdin@@GLIBC_2.17+0x1238>
  406668:	cinc	w9, w9, ne  // ne = any
  40666c:	movk	w12, #0x1, lsl #16
  406670:	str	x20, [sp, #136]
  406674:	movi	v0.2d, #0x0
  406678:	add	x23, x23, #0xde4
  40667c:	add	x24, x14, #0xc
  406680:	add	x27, x14, #0x10
  406684:	str	w9, [sp, #12]
  406688:	orr	x20, x15, #0x4
  40668c:	add	x9, x16, #0x20
  406690:	str	w12, [sp, #128]
  406694:	str	x9, [sp]
  406698:	b	4066b0 <ferror@plt+0x3db0>
  40669c:	mov	w12, #0xe240                	// #57920
  4066a0:	mov	w8, wzr
  4066a4:	movk	w12, #0x1, lsl #16
  4066a8:	movi	v0.2d, #0x0
  4066ac:	cbz	w22, 4069a8 <ferror@plt+0x40a8>
  4066b0:	ldr	w21, [sp, #96]
  4066b4:	mov	w22, w8
  4066b8:	mov	x8, #0x48                  	// #72
  4066bc:	movk	x8, #0x14, lsl #32
  4066c0:	movk	x8, #0x301, lsl #48
  4066c4:	stur	x25, [x29, #-240]
  4066c8:	stur	w28, [x29, #-232]
  4066cc:	stur	q0, [x24, #44]
  4066d0:	stp	q0, q0, [x24, #16]
  4066d4:	str	q0, [x24]
  4066d8:	stp	xzr, x8, [sp, #208]
  4066dc:	str	w12, [sp, #224]
  4066e0:	cbz	w22, 406728 <ferror@plt+0x3e28>
  4066e4:	ldrb	w8, [x23]
  4066e8:	ldr	w9, [x23, #120]
  4066ec:	str	xzr, [x27, #48]
  4066f0:	stp	q0, q0, [x27, #16]
  4066f4:	cmp	w8, #0x1
  4066f8:	str	q0, [x27]
  4066fc:	strb	w22, [sp, #232]
  406700:	strb	w19, [sp, #233]
  406704:	str	w9, [sp, #236]
  406708:	b.ne	4067a4 <ferror@plt+0x3ea4>  // b.any
  40670c:	mov	w8, #0x41                  	// #65
  406710:	strb	w8, [sp, #234]
  406714:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  406718:	ldrb	w9, [x9, #3560]
  40671c:	cmp	w9, #0x1
  406720:	b.eq	4067b8 <ferror@plt+0x3eb8>  // b.none
  406724:	b	4067c0 <ferror@plt+0x3ec0>
  406728:	mov	w8, #0x4c                  	// #76
  40672c:	str	xzr, [x20, #64]
  406730:	stp	q0, q0, [x20, #32]
  406734:	stp	q0, q0, [x20]
  406738:	stur	w8, [x29, #-104]
  40673c:	mov	w8, #0x301                 	// #769
  406740:	sturh	w8, [x29, #-98]
  406744:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  406748:	ldr	w8, [x8, #3676]
  40674c:	mov	w9, #0x2                   	// #2
  406750:	cmp	w19, #0x11
  406754:	stur	x25, [x29, #-24]
  406758:	stur	w28, [x29, #-16]
  40675c:	stur	w12, [x29, #-96]
  406760:	sturb	w9, [x29, #-88]
  406764:	stur	w8, [x29, #-36]
  406768:	stur	xzr, [x29, #-112]
  40676c:	b.eq	406950 <ferror@plt+0x4050>  // b.none
  406770:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  406774:	ldrb	w8, [x8, #3556]
  406778:	cmp	w8, #0x1
  40677c:	ldr	w8, [sp, #12]
  406780:	sturh	w8, [x29, #-100]
  406784:	b.ne	40686c <ferror@plt+0x3f6c>  // b.any
  406788:	mov	w8, #0x41                  	// #65
  40678c:	sturb	w8, [x29, #-85]
  406790:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  406794:	ldrb	w9, [x9, #3560]
  406798:	cmp	w9, #0x1
  40679c:	b.eq	406880 <ferror@plt+0x3f80>  // b.none
  4067a0:	b	406888 <ferror@plt+0x3f88>
  4067a4:	mov	w8, wzr
  4067a8:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  4067ac:	ldrb	w9, [x9, #3560]
  4067b0:	cmp	w9, #0x1
  4067b4:	b.ne	4067c0 <ferror@plt+0x3ec0>  // b.any
  4067b8:	orr	w8, w8, #0xe
  4067bc:	strb	w8, [sp, #234]
  4067c0:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  4067c4:	ldrb	w9, [x9, #3576]
  4067c8:	cmp	w9, #0x1
  4067cc:	b.ne	4067d8 <ferror@plt+0x3ed8>  // b.any
  4067d0:	orr	w8, w8, #0x30
  4067d4:	strb	w8, [sp, #234]
  4067d8:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4067dc:	ldr	x0, [x8, #3688]
  4067e0:	add	x8, sp, #0xd8
  4067e4:	stur	x8, [x29, #-104]
  4067e8:	mov	w8, #0x48                  	// #72
  4067ec:	stur	x8, [x29, #-96]
  4067f0:	cbz	x0, 406840 <ferror@plt+0x3f40>
  4067f4:	add	x1, sp, #0xd0
  4067f8:	bl	4075a8 <ferror@plt+0x4ca8>
  4067fc:	mov	w8, #0x1                   	// #1
  406800:	cbz	w0, 406844 <ferror@plt+0x3f44>
  406804:	sub	x9, x29, #0xa8
  406808:	stur	x9, [x29, #-88]
  40680c:	mov	w9, #0x4                   	// #4
  406810:	stur	x9, [x29, #-80]
  406814:	ldr	x9, [sp, #208]
  406818:	ldr	w10, [sp, #216]
  40681c:	sturh	w8, [x29, #-166]
  406820:	sxtw	x8, w0
  406824:	add	x11, x8, #0x4
  406828:	stp	x9, x8, [x29, #-72]
  40682c:	add	w8, w10, w11
  406830:	str	w8, [sp, #216]
  406834:	mov	w8, #0x3                   	// #3
  406838:	sturh	w11, [x29, #-168]
  40683c:	b	406844 <ferror@plt+0x3f44>
  406840:	mov	w8, #0x1                   	// #1
  406844:	sub	x9, x29, #0xf0
  406848:	str	x9, [sp, #152]
  40684c:	mov	w9, #0xc                   	// #12
  406850:	str	w9, [sp, #160]
  406854:	sub	x9, x29, #0x68
  406858:	add	x1, sp, #0x98
  40685c:	stp	x9, x8, [sp, #168]
  406860:	stp	xzr, xzr, [x26]
  406864:	str	wzr, [x26, #16]
  406868:	b	406934 <ferror@plt+0x4034>
  40686c:	mov	w8, wzr
  406870:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  406874:	ldrb	w9, [x9, #3560]
  406878:	cmp	w9, #0x1
  40687c:	b.ne	406888 <ferror@plt+0x3f88>  // b.any
  406880:	orr	w8, w8, #0xe
  406884:	sturb	w8, [x29, #-85]
  406888:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  40688c:	ldrb	w9, [x9, #3576]
  406890:	cmp	w9, #0x1
  406894:	b.ne	4068a0 <ferror@plt+0x3fa0>  // b.any
  406898:	orr	w8, w8, #0x30
  40689c:	sturb	w8, [x29, #-85]
  4068a0:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4068a4:	ldr	x0, [x8, #3688]
  4068a8:	sub	x8, x29, #0x68
  4068ac:	stur	x8, [x29, #-224]
  4068b0:	mov	w8, #0x4c                  	// #76
  4068b4:	stur	x8, [x29, #-216]
  4068b8:	cbz	x0, 406908 <ferror@plt+0x4008>
  4068bc:	sub	x1, x29, #0x70
  4068c0:	bl	4075a8 <ferror@plt+0x4ca8>
  4068c4:	mov	w8, #0x1                   	// #1
  4068c8:	cbz	w0, 40690c <ferror@plt+0x400c>
  4068cc:	sub	x9, x29, #0xb0
  4068d0:	stur	x9, [x29, #-208]
  4068d4:	mov	w9, #0x4                   	// #4
  4068d8:	stur	x9, [x29, #-200]
  4068dc:	ldur	x9, [x29, #-112]
  4068e0:	ldur	w10, [x29, #-104]
  4068e4:	sturh	w8, [x29, #-174]
  4068e8:	sxtw	x8, w0
  4068ec:	add	x11, x8, #0x4
  4068f0:	stp	x9, x8, [x29, #-192]
  4068f4:	add	w8, w10, w11
  4068f8:	stur	w8, [x29, #-104]
  4068fc:	mov	w8, #0x3                   	// #3
  406900:	sturh	w11, [x29, #-176]
  406904:	b	40690c <ferror@plt+0x400c>
  406908:	mov	w8, #0x1                   	// #1
  40690c:	sub	x9, x29, #0x18
  406910:	stur	x9, [x29, #-168]
  406914:	mov	w9, #0xc                   	// #12
  406918:	stur	w9, [x29, #-160]
  40691c:	sub	x9, x29, #0xe0
  406920:	stp	x9, x8, [x29, #-152]
  406924:	ldr	x8, [sp]
  406928:	sub	x1, x29, #0xa8
  40692c:	stp	xzr, xzr, [x8]
  406930:	str	wzr, [x8, #16]
  406934:	mov	w0, w21
  406938:	mov	w2, wzr
  40693c:	bl	4024a0 <sendmsg@plt>
  406940:	mov	w8, wzr
  406944:	tbz	x0, #63, 406954 <ferror@plt+0x4054>
  406948:	mov	w0, w21
  40694c:	bl	402540 <close@plt>
  406950:	mov	w8, #0xffffffff            	// #-1
  406954:	cbnz	w8, 4069a4 <ferror@plt+0x40a4>
  406958:	adrp	x1, 407000 <ferror@plt+0x4700>
  40695c:	add	x0, sp, #0x60
  406960:	add	x2, sp, #0x10
  406964:	add	x1, x1, #0x380
  406968:	mov	w3, wzr
  40696c:	bl	41544c <ferror@plt+0x12b4c>
  406970:	mov	w21, w0
  406974:	cbnz	w0, 40669c <ferror@plt+0x3d9c>
  406978:	mov	w12, #0xe240                	// #57920
  40697c:	cmp	w22, #0x2
  406980:	movk	w12, #0x1, lsl #16
  406984:	movi	v0.2d, #0x0
  406988:	b.ne	4069a8 <ferror@plt+0x40a8>  // b.any
  40698c:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  406990:	ldr	w8, [x8, #3544]
  406994:	cmp	w8, #0x2
  406998:	mov	w8, #0xa                   	// #10
  40699c:	b.ne	4066b0 <ferror@plt+0x3db0>  // b.any
  4069a0:	b	4069a8 <ferror@plt+0x40a8>
  4069a4:	mov	w21, #0xffffffff            	// #-1
  4069a8:	add	x0, sp, #0x60
  4069ac:	bl	4147e4 <ferror@plt+0x11ee4>
  4069b0:	ldr	x0, [sp, #32]
  4069b4:	cbz	x0, 4065c8 <ferror@plt+0x3cc8>
  4069b8:	bl	4147e4 <ferror@plt+0x11ee4>
  4069bc:	b	4065c8 <ferror@plt+0x3cc8>
  4069c0:	sub	sp, sp, #0xa0
  4069c4:	stp	x20, x19, [sp, #144]
  4069c8:	adrp	x19, 432000 <stdin@@GLIBC_2.17+0x1238>
  4069cc:	add	x19, x19, #0xe58
  4069d0:	ldr	w8, [x19]
  4069d4:	ldr	x10, [x19, #8]
  4069d8:	stp	x29, x30, [sp, #112]
  4069dc:	str	x21, [sp, #128]
  4069e0:	and	w9, w8, #0x1
  4069e4:	lsr	w11, w8, #1
  4069e8:	and	w12, w9, w10, lsr #2
  4069ec:	and	w11, w11, #0x2
  4069f0:	orr	w11, w11, w12
  4069f4:	tst	x10, #0x4
  4069f8:	csel	w20, wzr, w11, eq  // eq = none
  4069fc:	add	x29, sp, #0x70
  406a00:	tbz	w10, #10, 406a0c <ferror@plt+0x410c>
  406a04:	bfi	w20, w9, #2, #1
  406a08:	tbnz	w8, #2, 406a14 <ferror@plt+0x4114>
  406a0c:	cbnz	w20, 406a18 <ferror@plt+0x4118>
  406a10:	b	406a2c <ferror@plt+0x412c>
  406a14:	orr	w20, w20, #0x8
  406a18:	add	x0, sp, #0x38
  406a1c:	mov	w2, #0x4                   	// #4
  406a20:	mov	w1, w20
  406a24:	bl	414814 <ferror@plt+0x11f14>
  406a28:	cbz	w0, 406a48 <ferror@plt+0x4148>
  406a2c:	mov	w20, #0xffffffff            	// #-1
  406a30:	mov	w0, w20
  406a34:	ldp	x20, x19, [sp, #144]
  406a38:	ldr	x21, [sp, #128]
  406a3c:	ldp	x29, x30, [sp, #112]
  406a40:	add	sp, sp, #0xa0
  406a44:	ret
  406a48:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  406a4c:	ldrb	w8, [x8, #3696]
  406a50:	str	wzr, [sp, #88]
  406a54:	str	wzr, [sp, #64]
  406a58:	cbz	w8, 406a88 <ferror@plt+0x4188>
  406a5c:	mov	x0, sp
  406a60:	mov	w2, #0x4                   	// #4
  406a64:	mov	w1, w20
  406a68:	mov	x21, sp
  406a6c:	bl	414814 <ferror@plt+0x11f14>
  406a70:	cbz	w0, 406a80 <ferror@plt+0x4180>
  406a74:	add	x0, sp, #0x38
  406a78:	bl	4147e4 <ferror@plt+0x11ee4>
  406a7c:	b	406a2c <ferror@plt+0x412c>
  406a80:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  406a84:	str	x21, [x8, #3704]
  406a88:	adrp	x1, 40a000 <ferror@plt+0x7700>
  406a8c:	add	x1, x1, #0x3a0
  406a90:	add	x0, sp, #0x38
  406a94:	mov	x2, x19
  406a98:	mov	w3, wzr
  406a9c:	bl	41544c <ferror@plt+0x12b4c>
  406aa0:	cmp	w0, #0x0
  406aa4:	add	x0, sp, #0x38
  406aa8:	csetm	w20, ne  // ne = any
  406aac:	bl	4147e4 <ferror@plt+0x11ee4>
  406ab0:	ldr	x0, [x19, #32]
  406ab4:	cbz	x0, 406a30 <ferror@plt+0x4130>
  406ab8:	bl	4147e4 <ferror@plt+0x11ee4>
  406abc:	b	406a30 <ferror@plt+0x4130>
  406ac0:	sub	sp, sp, #0x70
  406ac4:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  406ac8:	stp	x20, x19, [sp, #96]
  406acc:	ldr	x20, [x8, #3656]
  406ad0:	stp	x29, x30, [sp, #16]
  406ad4:	stp	x28, x27, [sp, #32]
  406ad8:	stp	x26, x25, [sp, #48]
  406adc:	stp	x24, x23, [sp, #64]
  406ae0:	stp	x22, x21, [sp, #80]
  406ae4:	add	x29, sp, #0x10
  406ae8:	cbz	x20, 407124 <ferror@plt+0x4824>
  406aec:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  406af0:	add	x8, x8, #0xe40
  406af4:	ldr	x9, [x8]
  406af8:	ldr	x8, [x8, #16]
  406afc:	mov	w0, #0x1                   	// #1
  406b00:	ldrh	w9, [x9]
  406b04:	ldr	x10, [x8, #8]
  406b08:	and	x9, x9, #0x1
  406b0c:	add	x9, x10, x9
  406b10:	str	x9, [x8, #8]
  406b14:	bl	402750 <isatty@plt>
  406b18:	mov	w19, #0x50                  	// #80
  406b1c:	cbz	w0, 406b44 <ferror@plt+0x4244>
  406b20:	add	x2, sp, #0x8
  406b24:	mov	w0, #0x1                   	// #1
  406b28:	mov	w1, #0x5413                	// #21523
  406b2c:	bl	4028f0 <ioctl@plt>
  406b30:	ldrh	w8, [sp, #10]
  406b34:	cmp	w8, #0x0
  406b38:	csel	w8, w19, w8, eq  // eq = none
  406b3c:	cmn	w0, #0x1
  406b40:	csel	w19, w19, w8, eq  // eq = none
  406b44:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406b48:	ldr	w8, [x8, #936]
  406b4c:	cbz	w8, 406bc8 <ferror@plt+0x42c8>
  406b50:	mov	w21, #0x1                   	// #1
  406b54:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406b58:	ldr	w8, [x8, #976]
  406b5c:	cbz	w8, 406bf4 <ferror@plt+0x42f4>
  406b60:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406b64:	ldr	w8, [x8, #1016]
  406b68:	cbz	w8, 406c38 <ferror@plt+0x4338>
  406b6c:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406b70:	ldr	w8, [x8, #1056]
  406b74:	cbz	w8, 406c7c <ferror@plt+0x437c>
  406b78:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406b7c:	ldr	w8, [x8, #1096]
  406b80:	cbz	w8, 406cc0 <ferror@plt+0x43c0>
  406b84:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406b88:	ldr	w8, [x8, #1136]
  406b8c:	cbz	w8, 406d04 <ferror@plt+0x4404>
  406b90:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406b94:	ldr	w8, [x8, #1176]
  406b98:	cbz	w8, 406d48 <ferror@plt+0x4448>
  406b9c:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406ba0:	ldr	w8, [x8, #1216]
  406ba4:	cbz	w8, 406d8c <ferror@plt+0x448c>
  406ba8:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406bac:	ldr	w8, [x8, #1256]
  406bb0:	cbz	w8, 406dd0 <ferror@plt+0x44d0>
  406bb4:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406bb8:	ldr	w8, [x8, #1296]
  406bbc:	add	x23, x20, #0x10
  406bc0:	cbnz	w8, 406e48 <ferror@plt+0x4548>
  406bc4:	b	406e18 <ferror@plt+0x4518>
  406bc8:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406bcc:	add	x8, x8, #0x3ac
  406bd0:	ldr	w9, [x8, #4]
  406bd4:	cmp	w9, w19
  406bd8:	csel	w9, w9, w19, lt  // lt = tstop
  406bdc:	cmp	w9, #0x0
  406be0:	cset	w21, eq  // eq = none
  406be4:	str	w9, [x8]
  406be8:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406bec:	ldr	w8, [x8, #976]
  406bf0:	cbnz	w8, 406b60 <ferror@plt+0x4260>
  406bf4:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406bf8:	ldr	w22, [x8, #984]
  406bfc:	cbnz	w21, 406c14 <ferror@plt+0x4314>
  406c00:	cbz	w22, 406c14 <ferror@plt+0x4314>
  406c04:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406c08:	ldr	x0, [x8, #968]
  406c0c:	bl	402250 <strlen@plt>
  406c10:	add	w22, w22, w0
  406c14:	cmp	w22, w19
  406c18:	csel	w9, w22, w19, lt  // lt = tstop
  406c1c:	cmp	w9, #0x0
  406c20:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406c24:	csel	w21, w21, wzr, eq  // eq = none
  406c28:	str	w9, [x8, #980]
  406c2c:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406c30:	ldr	w8, [x8, #1016]
  406c34:	cbnz	w8, 406b6c <ferror@plt+0x426c>
  406c38:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406c3c:	ldr	w22, [x8, #1024]
  406c40:	cbnz	w21, 406c58 <ferror@plt+0x4358>
  406c44:	cbz	w22, 406c58 <ferror@plt+0x4358>
  406c48:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406c4c:	ldr	x0, [x8, #1008]
  406c50:	bl	402250 <strlen@plt>
  406c54:	add	w22, w22, w0
  406c58:	cmp	w22, w19
  406c5c:	csel	w9, w22, w19, lt  // lt = tstop
  406c60:	cmp	w9, #0x0
  406c64:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406c68:	csel	w21, w21, wzr, eq  // eq = none
  406c6c:	str	w9, [x8, #1020]
  406c70:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406c74:	ldr	w8, [x8, #1056]
  406c78:	cbnz	w8, 406b78 <ferror@plt+0x4278>
  406c7c:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406c80:	ldr	w22, [x8, #1064]
  406c84:	cbnz	w21, 406c9c <ferror@plt+0x439c>
  406c88:	cbz	w22, 406c9c <ferror@plt+0x439c>
  406c8c:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406c90:	ldr	x0, [x8, #1048]
  406c94:	bl	402250 <strlen@plt>
  406c98:	add	w22, w22, w0
  406c9c:	cmp	w22, w19
  406ca0:	csel	w9, w22, w19, lt  // lt = tstop
  406ca4:	cmp	w9, #0x0
  406ca8:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406cac:	csel	w21, w21, wzr, eq  // eq = none
  406cb0:	str	w9, [x8, #1060]
  406cb4:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406cb8:	ldr	w8, [x8, #1096]
  406cbc:	cbnz	w8, 406b84 <ferror@plt+0x4284>
  406cc0:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406cc4:	ldr	w22, [x8, #1104]
  406cc8:	cbnz	w21, 406ce0 <ferror@plt+0x43e0>
  406ccc:	cbz	w22, 406ce0 <ferror@plt+0x43e0>
  406cd0:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406cd4:	ldr	x0, [x8, #1088]
  406cd8:	bl	402250 <strlen@plt>
  406cdc:	add	w22, w22, w0
  406ce0:	cmp	w22, w19
  406ce4:	csel	w9, w22, w19, lt  // lt = tstop
  406ce8:	cmp	w9, #0x0
  406cec:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406cf0:	csel	w21, w21, wzr, eq  // eq = none
  406cf4:	str	w9, [x8, #1100]
  406cf8:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406cfc:	ldr	w8, [x8, #1136]
  406d00:	cbnz	w8, 406b90 <ferror@plt+0x4290>
  406d04:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406d08:	ldr	w22, [x8, #1144]
  406d0c:	cbnz	w21, 406d24 <ferror@plt+0x4424>
  406d10:	cbz	w22, 406d24 <ferror@plt+0x4424>
  406d14:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406d18:	ldr	x0, [x8, #1128]
  406d1c:	bl	402250 <strlen@plt>
  406d20:	add	w22, w22, w0
  406d24:	cmp	w22, w19
  406d28:	csel	w9, w22, w19, lt  // lt = tstop
  406d2c:	cmp	w9, #0x0
  406d30:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406d34:	csel	w21, w21, wzr, eq  // eq = none
  406d38:	str	w9, [x8, #1140]
  406d3c:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406d40:	ldr	w8, [x8, #1176]
  406d44:	cbnz	w8, 406b9c <ferror@plt+0x429c>
  406d48:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406d4c:	ldr	w22, [x8, #1184]
  406d50:	cbnz	w21, 406d68 <ferror@plt+0x4468>
  406d54:	cbz	w22, 406d68 <ferror@plt+0x4468>
  406d58:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406d5c:	ldr	x0, [x8, #1168]
  406d60:	bl	402250 <strlen@plt>
  406d64:	add	w22, w22, w0
  406d68:	cmp	w22, w19
  406d6c:	csel	w9, w22, w19, lt  // lt = tstop
  406d70:	cmp	w9, #0x0
  406d74:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406d78:	csel	w21, w21, wzr, eq  // eq = none
  406d7c:	str	w9, [x8, #1180]
  406d80:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406d84:	ldr	w8, [x8, #1216]
  406d88:	cbnz	w8, 406ba8 <ferror@plt+0x42a8>
  406d8c:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406d90:	ldr	w22, [x8, #1224]
  406d94:	cbnz	w21, 406dac <ferror@plt+0x44ac>
  406d98:	cbz	w22, 406dac <ferror@plt+0x44ac>
  406d9c:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406da0:	ldr	x0, [x8, #1208]
  406da4:	bl	402250 <strlen@plt>
  406da8:	add	w22, w22, w0
  406dac:	cmp	w22, w19
  406db0:	csel	w9, w22, w19, lt  // lt = tstop
  406db4:	cmp	w9, #0x0
  406db8:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406dbc:	csel	w21, w21, wzr, eq  // eq = none
  406dc0:	str	w9, [x8, #1220]
  406dc4:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406dc8:	ldr	w8, [x8, #1256]
  406dcc:	cbnz	w8, 406bb4 <ferror@plt+0x42b4>
  406dd0:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406dd4:	ldr	w22, [x8, #1264]
  406dd8:	cbnz	w21, 406df0 <ferror@plt+0x44f0>
  406ddc:	cbz	w22, 406df0 <ferror@plt+0x44f0>
  406de0:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406de4:	ldr	x0, [x8, #1248]
  406de8:	bl	402250 <strlen@plt>
  406dec:	add	w22, w22, w0
  406df0:	cmp	w22, w19
  406df4:	csel	w9, w22, w19, lt  // lt = tstop
  406df8:	cmp	w9, #0x0
  406dfc:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406e00:	csel	w21, w21, wzr, eq  // eq = none
  406e04:	str	w9, [x8, #1260]
  406e08:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406e0c:	ldr	w8, [x8, #1296]
  406e10:	add	x23, x20, #0x10
  406e14:	cbnz	w8, 406e48 <ferror@plt+0x4548>
  406e18:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406e1c:	ldr	w20, [x8, #1304]
  406e20:	cbnz	w21, 406e38 <ferror@plt+0x4538>
  406e24:	cbz	w20, 406e38 <ferror@plt+0x4538>
  406e28:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  406e2c:	ldr	x0, [x8, #1288]
  406e30:	bl	402250 <strlen@plt>
  406e34:	add	w20, w20, w0
  406e38:	cmp	w20, w19
  406e3c:	csel	w8, w20, w19, lt  // lt = tstop
  406e40:	adrp	x9, 42d000 <memcpy@GLIBC_2.17>
  406e44:	str	w8, [x9, #1300]
  406e48:	adrp	x10, 42d000 <memcpy@GLIBC_2.17>
  406e4c:	add	x10, x10, #0x390
  406e50:	adrp	x24, 42d000 <memcpy@GLIBC_2.17>
  406e54:	mov	w11, wzr
  406e58:	mov	w9, wzr
  406e5c:	sub	x8, x10, #0x28
  406e60:	add	x24, x24, #0x388
  406e64:	b	406e8c <ferror@plt+0x458c>
  406e68:	mov	w9, w13
  406e6c:	mov	w11, w12
  406e70:	mov	x12, x8
  406e74:	add	x10, x10, #0x28
  406e78:	sub	x8, x10, x24
  406e7c:	sub	x8, x8, #0x8
  406e80:	cmp	x8, #0x190
  406e84:	mov	x8, x12
  406e88:	b.ge	406f4c <ferror@plt+0x464c>  // b.tcont
  406e8c:	ldr	w13, [x10, #28]
  406e90:	cbz	w13, 406e70 <ferror@plt+0x4570>
  406e94:	add	w12, w11, #0x1
  406e98:	add	w13, w13, w9
  406e9c:	add	x14, x10, #0x28
  406ea0:	sub	x15, x14, x24
  406ea4:	sub	x15, x15, #0x8
  406ea8:	cmp	x15, #0x18f
  406eac:	b.gt	406ec4 <ferror@plt+0x45c4>
  406eb0:	ldr	w15, [x14, #28]
  406eb4:	add	x14, x14, #0x28
  406eb8:	cbz	w15, 406ea0 <ferror@plt+0x45a0>
  406ebc:	cmp	w13, w19
  406ec0:	b.lt	406e68 <ferror@plt+0x4568>  // b.tstop
  406ec4:	cmp	w13, w19
  406ec8:	b.ne	406edc <ferror@plt+0x45dc>  // b.any
  406ecc:	mov	w9, wzr
  406ed0:	mov	w11, wzr
  406ed4:	mov	x12, x10
  406ed8:	b	406e74 <ferror@plt+0x4574>
  406edc:	sub	x14, x10, #0x28
  406ee0:	cmp	w13, w19
  406ee4:	csel	w11, w11, w12, gt
  406ee8:	csel	x12, x14, x10, gt
  406eec:	csel	w9, w9, w13, gt
  406ef0:	cmp	x12, x8
  406ef4:	b.ls	406f3c <ferror@plt+0x463c>  // b.plast
  406ef8:	sub	w10, w19, w9
  406efc:	sdiv	w9, w10, w11
  406f00:	msub	w11, w9, w11, w10
  406f04:	mov	x10, x12
  406f08:	b	406f18 <ferror@plt+0x4618>
  406f0c:	sub	x10, x10, #0x28
  406f10:	cmp	x10, x8
  406f14:	b.ls	406f3c <ferror@plt+0x463c>  // b.plast
  406f18:	ldr	w13, [x10, #28]
  406f1c:	cbz	w13, 406f0c <ferror@plt+0x460c>
  406f20:	add	w13, w13, w9
  406f24:	str	w13, [x10, #28]
  406f28:	cbz	w11, 406f0c <ferror@plt+0x460c>
  406f2c:	add	w13, w13, #0x1
  406f30:	sub	w11, w11, #0x1
  406f34:	str	w13, [x10, #28]
  406f38:	b	406f0c <ferror@plt+0x460c>
  406f3c:	mov	w9, wzr
  406f40:	mov	w11, wzr
  406f44:	mov	x10, x12
  406f48:	b	406e74 <ferror@plt+0x4574>
  406f4c:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  406f50:	add	x9, x9, #0xe48
  406f54:	ldr	x8, [x9]
  406f58:	sub	x27, x24, #0x20
  406f5c:	str	x8, [x9, #8]
  406f60:	ldr	w8, [x27, #68]
  406f64:	add	x27, x27, #0x28
  406f68:	cbz	w8, 406f60 <ferror@plt+0x4660>
  406f6c:	adrp	x19, 42d000 <memcpy@GLIBC_2.17>
  406f70:	adrp	x20, 419000 <ferror@plt+0x16700>
  406f74:	mov	w25, wzr
  406f78:	adrp	x28, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  406f7c:	add	x19, x19, #0x390
  406f80:	adrp	x26, 432000 <stdin@@GLIBC_2.17+0x1238>
  406f84:	add	x20, x20, #0xda9
  406f88:	cbz	w25, 406fac <ferror@plt+0x46ac>
  406f8c:	ldr	x1, [x27, #16]
  406f90:	mov	x0, x20
  406f94:	bl	402840 <printf@plt>
  406f98:	mov	w21, w0
  406f9c:	ldr	w8, [x27, #28]
  406fa0:	ldrh	w2, [x23]
  406fa4:	cbnz	w8, 406fbc <ferror@plt+0x46bc>
  406fa8:	b	40700c <ferror@plt+0x470c>
  406fac:	mov	w21, wzr
  406fb0:	ldr	w8, [x27, #28]
  406fb4:	ldrh	w2, [x23]
  406fb8:	cbz	w8, 40700c <ferror@plt+0x470c>
  406fbc:	ldr	w9, [x27]
  406fc0:	cbz	w9, 40700c <ferror@plt+0x470c>
  406fc4:	sub	w8, w8, w2
  406fc8:	cmp	w9, #0x1
  406fcc:	sub	w1, w8, w21
  406fd0:	b.ne	406fe8 <ferror@plt+0x46e8>  // b.any
  406fd4:	add	w8, w1, #0x1
  406fd8:	add	w9, w1, #0x2
  406fdc:	cmp	w8, #0x0
  406fe0:	csinc	w8, w9, w1, lt  // lt = tstop
  406fe4:	asr	w1, w8, #1
  406fe8:	cmp	w1, #0x1
  406fec:	b.lt	40700c <ferror@plt+0x470c>  // b.tstop
  406ff0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  406ff4:	mov	w2, #0x20                  	// #32
  406ff8:	add	x0, x0, #0x9ad
  406ffc:	bl	402840 <printf@plt>
  407000:	ldrh	w2, [x23]
  407004:	mov	w22, w0
  407008:	b	407010 <ferror@plt+0x4710>
  40700c:	mov	w22, wzr
  407010:	ldr	x3, [x28, #3520]
  407014:	add	x0, x23, #0x2
  407018:	mov	w1, #0x1                   	// #1
  40701c:	add	w25, w25, #0x1
  407020:	bl	4026c0 <fwrite@plt>
  407024:	ldr	w8, [x27, #28]
  407028:	cbz	w8, 407080 <ferror@plt+0x4780>
  40702c:	ldr	w9, [x27]
  407030:	cmp	w9, #0x2
  407034:	b.eq	407080 <ferror@plt+0x4780>  // b.none
  407038:	add	w10, w22, w21
  40703c:	add	w10, w10, w0
  407040:	sub	w8, w8, w10
  407044:	cmp	w8, #0x0
  407048:	cinc	w10, w8, lt  // lt = tstop
  40704c:	asr	w10, w10, #1
  407050:	cmp	w9, #0x1
  407054:	csel	w1, w10, w8, eq  // eq = none
  407058:	cmp	w1, #0x1
  40705c:	b.lt	407080 <ferror@plt+0x4780>  // b.tstop
  407060:	adrp	x0, 41a000 <ferror@plt+0x17700>
  407064:	mov	w2, #0x20                  	// #32
  407068:	add	x0, x0, #0x9ad
  40706c:	bl	402840 <printf@plt>
  407070:	b	407080 <ferror@plt+0x4780>
  407074:	add	x27, x27, #0x28
  407078:	ldr	w8, [x27, #24]
  40707c:	cbz	w8, 4070a4 <ferror@plt+0x47a4>
  407080:	sub	x8, x27, x24
  407084:	cmp	x8, #0x170
  407088:	b.ne	407074 <ferror@plt+0x4774>  // b.any
  40708c:	mov	w0, #0xa                   	// #10
  407090:	bl	402880 <putchar@plt>
  407094:	mov	w25, wzr
  407098:	mov	x27, x19
  40709c:	ldr	w8, [x27, #24]
  4070a0:	cbnz	w8, 407080 <ferror@plt+0x4780>
  4070a4:	ldrh	w9, [x23]
  4070a8:	ldr	x8, [x26, #3664]
  4070ac:	add	w9, w9, #0x1
  4070b0:	ldr	x10, [x8, #8]
  4070b4:	and	x9, x9, #0x1fffe
  4070b8:	add	x9, x23, x9
  4070bc:	add	x23, x9, #0x2
  4070c0:	cmp	x23, x10
  4070c4:	b.ne	406f88 <ferror@plt+0x4688>  // b.any
  4070c8:	ldr	x8, [x8]
  4070cc:	add	x23, x8, #0x10
  4070d0:	str	x8, [x26, #3664]
  4070d4:	cbnz	x8, 406f88 <ferror@plt+0x4688>
  4070d8:	cbz	w25, 4070e4 <ferror@plt+0x47e4>
  4070dc:	mov	w0, #0xa                   	// #10
  4070e0:	bl	402880 <putchar@plt>
  4070e4:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4070e8:	add	x8, x8, #0xe48
  4070ec:	ldr	x0, [x8]
  4070f0:	str	x0, [x8, #8]
  4070f4:	cbz	x0, 40710c <ferror@plt+0x480c>
  4070f8:	ldr	x8, [x0]
  4070fc:	str	x8, [x26, #3664]
  407100:	bl	402650 <free@plt>
  407104:	ldr	x0, [x26, #3664]
  407108:	cbnz	x0, 4070f8 <ferror@plt+0x47f8>
  40710c:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  407110:	add	x8, x8, #0xe28
  407114:	add	x9, x24, #0x8
  407118:	str	xzr, [x8, #32]
  40711c:	str	wzr, [x8]
  407120:	str	x9, [x24]
  407124:	ldp	x20, x19, [sp, #96]
  407128:	ldp	x22, x21, [sp, #80]
  40712c:	ldp	x24, x23, [sp, #64]
  407130:	ldp	x26, x25, [sp, #48]
  407134:	ldp	x28, x27, [sp, #32]
  407138:	ldp	x29, x30, [sp, #16]
  40713c:	add	sp, sp, #0x70
  407140:	ret
  407144:	adrp	x8, 418000 <ferror@plt+0x15700>
  407148:	add	x8, x8, #0xe6b
  40714c:	mov	w1, #0xb29                 	// #2857
  407150:	mov	w2, #0x1                   	// #1
  407154:	mov	x3, x0
  407158:	mov	x0, x8
  40715c:	b	4026c0 <fwrite@plt>
  407160:	stp	x29, x30, [sp, #-32]!
  407164:	stp	x28, x19, [sp, #16]
  407168:	mov	x29, sp
  40716c:	sub	sp, sp, #0x200
  407170:	mov	x19, x1
  407174:	adrp	x1, 419000 <ferror@plt+0x16700>
  407178:	add	x1, x1, #0xb43
  40717c:	add	x2, sp, #0x100
  407180:	mov	x3, sp
  407184:	bl	4027e0 <__isoc99_sscanf@plt>
  407188:	cmp	w0, #0x2
  40718c:	b.ne	4072f8 <ferror@plt+0x49f8>  // b.any
  407190:	ldr	x8, [sp, #256]
  407194:	mov	x10, #0x6f73                	// #28531
  407198:	ldrb	w9, [sp, #264]
  40719c:	movk	x10, #0x6b63, lsl #16
  4071a0:	movk	x10, #0x7465, lsl #32
  4071a4:	movk	x10, #0x3a73, lsl #48
  4071a8:	eor	x8, x8, x10
  4071ac:	orr	x8, x8, x9
  4071b0:	cbz	x8, 4072e4 <ferror@plt+0x49e4>
  4071b4:	ldr	w9, [sp, #256]
  4071b8:	ldrb	w10, [sp, #260]
  4071bc:	mov	w8, #0x4354                	// #17236
  4071c0:	movk	w8, #0x3a50, lsl #16
  4071c4:	add	w11, w8, #0x101
  4071c8:	eor	w9, w9, w11
  4071cc:	orr	w9, w9, w10
  4071d0:	cbz	w9, 407308 <ferror@plt+0x4a08>
  4071d4:	ldr	w10, [sp, #256]
  4071d8:	ldrh	w11, [sp, #260]
  4071dc:	mov	w9, #0x4354                	// #17236
  4071e0:	movk	w9, #0x3650, lsl #16
  4071e4:	mov	w12, #0x3a                  	// #58
  4071e8:	add	w13, w9, #0x101
  4071ec:	eor	w10, w10, w13
  4071f0:	eor	w11, w11, w12
  4071f4:	orr	w10, w10, w11
  4071f8:	cbz	w10, 407310 <ferror@plt+0x4a10>
  4071fc:	ldr	w10, [sp, #256]
  407200:	ldrb	w11, [sp, #260]
  407204:	mov	w12, #0x4152                	// #16722
  407208:	movk	w12, #0x3a57, lsl #16
  40720c:	eor	w10, w10, w12
  407210:	orr	w10, w10, w11
  407214:	cbz	w10, 407318 <ferror@plt+0x4a18>
  407218:	ldr	w11, [sp, #256]
  40721c:	ldrh	w12, [sp, #260]
  407220:	mov	w13, #0x4152                	// #16722
  407224:	movk	w13, #0x3657, lsl #16
  407228:	mov	w10, #0x3a                  	// #58
  40722c:	eor	w11, w11, w13
  407230:	eor	w12, w12, w10
  407234:	orr	w11, w11, w12
  407238:	cbz	w11, 407320 <ferror@plt+0x4a20>
  40723c:	ldr	w11, [sp, #256]
  407240:	ldrh	w12, [sp, #260]
  407244:	eor	w9, w11, w9
  407248:	eor	w10, w12, w10
  40724c:	orr	w9, w9, w10
  407250:	cbz	w9, 407328 <ferror@plt+0x4a28>
  407254:	ldr	w10, [sp, #256]
  407258:	ldrh	w11, [sp, #260]
  40725c:	mov	w9, #0x5246                	// #21062
  407260:	movk	w9, #0x4741, lsl #16
  407264:	mov	w12, #0x3a                  	// #58
  407268:	eor	w10, w10, w9
  40726c:	eor	w11, w11, w12
  407270:	orr	w10, w10, w11
  407274:	cbz	w10, 40734c <ferror@plt+0x4a4c>
  407278:	add	x11, sp, #0x4
  40727c:	ldr	w10, [sp, #256]
  407280:	ldur	w11, [x11, #255]
  407284:	mov	w12, #0x3647                	// #13895
  407288:	movk	w12, #0x3a, lsl #16
  40728c:	eor	w9, w10, w9
  407290:	eor	w10, w11, w12
  407294:	orr	w9, w9, w10
  407298:	cbz	w9, 407358 <ferror@plt+0x4a58>
  40729c:	ldr	w9, [sp, #256]
  4072a0:	ldrb	w10, [sp, #260]
  4072a4:	eor	w8, w9, w8
  4072a8:	orr	w8, w8, w10
  4072ac:	cbnz	w8, 4072f8 <ferror@plt+0x49f8>
  4072b0:	adrp	x1, 419000 <ferror@plt+0x16700>
  4072b4:	add	x2, x19, #0x14
  4072b8:	add	x3, x19, #0xc
  4072bc:	add	x4, x19, #0x10
  4072c0:	add	x5, x19, #0x8
  4072c4:	add	x6, x19, #0x4
  4072c8:	add	x1, x1, #0xb87
  4072cc:	mov	x0, sp
  4072d0:	bl	4027e0 <__isoc99_sscanf@plt>
  4072d4:	add	sp, sp, #0x200
  4072d8:	ldp	x28, x19, [sp, #16]
  4072dc:	ldp	x29, x30, [sp], #32
  4072e0:	ret
  4072e4:	adrp	x1, 419000 <ferror@plt+0x16700>
  4072e8:	add	x1, x1, #0xb9b
  4072ec:	mov	x0, sp
  4072f0:	mov	x2, x19
  4072f4:	bl	4027e0 <__isoc99_sscanf@plt>
  4072f8:	add	sp, sp, #0x200
  4072fc:	ldp	x28, x19, [sp, #16]
  407300:	ldp	x29, x30, [sp], #32
  407304:	ret
  407308:	add	x2, x19, #0x18
  40730c:	b	40732c <ferror@plt+0x4a2c>
  407310:	add	x2, x19, #0x2c
  407314:	b	40732c <ferror@plt+0x4a2c>
  407318:	add	x2, x19, #0x1c
  40731c:	b	40732c <ferror@plt+0x4a2c>
  407320:	add	x2, x19, #0x30
  407324:	b	40732c <ferror@plt+0x4a2c>
  407328:	add	x2, x19, #0x28
  40732c:	adrp	x1, 419000 <ferror@plt+0x16700>
  407330:	add	x1, x1, #0xb9b
  407334:	mov	x0, sp
  407338:	bl	4027e0 <__isoc99_sscanf@plt>
  40733c:	add	sp, sp, #0x200
  407340:	ldp	x28, x19, [sp, #16]
  407344:	ldp	x29, x30, [sp], #32
  407348:	ret
  40734c:	add	x2, x19, #0x20
  407350:	add	x3, x19, #0x24
  407354:	b	407360 <ferror@plt+0x4a60>
  407358:	add	x2, x19, #0x34
  40735c:	add	x3, x19, #0x38
  407360:	adrp	x1, 419000 <ferror@plt+0x16700>
  407364:	add	x1, x1, #0xb96
  407368:	mov	x0, sp
  40736c:	bl	4027e0 <__isoc99_sscanf@plt>
  407370:	add	sp, sp, #0x200
  407374:	ldp	x28, x19, [sp, #16]
  407378:	ldp	x29, x30, [sp], #32
  40737c:	ret
  407380:	stp	x29, x30, [sp, #-64]!
  407384:	stp	x28, x23, [sp, #16]
  407388:	stp	x22, x21, [sp, #32]
  40738c:	stp	x20, x19, [sp, #48]
  407390:	mov	x29, sp
  407394:	sub	sp, sp, #0x310
  407398:	mov	x20, x1
  40739c:	mov	x19, x0
  4073a0:	add	x0, sp, #0x8
  4073a4:	mov	w2, #0x268                 	// #616
  4073a8:	mov	w1, wzr
  4073ac:	add	x21, sp, #0x8
  4073b0:	bl	402480 <memset@plt>
  4073b4:	ldr	x8, [x20]
  4073b8:	ldrb	w9, [x19, #16]
  4073bc:	ldr	x8, [x8, #8]
  4073c0:	lsr	x8, x8, x9
  4073c4:	tbz	w8, #0, 40758c <ferror@plt+0x4c8c>
  4073c8:	ldr	w8, [x19]
  4073cc:	add	x2, x19, #0x58
  4073d0:	sub	x0, x29, #0xa0
  4073d4:	mov	w1, #0x13                  	// #19
  4073d8:	sub	w3, w8, #0x58
  4073dc:	bl	416c44 <ferror@plt+0x14344>
  4073e0:	ldrb	w8, [x19, #17]
  4073e4:	mov	x22, x19
  4073e8:	str	w8, [sp, #560]
  4073ec:	ldrb	w8, [x19, #16]
  4073f0:	strh	w8, [sp, #294]
  4073f4:	strh	w8, [sp, #30]
  4073f8:	ldrh	w9, [x22, #20]!
  4073fc:	rev	w9, w9
  407400:	lsr	w9, w9, #16
  407404:	str	w9, [sp, #552]
  407408:	ldrh	w9, [x22, #2]
  40740c:	rev	w9, w9
  407410:	lsr	w9, w9, #16
  407414:	str	w9, [sp, #556]
  407418:	ldur	q0, [x22, #52]
  40741c:	add	x9, x21, #0x22c
  407420:	ext	v1.16b, v0.16b, v0.16b, #4
  407424:	uzp2	v0.4s, v0.4s, v1.4s
  407428:	ext	v0.16b, v1.16b, v0.16b, #12
  40742c:	str	q0, [x9]
  407430:	ldr	w9, [x22, #36]
  407434:	str	w9, [sp, #584]
  407438:	ldr	x10, [x22, #40]
  40743c:	ldur	x9, [x29, #-40]
  407440:	str	wzr, [sp, #616]
  407444:	str	x10, [sp, #592]
  407448:	cbz	x9, 407454 <ferror@plt+0x4b54>
  40744c:	ldr	w9, [x9, #4]
  407450:	str	w9, [sp, #616]
  407454:	ldur	x9, [x29, #-80]
  407458:	cbz	x9, 407460 <ferror@plt+0x4b60>
  40745c:	ldrb	w9, [x9, #4]
  407460:	strh	w9, [sp, #22]
  407464:	cmp	w8, #0x2
  407468:	mov	w8, #0x10                  	// #16
  40746c:	mov	w9, #0x4                   	// #4
  407470:	add	x23, sp, #0x8
  407474:	csel	x21, x9, x8, eq  // eq = none
  407478:	add	x1, x22, #0x4
  40747c:	csel	w10, w9, w8, eq  // eq = none
  407480:	add	x0, x23, #0x18
  407484:	mov	x2, x21
  407488:	strh	w10, [sp, #290]
  40748c:	strh	w10, [sp, #26]
  407490:	bl	402220 <memcpy@plt>
  407494:	add	x0, x23, #0x120
  407498:	add	x1, x22, #0x14
  40749c:	mov	x2, x21
  4074a0:	bl	402220 <memcpy@plt>
  4074a4:	ldr	w8, [x20, #8]
  4074a8:	str	w8, [sp, #16]
  4074ac:	ldr	x8, [x20]
  4074b0:	ldr	x0, [x8, #16]
  4074b4:	cbz	x0, 4074c8 <ferror@plt+0x4bc8>
  4074b8:	add	x1, sp, #0x8
  4074bc:	bl	407a0c <ferror@plt+0x510c>
  4074c0:	cbz	w0, 407590 <ferror@plt+0x4c90>
  4074c4:	ldr	x8, [x20]
  4074c8:	ldrb	w8, [x8, #24]
  4074cc:	cbz	w8, 407580 <ferror@plt+0x4c80>
  4074d0:	ldr	x0, [x20, #16]
  4074d4:	mov	x8, #0x48                  	// #72
  4074d8:	movk	x8, #0x15, lsl #32
  4074dc:	sub	x9, x29, #0xa0
  4074e0:	movi	v0.2d, #0x0
  4074e4:	movk	x8, #0x5, lsl #48
  4074e8:	stur	q0, [x9, #56]
  4074ec:	stur	q0, [x9, #44]
  4074f0:	stur	q0, [x9, #28]
  4074f4:	stur	q0, [x9, #12]
  4074f8:	stur	x8, [x29, #-160]
  4074fc:	ldr	w10, [x0, #28]
  407500:	ldrh	w8, [sp, #22]
  407504:	add	w10, w10, #0x1
  407508:	str	w10, [x0, #28]
  40750c:	stur	w10, [x29, #-152]
  407510:	ldrb	w10, [x19, #16]
  407514:	sturb	w10, [x29, #-144]
  407518:	ldr	w10, [x20, #8]
  40751c:	sturb	w10, [x29, #-143]
  407520:	ldp	q1, q0, [x22, #16]
  407524:	ldr	q2, [x22]
  407528:	cmp	w10, #0xff
  40752c:	stur	q0, [x9, #56]
  407530:	stur	q1, [x9, #40]
  407534:	stur	q2, [x9, #24]
  407538:	b.ne	407540 <ferror@plt+0x4c40>  // b.any
  40753c:	sturb	w8, [x29, #-141]
  407540:	sub	x1, x29, #0xa0
  407544:	mov	x2, xzr
  407548:	bl	41583c <ferror@plt+0x12f3c>
  40754c:	cbz	w0, 407580 <ferror@plt+0x4c80>
  407550:	bl	402860 <__errno_location@plt>
  407554:	ldr	w8, [x0]
  407558:	mov	w0, wzr
  40755c:	cmp	w8, #0x2
  407560:	b.eq	407590 <ferror@plt+0x4c90>  // b.none
  407564:	cmp	w8, #0x5f
  407568:	b.eq	407590 <ferror@plt+0x4c90>  // b.none
  40756c:	adrp	x0, 419000 <ferror@plt+0x16700>
  407570:	add	x0, x0, #0xc9e
  407574:	bl	402280 <perror@plt>
  407578:	mov	w0, #0xffffffff            	// #-1
  40757c:	b	407590 <ferror@plt+0x4c90>
  407580:	add	x1, sp, #0x8
  407584:	mov	x0, x19
  407588:	bl	407ea0 <ferror@plt+0x55a0>
  40758c:	mov	w0, wzr
  407590:	add	sp, sp, #0x310
  407594:	ldp	x20, x19, [sp, #48]
  407598:	ldp	x22, x21, [sp, #32]
  40759c:	ldp	x28, x23, [sp, #16]
  4075a0:	ldp	x29, x30, [sp], #64
  4075a4:	ret
  4075a8:	sub	sp, sp, #0x70
  4075ac:	stp	x29, x30, [sp, #16]
  4075b0:	stp	x28, x27, [sp, #32]
  4075b4:	stp	x26, x25, [sp, #48]
  4075b8:	stp	x24, x23, [sp, #64]
  4075bc:	stp	x22, x21, [sp, #80]
  4075c0:	stp	x20, x19, [sp, #96]
  4075c4:	ldr	w8, [x0]
  4075c8:	add	x29, sp, #0x10
  4075cc:	cmp	w8, #0xb
  4075d0:	b.hi	407a08 <ferror@plt+0x5108>  // b.pmore
  4075d4:	adrp	x9, 417000 <ferror@plt+0x14700>
  4075d8:	add	x9, x9, #0x324
  4075dc:	adr	x10, 4075f8 <ferror@plt+0x4cf8>
  4075e0:	ldrb	w11, [x9, x8]
  4075e4:	add	x10, x10, x11, lsl #2
  4075e8:	mov	x21, x0
  4075ec:	mov	x19, x1
  4075f0:	mov	w20, wzr
  4075f4:	br	x10
  4075f8:	ldr	x23, [x21, #16]
  4075fc:	cmp	w8, #0x0
  407600:	mov	w8, #0x7                   	// #7
  407604:	cinc	w24, w8, eq  // eq = none
  407608:	cbz	x23, 4078e4 <ferror@plt+0x4fe4>
  40760c:	ldrh	w8, [x23, #6]
  407610:	cmp	w8, #0xa
  407614:	b.ne	4078ec <ferror@plt+0x4fec>  // b.any
  407618:	mov	w8, #0xffffffec            	// #-20
  40761c:	mov	w9, #0x14                  	// #20
  407620:	mov	w10, #0x10                  	// #16
  407624:	mov	x11, x23
  407628:	ldr	x11, [x11, #280]
  40762c:	add	w8, w8, #0x20
  407630:	cmp	x11, #0x0
  407634:	csel	w12, w10, w9, eq  // eq = none
  407638:	cbnz	x11, 407628 <ferror@plt+0x4d28>
  40763c:	b	407910 <ferror@plt+0x5010>
  407640:	str	xzr, [sp, #8]
  407644:	ldr	x0, [x21, #16]
  407648:	add	x1, sp, #0x8
  40764c:	bl	4075a8 <ferror@plt+0x4ca8>
  407650:	cbz	w0, 4079d8 <ferror@plt+0x50d8>
  407654:	add	w20, w0, #0x4
  407658:	mov	w22, w0
  40765c:	sxtw	x0, w20
  407660:	bl	402400 <malloc@plt>
  407664:	cbz	x0, 407a08 <ferror@plt+0x5108>
  407668:	ldr	x23, [sp, #8]
  40766c:	sxtw	x22, w22
  407670:	mov	x2, x22
  407674:	mov	x21, x0
  407678:	mov	x1, x23
  40767c:	bl	402220 <memcpy@plt>
  407680:	mov	x0, x23
  407684:	bl	402650 <free@plt>
  407688:	mov	w8, #0x401                 	// #1025
  40768c:	movk	w8, #0x8, lsl #16
  407690:	str	w8, [x21, x22]
  407694:	str	x21, [x19]
  407698:	b	4079e4 <ferror@plt+0x50e4>
  40769c:	ldr	x20, [x21, #16]
  4076a0:	mov	w0, #0x8                   	// #8
  4076a4:	bl	402400 <malloc@plt>
  4076a8:	str	x0, [x19]
  4076ac:	cbz	x0, 407a08 <ferror@plt+0x5108>
  4076b0:	mov	w8, #0x804                 	// #2052
  4076b4:	b	4078a4 <ferror@plt+0x4fa4>
  4076b8:	ldr	x20, [x21, #16]
  4076bc:	mov	w0, #0xc                   	// #12
  4076c0:	bl	402400 <malloc@plt>
  4076c4:	str	x0, [x19]
  4076c8:	cbz	x0, 407a08 <ferror@plt+0x5108>
  4076cc:	ldr	x8, [x20, #272]
  4076d0:	mov	w9, #0xc0a                 	// #3082
  4076d4:	movk	w9, #0x10, lsl #16
  4076d8:	mov	w20, #0xc                   	// #12
  4076dc:	str	w9, [x0]
  4076e0:	stur	x8, [x0, #4]
  4076e4:	b	4079e4 <ferror@plt+0x50e4>
  4076e8:	stp	xzr, xzr, [sp]
  4076ec:	ldr	x0, [x21, #16]
  4076f0:	add	x1, sp, #0x8
  4076f4:	bl	4075a8 <ferror@plt+0x4ca8>
  4076f8:	ldr	x8, [x21, #8]
  4076fc:	mov	w23, w0
  407700:	mov	x1, sp
  407704:	mov	x0, x8
  407708:	bl	4075a8 <ferror@plt+0x4ca8>
  40770c:	cbz	w23, 40787c <ferror@plt+0x4f7c>
  407710:	mov	w21, w0
  407714:	cbz	w0, 40787c <ferror@plt+0x4f7c>
  407718:	add	w8, w23, w21
  40771c:	add	w20, w8, #0x4
  407720:	sxtw	x0, w20
  407724:	mov	x26, x19
  407728:	bl	402400 <malloc@plt>
  40772c:	cbz	x0, 407a08 <ferror@plt+0x5108>
  407730:	ldr	x24, [sp, #8]
  407734:	sxtw	x23, w23
  407738:	mov	x2, x23
  40773c:	mov	x22, x0
  407740:	mov	x1, x24
  407744:	bl	402220 <memcpy@plt>
  407748:	ldr	x25, [sp]
  40774c:	add	x19, x22, x23
  407750:	add	x0, x19, #0x4
  407754:	sxtw	x2, w21
  407758:	mov	x1, x25
  40775c:	bl	402220 <memcpy@plt>
  407760:	mov	x0, x24
  407764:	bl	402650 <free@plt>
  407768:	mov	x0, x25
  40776c:	bl	402650 <free@plt>
  407770:	add	w8, w21, #0x4
  407774:	mov	w9, #0x401                 	// #1025
  407778:	strh	w9, [x19]
  40777c:	strh	w8, [x19, #2]
  407780:	str	x22, [x26]
  407784:	b	4079e4 <ferror@plt+0x50e4>
  407788:	stp	xzr, xzr, [sp]
  40778c:	ldr	x0, [x21, #16]
  407790:	add	x1, sp, #0x8
  407794:	bl	4075a8 <ferror@plt+0x4ca8>
  407798:	ldr	x8, [x21, #8]
  40779c:	mov	w21, w0
  4077a0:	mov	x1, sp
  4077a4:	mov	x0, x8
  4077a8:	bl	4075a8 <ferror@plt+0x4ca8>
  4077ac:	cbz	w21, 40787c <ferror@plt+0x4f7c>
  4077b0:	mov	w22, w0
  4077b4:	cbz	w0, 40787c <ferror@plt+0x4f7c>
  4077b8:	add	w20, w22, w21
  4077bc:	sxtw	x0, w20
  4077c0:	bl	402400 <malloc@plt>
  4077c4:	cbz	x0, 407a08 <ferror@plt+0x5108>
  4077c8:	ldr	x24, [sp, #8]
  4077cc:	sxtw	x25, w21
  4077d0:	mov	x2, x25
  4077d4:	mov	x23, x0
  4077d8:	mov	x1, x24
  4077dc:	bl	402220 <memcpy@plt>
  4077e0:	ldr	x26, [sp]
  4077e4:	add	x0, x23, x25
  4077e8:	sxtw	x2, w22
  4077ec:	mov	x1, x26
  4077f0:	bl	402220 <memcpy@plt>
  4077f4:	mov	x0, x24
  4077f8:	bl	402650 <free@plt>
  4077fc:	mov	x0, x26
  407800:	bl	402650 <free@plt>
  407804:	cmp	w21, #0x1
  407808:	b.lt	407a08 <ferror@plt+0x5108>  // b.tstop
  40780c:	mov	x8, x23
  407810:	b	407828 <ferror@plt+0x4f28>
  407814:	ldrb	w9, [x8, #1]
  407818:	sub	w21, w21, w9
  40781c:	cmp	w21, #0x0
  407820:	add	x8, x8, x9
  407824:	b.le	4079cc <ferror@plt+0x50cc>
  407828:	ldrh	w9, [x8, #2]
  40782c:	add	w10, w21, #0x4
  407830:	cmp	w10, w9
  407834:	b.ne	407814 <ferror@plt+0x4f14>  // b.any
  407838:	add	w9, w9, w22
  40783c:	strh	w9, [x8, #2]
  407840:	b	407814 <ferror@plt+0x4f14>
  407844:	ldr	x20, [x21, #16]
  407848:	mov	w0, #0x8                   	// #8
  40784c:	bl	402400 <malloc@plt>
  407850:	str	x0, [x19]
  407854:	cbz	x0, 407a08 <ferror@plt+0x5108>
  407858:	mov	w8, #0x805                 	// #2053
  40785c:	b	4078a4 <ferror@plt+0x4fa4>
  407860:	ldr	x20, [x21, #16]
  407864:	mov	w0, #0x8                   	// #8
  407868:	bl	402400 <malloc@plt>
  40786c:	str	x0, [x19]
  407870:	cbz	x0, 407a08 <ferror@plt+0x5108>
  407874:	mov	w8, #0x803                 	// #2051
  407878:	b	4078a4 <ferror@plt+0x4fa4>
  40787c:	ldr	x0, [sp, #8]
  407880:	bl	402650 <free@plt>
  407884:	ldr	x0, [sp]
  407888:	b	4079dc <ferror@plt+0x50dc>
  40788c:	ldr	x20, [x21, #16]
  407890:	mov	w0, #0x8                   	// #8
  407894:	bl	402400 <malloc@plt>
  407898:	str	x0, [x19]
  40789c:	cbz	x0, 407a08 <ferror@plt+0x5108>
  4078a0:	mov	w8, #0x802                 	// #2050
  4078a4:	movk	w8, #0xc, lsl #16
  4078a8:	str	w8, [x0]
  4078ac:	ldr	w8, [x20, #264]
  4078b0:	strh	wzr, [x0, #4]
  4078b4:	mov	w20, #0x8                   	// #8
  4078b8:	strh	w8, [x0, #6]
  4078bc:	b	4079e4 <ferror@plt+0x50e4>
  4078c0:	mov	w0, #0x4                   	// #4
  4078c4:	bl	402400 <malloc@plt>
  4078c8:	str	x0, [x19]
  4078cc:	cbz	x0, 407a08 <ferror@plt+0x5108>
  4078d0:	mov	w8, #0x406                 	// #1030
  4078d4:	movk	w8, #0x8, lsl #16
  4078d8:	str	w8, [x0]
  4078dc:	mov	w20, #0x4                   	// #4
  4078e0:	b	4079e4 <ferror@plt+0x50e4>
  4078e4:	mov	x21, xzr
  4078e8:	b	407918 <ferror@plt+0x5018>
  4078ec:	mov	w8, #0xffffffec            	// #-20
  4078f0:	mov	w9, #0x14                  	// #20
  4078f4:	mov	w10, #0x10                  	// #16
  4078f8:	mov	x11, x23
  4078fc:	ldr	x11, [x11, #280]
  407900:	add	w8, w8, #0x14
  407904:	cmp	x11, #0x0
  407908:	csel	w12, w10, w9, eq  // eq = none
  40790c:	cbnz	x11, 4078fc <ferror@plt+0x4ffc>
  407910:	add	w8, w12, w8
  407914:	sxtw	x21, w8
  407918:	mov	x0, x21
  40791c:	bl	402400 <malloc@plt>
  407920:	cbz	x0, 407a08 <ferror@plt+0x5108>
  407924:	mov	x20, x0
  407928:	str	x0, [x19]
  40792c:	cbz	x23, 4079c0 <ferror@plt+0x50c0>
  407930:	add	x22, x23, #0x8
  407934:	mov	w25, #0x4                   	// #4
  407938:	mov	w26, #0x10                  	// #16
  40793c:	mov	x28, x23
  407940:	ldrh	w8, [x23, #6]
  407944:	strb	w24, [x20]
  407948:	add	x0, x20, #0xc
  40794c:	mov	x1, x22
  407950:	cmp	w8, #0xa
  407954:	csel	w2, w26, w25, eq  // eq = none
  407958:	add	w27, w2, #0xc
  40795c:	add	w8, w2, #0x10
  407960:	strb	w27, [x20, #1]
  407964:	strh	w8, [x20, #2]
  407968:	ldrb	w8, [x23, #6]
  40796c:	strb	w8, [x20, #4]
  407970:	ldr	w8, [x23, #264]
  407974:	str	w8, [x20, #8]
  407978:	ldrb	w8, [x23, #4]
  40797c:	strb	w8, [x20, #5]
  407980:	bl	402220 <memcpy@plt>
  407984:	ldr	x8, [x28, #280]
  407988:	add	x20, x20, x27
  40798c:	cbz	x8, 4079b4 <ferror@plt+0x50b4>
  407990:	ldr	w8, [x19]
  407994:	sub	w9, w21, w20
  407998:	add	w8, w9, w8
  40799c:	mov	w9, #0x401                 	// #1025
  4079a0:	strh	w9, [x20]
  4079a4:	strh	w8, [x20, #2]
  4079a8:	ldr	x28, [x28, #280]
  4079ac:	add	x20, x20, #0x4
  4079b0:	cbnz	x28, 407940 <ferror@plt+0x5040>
  4079b4:	ldr	x8, [x19]
  4079b8:	sub	w20, w20, w8
  4079bc:	b	4079e4 <ferror@plt+0x50e4>
  4079c0:	mov	x8, x20
  4079c4:	sub	w20, w20, w8
  4079c8:	b	4079e4 <ferror@plt+0x50e4>
  4079cc:	tbnz	w21, #31, 407a08 <ferror@plt+0x5108>
  4079d0:	str	x23, [x19]
  4079d4:	b	4079e4 <ferror@plt+0x50e4>
  4079d8:	ldr	x0, [sp, #8]
  4079dc:	bl	402650 <free@plt>
  4079e0:	mov	w20, wzr
  4079e4:	mov	w0, w20
  4079e8:	ldp	x20, x19, [sp, #96]
  4079ec:	ldp	x22, x21, [sp, #80]
  4079f0:	ldp	x24, x23, [sp, #64]
  4079f4:	ldp	x26, x25, [sp, #48]
  4079f8:	ldp	x28, x27, [sp, #32]
  4079fc:	ldp	x29, x30, [sp, #16]
  407a00:	add	sp, sp, #0x70
  407a04:	ret
  407a08:	bl	402580 <abort@plt>
  407a0c:	sub	sp, sp, #0x150
  407a10:	stp	x29, x30, [sp, #272]
  407a14:	stp	x22, x21, [sp, #304]
  407a18:	stp	x20, x19, [sp, #320]
  407a1c:	ldr	w8, [x0]
  407a20:	str	x28, [sp, #288]
  407a24:	add	x29, sp, #0x110
  407a28:	cmp	w8, #0xb
  407a2c:	b.hi	407e9c <ferror@plt+0x559c>  // b.pmore
  407a30:	adrp	x9, 417000 <ferror@plt+0x14700>
  407a34:	add	x9, x9, #0x330
  407a38:	adr	x10, 407a50 <ferror@plt+0x5150>
  407a3c:	ldrb	w11, [x9, x8]
  407a40:	add	x10, x10, x11, lsl #2
  407a44:	mov	x20, x0
  407a48:	mov	x19, x1
  407a4c:	br	x10
  407a50:	ldr	x20, [x20, #16]
  407a54:	ldrh	w8, [x20, #6]
  407a58:	cmp	w8, #0x1
  407a5c:	b.ne	407bcc <ferror@plt+0x52cc>  // b.any
  407a60:	ldr	x0, [x20, #8]
  407a64:	cbz	x0, 407d54 <ferror@plt+0x5454>
  407a68:	ldr	x8, [x19, #288]
  407a6c:	b	407b24 <ferror@plt+0x5224>
  407a70:	ldr	x8, [x20, #16]
  407a74:	ldr	w9, [x19, #608]
  407a78:	ldr	w10, [x8, #276]
  407a7c:	ldr	w8, [x8, #272]
  407a80:	and	w9, w10, w9
  407a84:	b	407bc0 <ferror@plt+0x52c0>
  407a88:	ldr	x0, [x20, #16]
  407a8c:	mov	x1, x19
  407a90:	bl	407a0c <ferror@plt+0x510c>
  407a94:	cmp	w0, #0x0
  407a98:	b	407bc4 <ferror@plt+0x52c4>
  407a9c:	ldr	x0, [x20, #16]
  407aa0:	mov	x1, x19
  407aa4:	bl	407a0c <ferror@plt+0x510c>
  407aa8:	cbnz	w0, 407d54 <ferror@plt+0x5454>
  407aac:	b	407b54 <ferror@plt+0x5254>
  407ab0:	ldrh	w8, [x19, #22]
  407ab4:	cmp	w8, #0x11
  407ab8:	b.eq	407d5c <ferror@plt+0x545c>  // b.none
  407abc:	cmp	w8, #0x10
  407ac0:	b.eq	407d6c <ferror@plt+0x546c>  // b.none
  407ac4:	cmp	w8, #0x1
  407ac8:	b.ne	407d78 <ferror@plt+0x5478>  // b.any
  407acc:	ldr	x19, [x19, #24]
  407ad0:	cbz	x19, 407d54 <ferror@plt+0x5454>
  407ad4:	ldrb	w8, [x19]
  407ad8:	cmp	w8, #0x40
  407adc:	b.ne	407d64 <ferror@plt+0x5464>  // b.any
  407ae0:	mov	x0, x19
  407ae4:	bl	402250 <strlen@plt>
  407ae8:	cmp	x0, #0x6
  407aec:	b.ne	407d64 <ferror@plt+0x5464>  // b.any
  407af0:	adrp	x1, 419000 <ferror@plt+0x16700>
  407af4:	add	x0, x19, #0x1
  407af8:	add	x1, x1, #0xcb3
  407afc:	bl	402690 <strspn@plt>
  407b00:	cmp	x0, #0x5
  407b04:	b	407bc4 <ferror@plt+0x52c4>
  407b08:	ldr	x20, [x20, #16]
  407b0c:	ldrh	w8, [x20, #6]
  407b10:	cmp	w8, #0x1
  407b14:	b.ne	407c90 <ferror@plt+0x5390>  // b.any
  407b18:	ldr	x0, [x20, #8]
  407b1c:	cbz	x0, 407d54 <ferror@plt+0x5454>
  407b20:	ldr	x8, [x19, #24]
  407b24:	adrp	x9, 419000 <ferror@plt+0x16700>
  407b28:	add	x9, x9, #0xd3b
  407b2c:	cmp	x8, #0x0
  407b30:	csel	x1, x9, x8, eq  // eq = none
  407b34:	mov	w2, wzr
  407b38:	bl	4026d0 <fnmatch@plt>
  407b3c:	cmp	w0, #0x0
  407b40:	b	407bc4 <ferror@plt+0x52c4>
  407b44:	ldr	x0, [x20, #16]
  407b48:	mov	x1, x19
  407b4c:	bl	407a0c <ferror@plt+0x510c>
  407b50:	cbz	w0, 407e84 <ferror@plt+0x5584>
  407b54:	ldr	x0, [x20, #8]
  407b58:	mov	x1, x19
  407b5c:	bl	407a0c <ferror@plt+0x510c>
  407b60:	cmp	w0, #0x0
  407b64:	cset	w0, ne  // ne = any
  407b68:	b	407e84 <ferror@plt+0x5584>
  407b6c:	ldr	x8, [x20, #16]
  407b70:	ldr	w9, [x19, #544]
  407b74:	b	407b80 <ferror@plt+0x5280>
  407b78:	ldr	x8, [x20, #16]
  407b7c:	ldr	w9, [x19, #548]
  407b80:	ldr	w8, [x8, #264]
  407b84:	cmp	w9, w8
  407b88:	cset	w0, ge  // ge = tcont
  407b8c:	b	407e84 <ferror@plt+0x5584>
  407b90:	ldr	x8, [x20, #16]
  407b94:	ldr	w9, [x19, #548]
  407b98:	b	407ba4 <ferror@plt+0x52a4>
  407b9c:	ldr	x8, [x20, #16]
  407ba0:	ldr	w9, [x19, #544]
  407ba4:	ldr	w8, [x8, #264]
  407ba8:	cmp	w9, w8
  407bac:	cset	w0, le
  407bb0:	b	407e84 <ferror@plt+0x5584>
  407bb4:	ldr	x8, [x20, #16]
  407bb8:	ldr	w9, [x19, #576]
  407bbc:	ldr	w8, [x8, #268]
  407bc0:	cmp	w9, w8
  407bc4:	cset	w0, eq  // eq = none
  407bc8:	b	407e84 <ferror@plt+0x5584>
  407bcc:	ldr	w8, [x20, #264]
  407bd0:	cmn	w8, #0x1
  407bd4:	b.eq	407be4 <ferror@plt+0x52e4>  // b.none
  407bd8:	ldr	w9, [x19, #548]
  407bdc:	cmp	w8, w9
  407be0:	b.ne	407d64 <ferror@plt+0x5464>  // b.any
  407be4:	ldrsh	w22, [x20, #4]
  407be8:	cbz	w22, 407d54 <ferror@plt+0x5454>
  407bec:	add	x21, x19, #0x118
  407bf0:	mov	x0, x21
  407bf4:	mov	x1, x20
  407bf8:	mov	w2, w22
  407bfc:	bl	40ea20 <ferror@plt+0xc120>
  407c00:	cbz	w0, 407d54 <ferror@plt+0x5454>
  407c04:	ldrh	w8, [x20, #6]
  407c08:	cmp	w8, #0x2
  407c0c:	b.ne	407c64 <ferror@plt+0x5364>  // b.any
  407c10:	ldrh	w8, [x19, #286]
  407c14:	cmp	w8, #0xa
  407c18:	b.ne	407c64 <ferror@plt+0x5364>  // b.any
  407c1c:	ldr	w8, [x19, #288]
  407c20:	cbnz	w8, 407c64 <ferror@plt+0x5364>
  407c24:	ldr	w8, [x19, #292]
  407c28:	cbnz	w8, 407c64 <ferror@plt+0x5364>
  407c2c:	ldr	w8, [x19, #296]
  407c30:	cmn	w8, #0x10, lsl #12
  407c34:	b.ne	407c64 <ferror@plt+0x5364>  // b.any
  407c38:	add	x0, sp, #0x8
  407c3c:	mov	w2, #0x108                 	// #264
  407c40:	mov	x1, x21
  407c44:	bl	402220 <memcpy@plt>
  407c48:	ldr	w8, [x19, #300]
  407c4c:	add	x0, sp, #0x8
  407c50:	mov	x1, x20
  407c54:	mov	w2, w22
  407c58:	str	w8, [sp, #16]
  407c5c:	bl	40ea20 <ferror@plt+0xc120>
  407c60:	cbz	w0, 407d54 <ferror@plt+0x5454>
  407c64:	ldr	x20, [x20, #280]
  407c68:	cbz	x20, 407d64 <ferror@plt+0x5464>
  407c6c:	ldrsh	w22, [x20, #4]
  407c70:	mov	x0, x21
  407c74:	mov	x1, x20
  407c78:	mov	w2, w22
  407c7c:	bl	40ea20 <ferror@plt+0xc120>
  407c80:	mov	w8, w0
  407c84:	mov	w0, #0x1                   	// #1
  407c88:	cbnz	w8, 407c04 <ferror@plt+0x5304>
  407c8c:	b	407e84 <ferror@plt+0x5584>
  407c90:	ldr	w8, [x20, #264]
  407c94:	cmn	w8, #0x1
  407c98:	b.eq	407ca8 <ferror@plt+0x53a8>  // b.none
  407c9c:	ldr	w9, [x19, #544]
  407ca0:	cmp	w8, w9
  407ca4:	b.ne	407d64 <ferror@plt+0x5464>  // b.any
  407ca8:	ldrsh	w22, [x20, #4]
  407cac:	cbz	w22, 407d54 <ferror@plt+0x5454>
  407cb0:	add	x21, x19, #0x10
  407cb4:	mov	x0, x21
  407cb8:	mov	x1, x20
  407cbc:	mov	w2, w22
  407cc0:	bl	40ea20 <ferror@plt+0xc120>
  407cc4:	cbz	w0, 407d54 <ferror@plt+0x5454>
  407cc8:	ldrh	w8, [x20, #6]
  407ccc:	cmp	w8, #0x2
  407cd0:	b.ne	407d28 <ferror@plt+0x5428>  // b.any
  407cd4:	ldrh	w8, [x19, #22]
  407cd8:	cmp	w8, #0xa
  407cdc:	b.ne	407d28 <ferror@plt+0x5428>  // b.any
  407ce0:	ldr	w8, [x19, #24]
  407ce4:	cbnz	w8, 407d28 <ferror@plt+0x5428>
  407ce8:	ldr	w8, [x19, #28]
  407cec:	cbnz	w8, 407d28 <ferror@plt+0x5428>
  407cf0:	ldr	w8, [x19, #32]
  407cf4:	cmn	w8, #0x10, lsl #12
  407cf8:	b.ne	407d28 <ferror@plt+0x5428>  // b.any
  407cfc:	add	x0, sp, #0x8
  407d00:	mov	w2, #0x108                 	// #264
  407d04:	mov	x1, x21
  407d08:	bl	402220 <memcpy@plt>
  407d0c:	ldr	w8, [x19, #36]
  407d10:	add	x0, sp, #0x8
  407d14:	mov	x1, x20
  407d18:	mov	w2, w22
  407d1c:	str	w8, [sp, #16]
  407d20:	bl	40ea20 <ferror@plt+0xc120>
  407d24:	cbz	w0, 407d54 <ferror@plt+0x5454>
  407d28:	ldr	x20, [x20, #280]
  407d2c:	cbz	x20, 407d64 <ferror@plt+0x5464>
  407d30:	ldrsh	w22, [x20, #4]
  407d34:	mov	x0, x21
  407d38:	mov	x1, x20
  407d3c:	mov	w2, w22
  407d40:	bl	40ea20 <ferror@plt+0xc120>
  407d44:	mov	w8, w0
  407d48:	mov	w0, #0x1                   	// #1
  407d4c:	cbnz	w8, 407cc8 <ferror@plt+0x53c8>
  407d50:	b	407e84 <ferror@plt+0x5584>
  407d54:	mov	w0, #0x1                   	// #1
  407d58:	b	407e84 <ferror@plt+0x5584>
  407d5c:	ldr	w8, [x19, #544]
  407d60:	cbz	w8, 407e44 <ferror@plt+0x5544>
  407d64:	mov	w0, wzr
  407d68:	b	407e84 <ferror@plt+0x5584>
  407d6c:	ldr	w8, [x19, #544]
  407d70:	lsr	w0, w8, #31
  407d74:	b	407e84 <ferror@plt+0x5584>
  407d78:	ldr	w21, [x19, #544]
  407d7c:	cmp	w8, #0x28
  407d80:	b.ne	407d90 <ferror@plt+0x5490>  // b.any
  407d84:	cmp	w21, #0x3ff
  407d88:	cset	w0, gt
  407d8c:	b	407e84 <ferror@plt+0x5584>
  407d90:	adrp	x22, 432000 <stdin@@GLIBC_2.17+0x1238>
  407d94:	ldr	w8, [x22, #3612]
  407d98:	cbnz	w8, 407e68 <ferror@plt+0x5568>
  407d9c:	adrp	x0, 419000 <ferror@plt+0x16700>
  407da0:	add	x0, x0, #0xcc4
  407da4:	bl	402870 <getenv@plt>
  407da8:	mov	x19, x0
  407dac:	cbnz	x0, 407dec <ferror@plt+0x54ec>
  407db0:	adrp	x0, 418000 <ferror@plt+0x15700>
  407db4:	add	x0, x0, #0xded
  407db8:	add	x19, sp, #0x8
  407dbc:	bl	402870 <getenv@plt>
  407dc0:	adrp	x8, 419000 <ferror@plt+0x16700>
  407dc4:	add	x8, x8, #0xb3d
  407dc8:	cmp	x0, #0x0
  407dcc:	adrp	x2, 41a000 <ferror@plt+0x17700>
  407dd0:	adrp	x4, 419000 <ferror@plt+0x16700>
  407dd4:	csel	x3, x8, x0, eq  // eq = none
  407dd8:	add	x2, x2, #0xe9e
  407ddc:	add	x4, x4, #0xcdd
  407de0:	add	x0, sp, #0x8
  407de4:	mov	w1, #0x7f                  	// #127
  407de8:	bl	4023a0 <snprintf@plt>
  407dec:	adrp	x1, 41b000 <ferror@plt+0x18700>
  407df0:	add	x1, x1, #0x93e
  407df4:	mov	x0, x19
  407df8:	bl	402720 <fopen64@plt>
  407dfc:	cbz	x0, 407e50 <ferror@plt+0x5550>
  407e00:	adrp	x20, 432000 <stdin@@GLIBC_2.17+0x1238>
  407e04:	add	x20, x20, #0xe1c
  407e08:	adrp	x1, 419000 <ferror@plt+0x16700>
  407e0c:	add	x3, x20, #0x4
  407e10:	add	x1, x1, #0xcfe
  407e14:	mov	x2, x20
  407e18:	mov	x19, x0
  407e1c:	bl	402430 <__isoc99_fscanf@plt>
  407e20:	cmp	w0, #0x1
  407e24:	b.gt	407e34 <ferror@plt+0x5534>
  407e28:	mov	x8, #0x400                 	// #1024
  407e2c:	movk	x8, #0x1387, lsl #32
  407e30:	str	x8, [x20]
  407e34:	mov	x0, x19
  407e38:	bl	4023e0 <fclose@plt>
  407e3c:	ldr	w8, [x22, #3612]
  407e40:	b	407e68 <ferror@plt+0x5568>
  407e44:	ldr	w8, [x19, #24]
  407e48:	cmp	w8, #0x0
  407e4c:	b	407bc4 <ferror@plt+0x52c4>
  407e50:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  407e54:	mov	x9, #0x400                 	// #1024
  407e58:	add	x8, x8, #0xe1c
  407e5c:	movk	x9, #0x1387, lsl #32
  407e60:	str	x9, [x8]
  407e64:	mov	w8, #0x400                 	// #1024
  407e68:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  407e6c:	ldr	w9, [x9, #3616]
  407e70:	cmp	w8, w21
  407e74:	cset	w8, le
  407e78:	cmp	w9, w21
  407e7c:	cset	w9, ge  // ge = tcont
  407e80:	and	w0, w8, w9
  407e84:	ldp	x20, x19, [sp, #320]
  407e88:	ldp	x22, x21, [sp, #304]
  407e8c:	ldr	x28, [sp, #288]
  407e90:	ldp	x29, x30, [sp, #272]
  407e94:	add	sp, sp, #0x150
  407e98:	ret
  407e9c:	bl	402580 <abort@plt>
  407ea0:	sub	sp, sp, #0xe0
  407ea4:	stp	x29, x30, [sp, #160]
  407ea8:	str	x23, [sp, #176]
  407eac:	stp	x22, x21, [sp, #192]
  407eb0:	stp	x20, x19, [sp, #208]
  407eb4:	mov	x2, x0
  407eb8:	ldr	w8, [x2], #88
  407ebc:	mov	x19, x1
  407ec0:	mov	x20, x0
  407ec4:	mov	x0, sp
  407ec8:	sub	w3, w8, #0x58
  407ecc:	mov	w1, #0x13                  	// #19
  407ed0:	add	x29, sp, #0xa0
  407ed4:	bl	416c44 <ferror@plt+0x14344>
  407ed8:	ldr	x8, [sp, #80]
  407edc:	cbz	x8, 407ee8 <ferror@plt+0x55e8>
  407ee0:	ldrb	w8, [x8, #4]
  407ee4:	str	w8, [x19, #8]
  407ee8:	ldrh	w8, [x19, #22]
  407eec:	cmp	w8, #0xa
  407ef0:	b.ne	407f04 <ferror@plt+0x5604>  // b.any
  407ef4:	ldr	x8, [sp, #88]
  407ef8:	cbz	x8, 407f04 <ferror@plt+0x5604>
  407efc:	ldrb	w21, [x8, #4]
  407f00:	b	407f08 <ferror@plt+0x5608>
  407f04:	mov	w21, wzr
  407f08:	cmp	w21, #0x0
  407f0c:	mov	x0, x19
  407f10:	cset	w22, ne  // ne = any
  407f14:	bl	408e68 <ferror@plt+0x6568>
  407f18:	ldr	w1, [x19, #544]
  407f1c:	ldr	w2, [x19, #576]
  407f20:	add	x0, x19, #0x10
  407f24:	mov	w3, w22
  407f28:	bl	409150 <ferror@plt+0x6850>
  407f2c:	ldr	w1, [x19, #548]
  407f30:	add	x0, x19, #0x118
  407f34:	mov	w2, wzr
  407f38:	mov	w3, w22
  407f3c:	bl	409150 <ferror@plt+0x6850>
  407f40:	mov	x0, x19
  407f44:	bl	4094e8 <ferror@plt+0x6be8>
  407f48:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  407f4c:	ldrb	w8, [x8, #3552]
  407f50:	cmp	w8, #0x1
  407f54:	b.ne	407fd0 <ferror@plt+0x56d0>  // b.any
  407f58:	ldr	w9, [x19, #8]
  407f5c:	ldrb	w8, [x20, #18]
  407f60:	ldr	w0, [x20, #68]
  407f64:	ldrb	w22, [x20, #19]
  407f68:	cmp	w9, #0x84
  407f6c:	b.ne	407f94 <ferror@plt+0x5694>  // b.any
  407f70:	cbz	w8, 407fd0 <ferror@plt+0x56d0>
  407f74:	bl	40990c <ferror@plt+0x700c>
  407f78:	adrp	x0, 419000 <ferror@plt+0x16700>
  407f7c:	adrp	x1, 432000 <stdin@@GLIBC_2.17+0x1238>
  407f80:	add	x0, x0, #0xec1
  407f84:	add	x1, x1, #0xe80
  407f88:	mov	w2, w22
  407f8c:	bl	40816c <ferror@plt+0x586c>
  407f90:	b	407fd0 <ferror@plt+0x56d0>
  407f94:	cbz	w8, 407fd0 <ferror@plt+0x56d0>
  407f98:	cmp	w8, #0x5
  407f9c:	mov	w9, #0x5                   	// #5
  407fa0:	csel	w8, w8, w9, cc  // cc = lo, ul, last
  407fa4:	adrp	x9, 418000 <ferror@plt+0x15700>
  407fa8:	add	x9, x9, #0xa30
  407fac:	ldr	x23, [x9, w8, uxtw #3]
  407fb0:	bl	40990c <ferror@plt+0x700c>
  407fb4:	adrp	x0, 419000 <ferror@plt+0x16700>
  407fb8:	adrp	x2, 432000 <stdin@@GLIBC_2.17+0x1238>
  407fbc:	add	x0, x0, #0xf08
  407fc0:	add	x2, x2, #0xe80
  407fc4:	mov	x1, x23
  407fc8:	mov	w3, w22
  407fcc:	bl	40816c <ferror@plt+0x586c>
  407fd0:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  407fd4:	ldr	w8, [x8, #1608]
  407fd8:	cbz	w8, 40807c <ferror@plt+0x577c>
  407fdc:	ldr	w1, [x19, #568]
  407fe0:	cbz	w1, 407ff0 <ferror@plt+0x56f0>
  407fe4:	adrp	x0, 419000 <ferror@plt+0x16700>
  407fe8:	add	x0, x0, #0xf1a
  407fec:	bl	40816c <ferror@plt+0x586c>
  407ff0:	ldr	w1, [x19, #564]
  407ff4:	adrp	x0, 419000 <ferror@plt+0x16700>
  407ff8:	add	x0, x0, #0xf22
  407ffc:	bl	40816c <ferror@plt+0x586c>
  408000:	ldr	x1, [x19, #584]
  408004:	adrp	x0, 419000 <ferror@plt+0x16700>
  408008:	add	x0, x0, #0xf2a
  40800c:	bl	40816c <ferror@plt+0x586c>
  408010:	ldr	w1, [x19, #608]
  408014:	cbz	w1, 408024 <ferror@plt+0x5724>
  408018:	adrp	x0, 419000 <ferror@plt+0x16700>
  40801c:	add	x0, x0, #0xf33
  408020:	bl	40816c <ferror@plt+0x586c>
  408024:	ldrh	w8, [x19, #22]
  408028:	cmp	w8, #0xa
  40802c:	b.ne	408048 <ferror@plt+0x5748>  // b.any
  408030:	ldr	x8, [sp, #88]
  408034:	cbz	x8, 408048 <ferror@plt+0x5748>
  408038:	adrp	x0, 419000 <ferror@plt+0x16700>
  40803c:	add	x0, x0, #0xd04
  408040:	mov	w1, w21
  408044:	bl	40816c <ferror@plt+0x586c>
  408048:	ldr	x8, [sp, #64]
  40804c:	cbz	x8, 40807c <ferror@plt+0x577c>
  408050:	ldrb	w8, [x8, #4]
  408054:	mov	w9, #0x2d                  	// #45
  408058:	mov	w10, #0x3c                  	// #60
  40805c:	adrp	x0, 419000 <ferror@plt+0x16700>
  408060:	tst	w8, #0x1
  408064:	csel	w1, w10, w9, eq  // eq = none
  408068:	tst	w8, #0x2
  40806c:	mov	w8, #0x3e                  	// #62
  408070:	csel	w2, w8, w9, eq  // eq = none
  408074:	add	x0, x0, #0xd0f
  408078:	bl	40816c <ferror@plt+0x586c>
  40807c:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  408080:	ldrb	w8, [x8, #3576]
  408084:	cmp	w8, #0x1
  408088:	b.ne	4080d4 <ferror@plt+0x57d4>  // b.any
  40808c:	ldr	x8, [sp, #40]
  408090:	cbz	x8, 4080a4 <ferror@plt+0x57a4>
  408094:	ldrb	w1, [x8, #4]
  408098:	adrp	x0, 419000 <ferror@plt+0x16700>
  40809c:	add	x0, x0, #0xd16
  4080a0:	bl	40816c <ferror@plt+0x586c>
  4080a4:	ldr	x8, [sp, #48]
  4080a8:	cbz	x8, 4080bc <ferror@plt+0x57bc>
  4080ac:	ldrb	w1, [x8, #4]
  4080b0:	adrp	x0, 419000 <ferror@plt+0x16700>
  4080b4:	add	x0, x0, #0xd1f
  4080b8:	bl	40816c <ferror@plt+0x586c>
  4080bc:	ldr	x8, [sp, #136]
  4080c0:	cbz	x8, 4080d4 <ferror@plt+0x57d4>
  4080c4:	ldr	w1, [x8, #4]
  4080c8:	adrp	x0, 419000 <ferror@plt+0x16700>
  4080cc:	add	x0, x0, #0xd2b
  4080d0:	bl	40816c <ferror@plt+0x586c>
  4080d4:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4080d8:	ldrb	w8, [x8, #3556]
  4080dc:	tbz	w8, #0, 408104 <ferror@plt+0x5804>
  4080e0:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  4080e4:	ldr	w8, [x8, #1612]
  4080e8:	cbz	w8, 408124 <ferror@plt+0x5824>
  4080ec:	ldr	w8, [x19, #8]
  4080f0:	cmp	w8, #0x84
  4080f4:	b.ne	40813c <ferror@plt+0x583c>  // b.any
  4080f8:	mov	x0, sp
  4080fc:	bl	40836c <ferror@plt+0x5a6c>
  408100:	b	408148 <ferror@plt+0x5848>
  408104:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  408108:	ldrb	w8, [x8, #3560]
  40810c:	cmp	w8, #0x1
  408110:	b.ne	408148 <ferror@plt+0x5848>  // b.any
  408114:	ldr	w8, [x19, #8]
  408118:	cmp	w8, #0x11
  40811c:	b.ne	4080e0 <ferror@plt+0x57e0>  // b.any
  408120:	b	408148 <ferror@plt+0x5848>
  408124:	adrp	x0, 419000 <ferror@plt+0x16700>
  408128:	add	x0, x0, #0xd39
  40812c:	bl	40816c <ferror@plt+0x586c>
  408130:	ldr	w8, [x19, #8]
  408134:	cmp	w8, #0x84
  408138:	b.eq	4080f8 <ferror@plt+0x57f8>  // b.none
  40813c:	ldrb	w0, [x20, #17]
  408140:	mov	x1, sp
  408144:	bl	40878c <ferror@plt+0x5e8c>
  408148:	ldr	w8, [x19, #564]
  40814c:	ldp	x20, x19, [sp, #208]
  408150:	ldp	x22, x21, [sp, #192]
  408154:	ldr	x23, [sp, #176]
  408158:	ldp	x29, x30, [sp, #160]
  40815c:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  408160:	str	w8, [x9, #3620]
  408164:	add	sp, sp, #0xe0
  408168:	ret
  40816c:	sub	sp, sp, #0x170
  408170:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  408174:	ldr	x8, [x8, #904]
  408178:	stp	x29, x30, [sp, #272]
  40817c:	stp	x28, x27, [sp, #288]
  408180:	stp	x26, x25, [sp, #304]
  408184:	stp	x24, x23, [sp, #320]
  408188:	stp	x22, x21, [sp, #336]
  40818c:	stp	x20, x19, [sp, #352]
  408190:	stp	x1, x2, [sp, #136]
  408194:	stp	x3, x4, [sp, #152]
  408198:	stp	x5, x6, [sp, #168]
  40819c:	str	x7, [sp, #184]
  4081a0:	stp	q0, q1, [sp]
  4081a4:	stp	q2, q3, [sp, #32]
  4081a8:	stp	q4, q5, [sp, #64]
  4081ac:	stp	q6, q7, [sp, #96]
  4081b0:	ldr	w8, [x8, #24]
  4081b4:	add	x29, sp, #0x110
  4081b8:	cbnz	w8, 408348 <ferror@plt+0x5a48>
  4081bc:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4081c0:	ldr	x8, [x8, #3656]
  4081c4:	adrp	x22, 432000 <stdin@@GLIBC_2.17+0x1238>
  4081c8:	mov	x19, x0
  4081cc:	add	x22, x22, #0xe28
  4081d0:	cbz	x8, 4081e0 <ferror@plt+0x58e0>
  4081d4:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4081d8:	ldr	x20, [x8, #3648]
  4081dc:	b	408210 <ferror@plt+0x5910>
  4081e0:	mov	w0, #0x100000              	// #1048576
  4081e4:	bl	402400 <malloc@plt>
  4081e8:	cbz	x0, 408368 <ferror@plt+0x5a68>
  4081ec:	ldr	w8, [x22]
  4081f0:	add	x20, x0, #0x10
  4081f4:	add	x9, x0, #0x12
  4081f8:	stp	x0, x0, [x22, #32]
  4081fc:	add	w8, w8, #0x1
  408200:	strh	wzr, [x0, #16]
  408204:	stp	xzr, x9, [x0]
  408208:	str	w8, [x22]
  40820c:	str	x20, [x22, #24]
  408210:	mov	x8, sp
  408214:	add	x9, sp, #0x88
  408218:	adrp	x25, 432000 <stdin@@GLIBC_2.17+0x1238>
  40821c:	add	x25, x25, #0xe40
  408220:	add	x26, x8, #0x80
  408224:	add	x27, x9, #0x38
  408228:	mov	w28, #0xffff0               	// #1048560
  40822c:	mov	x9, #0xffffffffffffffc8    	// #-56
  408230:	movk	x9, #0xff80, lsl #32
  408234:	ldrh	w8, [x20]
  408238:	stp	x26, x9, [x29, #-24]
  40823c:	ldr	x9, [x25, #16]
  408240:	add	x10, x29, #0x60
  408244:	stp	x10, x27, [x29, #-40]
  408248:	add	x8, x20, x8
  40824c:	ldr	w10, [x9, #8]
  408250:	ldur	q0, [x29, #-40]
  408254:	ldur	q1, [x29, #-24]
  408258:	add	x0, x8, #0x2
  40825c:	sub	w8, w9, w10
  408260:	add	w8, w8, #0x100, lsl #12
  408264:	sxtw	x1, w8
  408268:	sub	x3, x29, #0x50
  40826c:	mov	x2, x19
  408270:	stp	q0, q1, [x29, #-80]
  408274:	bl	4027f0 <vsnprintf@plt>
  408278:	ldr	x23, [x25, #16]
  40827c:	ldr	x21, [x25]
  408280:	ldr	x8, [x23, #8]
  408284:	add	x12, x23, #0x10
  408288:	sub	w9, w12, w8
  40828c:	add	w9, w9, w28
  408290:	cmp	w9, w0
  408294:	cset	w10, gt
  408298:	cmn	w0, #0x1
  40829c:	cset	w11, ne  // ne = any
  4082a0:	cmp	x21, x12
  4082a4:	b.eq	40831c <ferror@plt+0x5a1c>  // b.none
  4082a8:	and	w10, w11, w10
  4082ac:	cbnz	w10, 40831c <ferror@plt+0x5a1c>
  4082b0:	mov	w0, #0x100000              	// #1048576
  4082b4:	bl	402400 <malloc@plt>
  4082b8:	cbz	x0, 408368 <ferror@plt+0x5a68>
  4082bc:	ldr	w9, [x22]
  4082c0:	add	x8, x0, #0x12
  4082c4:	add	x20, x0, #0x10
  4082c8:	stp	xzr, x8, [x0]
  4082cc:	add	w8, w9, #0x1
  4082d0:	str	x0, [x22, #40]
  4082d4:	strh	wzr, [x0, #16]
  4082d8:	str	x20, [x22, #24]
  4082dc:	str	w8, [x22]
  4082e0:	str	x0, [x23]
  4082e4:	ldrh	w24, [x21]
  4082e8:	mov	x0, x20
  4082ec:	mov	x1, x21
  4082f0:	add	x2, x24, #0x2
  4082f4:	bl	402220 <memcpy@plt>
  4082f8:	ldr	x8, [x23]
  4082fc:	ldr	x9, [x8, #8]
  408300:	add	x9, x9, x24
  408304:	str	x9, [x8, #8]
  408308:	ldr	x8, [x23, #8]
  40830c:	sub	x8, x8, x24
  408310:	sub	x8, x8, #0x2
  408314:	str	x8, [x23, #8]
  408318:	b	40822c <ferror@plt+0x592c>
  40831c:	ldrh	w10, [x21]
  408320:	cmp	w9, w0
  408324:	csel	w9, w0, w9, gt
  408328:	mvn	w11, w10
  40832c:	and	w11, w11, #0xffff
  408330:	cmp	w9, w11
  408334:	csel	w9, w9, w11, lt  // lt = tstop
  408338:	add	x8, x8, w9, sxtw
  40833c:	add	w9, w10, w9
  408340:	str	x8, [x23, #8]
  408344:	strh	w9, [x21]
  408348:	ldp	x20, x19, [sp, #352]
  40834c:	ldp	x22, x21, [sp, #336]
  408350:	ldp	x24, x23, [sp, #320]
  408354:	ldp	x26, x25, [sp, #304]
  408358:	ldp	x28, x27, [sp, #288]
  40835c:	ldp	x29, x30, [sp, #272]
  408360:	add	sp, sp, #0x170
  408364:	ret
  408368:	bl	402580 <abort@plt>
  40836c:	stp	x29, x30, [sp, #-64]!
  408370:	mov	w1, #0x7                   	// #7
  408374:	str	x23, [sp, #16]
  408378:	stp	x22, x21, [sp, #32]
  40837c:	stp	x20, x19, [sp, #48]
  408380:	mov	x29, sp
  408384:	mov	x19, x0
  408388:	bl	409a28 <ferror@plt+0x7128>
  40838c:	ldr	x20, [x19, #96]
  408390:	cbz	x20, 408460 <ferror@plt+0x5b60>
  408394:	ldrh	w8, [x20, #4]
  408398:	ldrh	w21, [x20]
  40839c:	cmp	w8, #0xa
  4083a0:	b.eq	4083bc <ferror@plt+0x5abc>  // b.none
  4083a4:	cmp	w8, #0x2
  4083a8:	b.ne	4083d4 <ferror@plt+0x5ad4>  // b.any
  4083ac:	add	x2, x20, #0x8
  4083b0:	mov	w0, #0x2                   	// #2
  4083b4:	mov	w1, #0x4                   	// #4
  4083b8:	b	4083c8 <ferror@plt+0x5ac8>
  4083bc:	add	x2, x20, #0xc
  4083c0:	mov	w0, #0xa                   	// #10
  4083c4:	mov	w1, #0x10                  	// #16
  4083c8:	bl	40f2a0 <ferror@plt+0xc9a0>
  4083cc:	mov	x1, x0
  4083d0:	b	4083dc <ferror@plt+0x5adc>
  4083d4:	adrp	x1, 419000 <ferror@plt+0x16700>
  4083d8:	add	x1, x1, #0xd3b
  4083dc:	adrp	x0, 419000 <ferror@plt+0x16700>
  4083e0:	add	x0, x0, #0xf40
  4083e4:	bl	40816c <ferror@plt+0x586c>
  4083e8:	cmp	w21, #0x85
  4083ec:	b.cc	408460 <ferror@plt+0x5b60>  // b.lo, b.ul, b.last
  4083f0:	sub	w22, w21, #0x4
  4083f4:	adrp	x23, 419000 <ferror@plt+0x16700>
  4083f8:	adrp	x21, 419000 <ferror@plt+0x16700>
  4083fc:	add	x20, x20, #0x8c
  408400:	add	x23, x23, #0xd3b
  408404:	add	x21, x21, #0xf4b
  408408:	b	408438 <ferror@plt+0x5b38>
  40840c:	mov	w0, #0xa                   	// #10
  408410:	mov	w1, #0x10                  	// #16
  408414:	mov	x2, x20
  408418:	bl	40f2a0 <ferror@plt+0xc9a0>
  40841c:	mov	x1, x0
  408420:	mov	x0, x21
  408424:	bl	40816c <ferror@plt+0x586c>
  408428:	sub	w22, w22, #0x80
  40842c:	cmp	w22, #0x80
  408430:	add	x20, x20, #0x80
  408434:	b.le	408460 <ferror@plt+0x5b60>
  408438:	ldurh	w8, [x20, #-8]
  40843c:	cmp	w8, #0xa
  408440:	b.eq	40840c <ferror@plt+0x5b0c>  // b.none
  408444:	cmp	w8, #0x2
  408448:	mov	x1, x23
  40844c:	b.ne	408420 <ferror@plt+0x5b20>  // b.any
  408450:	sub	x2, x20, #0x4
  408454:	mov	w0, #0x2                   	// #2
  408458:	mov	w1, #0x4                   	// #4
  40845c:	b	408418 <ferror@plt+0x5b18>
  408460:	ldr	x20, [x19, #104]
  408464:	cbz	x20, 408534 <ferror@plt+0x5c34>
  408468:	ldrh	w8, [x20, #4]
  40846c:	ldrh	w21, [x20]
  408470:	cmp	w8, #0xa
  408474:	b.eq	408490 <ferror@plt+0x5b90>  // b.none
  408478:	cmp	w8, #0x2
  40847c:	b.ne	4084a8 <ferror@plt+0x5ba8>  // b.any
  408480:	add	x2, x20, #0x8
  408484:	mov	w0, #0x2                   	// #2
  408488:	mov	w1, #0x4                   	// #4
  40848c:	b	40849c <ferror@plt+0x5b9c>
  408490:	add	x2, x20, #0xc
  408494:	mov	w0, #0xa                   	// #10
  408498:	mov	w1, #0x10                  	// #16
  40849c:	bl	40f2a0 <ferror@plt+0xc9a0>
  4084a0:	mov	x1, x0
  4084a4:	b	4084b0 <ferror@plt+0x5bb0>
  4084a8:	adrp	x1, 419000 <ferror@plt+0x16700>
  4084ac:	add	x1, x1, #0xd3b
  4084b0:	adrp	x0, 419000 <ferror@plt+0x16700>
  4084b4:	add	x0, x0, #0xf4f
  4084b8:	bl	40816c <ferror@plt+0x586c>
  4084bc:	cmp	w21, #0x85
  4084c0:	b.cc	408534 <ferror@plt+0x5c34>  // b.lo, b.ul, b.last
  4084c4:	sub	w22, w21, #0x4
  4084c8:	adrp	x23, 419000 <ferror@plt+0x16700>
  4084cc:	adrp	x21, 419000 <ferror@plt+0x16700>
  4084d0:	add	x20, x20, #0x8c
  4084d4:	add	x23, x23, #0xd3b
  4084d8:	add	x21, x21, #0xf4b
  4084dc:	b	40850c <ferror@plt+0x5c0c>
  4084e0:	mov	w0, #0xa                   	// #10
  4084e4:	mov	w1, #0x10                  	// #16
  4084e8:	mov	x2, x20
  4084ec:	bl	40f2a0 <ferror@plt+0xc9a0>
  4084f0:	mov	x1, x0
  4084f4:	mov	x0, x21
  4084f8:	bl	40816c <ferror@plt+0x586c>
  4084fc:	sub	w22, w22, #0x80
  408500:	cmp	w22, #0x80
  408504:	add	x20, x20, #0x80
  408508:	b.le	408534 <ferror@plt+0x5c34>
  40850c:	ldurh	w8, [x20, #-8]
  408510:	cmp	w8, #0xa
  408514:	b.eq	4084e0 <ferror@plt+0x5be0>  // b.none
  408518:	cmp	w8, #0x2
  40851c:	mov	x1, x23
  408520:	b.ne	4084f4 <ferror@plt+0x5bf4>  // b.any
  408524:	sub	x2, x20, #0x4
  408528:	mov	w0, #0x2                   	// #2
  40852c:	mov	w1, #0x4                   	// #4
  408530:	b	4084ec <ferror@plt+0x5bec>
  408534:	ldr	x8, [x19, #16]
  408538:	cbz	x8, 408774 <ferror@plt+0x5e74>
  40853c:	ldrh	w21, [x8]
  408540:	sub	x20, x21, #0x4
  408544:	cmp	x20, #0x16f
  408548:	b.hi	408584 <ferror@plt+0x5c84>  // b.pmore
  40854c:	sub	x19, sp, #0x170
  408550:	mov	sp, x19
  408554:	add	x1, x8, #0x4
  408558:	mov	x0, x19
  40855c:	mov	x2, x20
  408560:	bl	402220 <memcpy@plt>
  408564:	mov	w8, #0x174                 	// #372
  408568:	add	x0, x19, x20
  40856c:	sub	x2, x8, x21
  408570:	mov	w1, wzr
  408574:	bl	402480 <memset@plt>
  408578:	ldr	w1, [x19]
  40857c:	cbnz	w1, 408590 <ferror@plt+0x5c90>
  408580:	b	40859c <ferror@plt+0x5c9c>
  408584:	add	x19, x8, #0x4
  408588:	ldr	w1, [x19]
  40858c:	cbz	w1, 40859c <ferror@plt+0x5c9c>
  408590:	adrp	x0, 419000 <ferror@plt+0x16700>
  408594:	add	x0, x0, #0xfa1
  408598:	bl	40816c <ferror@plt+0x586c>
  40859c:	ldr	w8, [x19, #4]
  4085a0:	cbz	w8, 4085bc <ferror@plt+0x5cbc>
  4085a4:	adrp	x9, 418000 <ferror@plt+0x15700>
  4085a8:	add	x9, x9, #0x9f0
  4085ac:	ldr	x1, [x9, x8, lsl #3]
  4085b0:	adrp	x0, 419000 <ferror@plt+0x16700>
  4085b4:	add	x0, x0, #0xfa9
  4085b8:	bl	40816c <ferror@plt+0x586c>
  4085bc:	ldr	w1, [x19, #8]
  4085c0:	cbz	w1, 4085d0 <ferror@plt+0x5cd0>
  4085c4:	adrp	x0, 419000 <ferror@plt+0x16700>
  4085c8:	add	x0, x0, #0xfb3
  4085cc:	bl	40816c <ferror@plt+0x586c>
  4085d0:	ldrh	w1, [x19, #12]
  4085d4:	cbz	w1, 4085e4 <ferror@plt+0x5ce4>
  4085d8:	adrp	x0, 419000 <ferror@plt+0x16700>
  4085dc:	add	x0, x0, #0xfbc
  4085e0:	bl	40816c <ferror@plt+0x586c>
  4085e4:	ldrh	w1, [x19, #14]
  4085e8:	cbz	w1, 4085f8 <ferror@plt+0x5cf8>
  4085ec:	adrp	x0, 419000 <ferror@plt+0x16700>
  4085f0:	add	x0, x0, #0xfca
  4085f4:	bl	40816c <ferror@plt+0x586c>
  4085f8:	ldrh	w1, [x19, #16]
  4085fc:	cbz	w1, 40860c <ferror@plt+0x5d0c>
  408600:	adrp	x0, 419000 <ferror@plt+0x16700>
  408604:	add	x0, x0, #0xfd7
  408608:	bl	40816c <ferror@plt+0x586c>
  40860c:	ldrh	w1, [x19, #18]
  408610:	cbz	w1, 408620 <ferror@plt+0x5d20>
  408614:	adrp	x0, 419000 <ferror@plt+0x16700>
  408618:	add	x0, x0, #0xfe3
  40861c:	bl	40816c <ferror@plt+0x586c>
  408620:	ldr	w1, [x19, #24]
  408624:	cbz	w1, 408634 <ferror@plt+0x5d34>
  408628:	adrp	x0, 419000 <ferror@plt+0x16700>
  40862c:	add	x0, x0, #0xff0
  408630:	bl	40816c <ferror@plt+0x586c>
  408634:	ldr	w1, [x19, #28]
  408638:	cbz	w1, 408648 <ferror@plt+0x5d48>
  40863c:	adrp	x0, 419000 <ferror@plt+0x16700>
  408640:	add	x0, x0, #0xffc
  408644:	bl	40816c <ferror@plt+0x586c>
  408648:	ldr	w1, [x19, #32]
  40864c:	cbz	w1, 40865c <ferror@plt+0x5d5c>
  408650:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408654:	add	x0, x0, #0x9
  408658:	bl	40816c <ferror@plt+0x586c>
  40865c:	ldr	w1, [x19, #36]
  408660:	cbz	w1, 408670 <ferror@plt+0x5d70>
  408664:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408668:	add	x0, x0, #0x15
  40866c:	bl	40816c <ferror@plt+0x586c>
  408670:	ldr	w1, [x19, #40]
  408674:	cbz	w1, 408684 <ferror@plt+0x5d84>
  408678:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40867c:	add	x0, x0, #0x22
  408680:	bl	40816c <ferror@plt+0x586c>
  408684:	ldr	w1, [x19, #44]
  408688:	cbz	w1, 408698 <ferror@plt+0x5d98>
  40868c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408690:	add	x0, x0, #0x2d
  408694:	bl	40816c <ferror@plt+0x586c>
  408698:	ldr	w1, [x19, #48]
  40869c:	cbz	w1, 4086ac <ferror@plt+0x5dac>
  4086a0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  4086a4:	add	x0, x0, #0x37
  4086a8:	bl	40816c <ferror@plt+0x586c>
  4086ac:	ldrb	w1, [x19, #52]
  4086b0:	cbz	w1, 4086c0 <ferror@plt+0x5dc0>
  4086b4:	adrp	x0, 41a000 <ferror@plt+0x17700>
  4086b8:	add	x0, x0, #0x40
  4086bc:	bl	40816c <ferror@plt+0x586c>
  4086c0:	ldrb	w1, [x19, #53]
  4086c4:	cbz	w1, 4086d4 <ferror@plt+0x5dd4>
  4086c8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  4086cc:	add	x0, x0, #0x4d
  4086d0:	bl	40816c <ferror@plt+0x586c>
  4086d4:	ldr	w1, [x19, #344]
  4086d8:	cbz	w1, 4086e8 <ferror@plt+0x5de8>
  4086dc:	adrp	x0, 41a000 <ferror@plt+0x17700>
  4086e0:	add	x0, x0, #0x57
  4086e4:	bl	40816c <ferror@plt+0x586c>
  4086e8:	ldr	w1, [x19, #348]
  4086ec:	cbz	w1, 4086fc <ferror@plt+0x5dfc>
  4086f0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  4086f4:	add	x0, x0, #0x65
  4086f8:	bl	40816c <ferror@plt+0x586c>
  4086fc:	ldr	w1, [x19, #352]
  408700:	cbz	w1, 408710 <ferror@plt+0x5e10>
  408704:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408708:	add	x0, x0, #0x71
  40870c:	bl	40816c <ferror@plt+0x586c>
  408710:	ldrb	w1, [x19, #356]
  408714:	cbz	w1, 408724 <ferror@plt+0x5e24>
  408718:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40871c:	add	x0, x0, #0x7d
  408720:	bl	40816c <ferror@plt+0x586c>
  408724:	ldrb	w1, [x19, #357]
  408728:	cbz	w1, 408738 <ferror@plt+0x5e38>
  40872c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408730:	add	x0, x0, #0x89
  408734:	bl	40816c <ferror@plt+0x586c>
  408738:	ldrb	w1, [x19, #358]
  40873c:	cbz	w1, 40874c <ferror@plt+0x5e4c>
  408740:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408744:	add	x0, x0, #0x94
  408748:	bl	40816c <ferror@plt+0x586c>
  40874c:	ldrb	w1, [x19, #359]
  408750:	cbz	w1, 408774 <ferror@plt+0x5e74>
  408754:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408758:	add	x0, x0, #0xa1
  40875c:	mov	sp, x29
  408760:	ldp	x20, x19, [sp, #48]
  408764:	ldp	x22, x21, [sp, #32]
  408768:	ldr	x23, [sp, #16]
  40876c:	ldp	x29, x30, [sp], #64
  408770:	b	40816c <ferror@plt+0x586c>
  408774:	mov	sp, x29
  408778:	ldp	x20, x19, [sp, #48]
  40877c:	ldp	x22, x21, [sp, #32]
  408780:	ldr	x23, [sp, #16]
  408784:	ldp	x29, x30, [sp], #64
  408788:	ret
  40878c:	stp	x29, x30, [sp, #-96]!
  408790:	stp	x28, x27, [sp, #16]
  408794:	stp	x26, x25, [sp, #32]
  408798:	stp	x24, x23, [sp, #48]
  40879c:	stp	x22, x21, [sp, #64]
  4087a0:	stp	x20, x19, [sp, #80]
  4087a4:	mov	x29, sp
  4087a8:	sub	sp, sp, #0x400
  4087ac:	mov	x19, sp
  4087b0:	mov	x20, x1
  4087b4:	mov	w21, w0
  4087b8:	add	x0, x19, #0x58
  4087bc:	mov	w2, #0x3a8                 	// #936
  4087c0:	mov	w1, wzr
  4087c4:	add	x23, x19, #0x58
  4087c8:	bl	402480 <memset@plt>
  4087cc:	and	w8, w21, #0xff
  4087d0:	mov	w1, #0x7                   	// #7
  4087d4:	mov	x0, x20
  4087d8:	str	w8, [x19, #640]
  4087dc:	bl	409a28 <ferror@plt+0x7128>
  4087e0:	ldr	x8, [x20, #16]
  4087e4:	cbz	x8, 408b88 <ferror@plt+0x6288>
  4087e8:	ldrh	w24, [x8]
  4087ec:	sub	x22, x24, #0x4
  4087f0:	cmp	x22, #0xe7
  4087f4:	b.hi	408838 <ferror@plt+0x5f38>  // b.pmore
  4087f8:	sub	x21, sp, #0xf0
  4087fc:	mov	sp, x21
  408800:	add	x1, x8, #0x4
  408804:	mov	x0, x21
  408808:	mov	x2, x22
  40880c:	bl	402220 <memcpy@plt>
  408810:	mov	w8, #0xec                  	// #236
  408814:	add	x0, x21, x22
  408818:	sub	x2, x8, x24
  40881c:	mov	w1, wzr
  408820:	bl	402480 <memset@plt>
  408824:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  408828:	ldrb	w8, [x8, #3552]
  40882c:	cmp	w8, #0x1
  408830:	b.eq	40884c <ferror@plt+0x5f4c>  // b.none
  408834:	b	408878 <ferror@plt+0x5f78>
  408838:	add	x21, x8, #0x4
  40883c:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  408840:	ldrb	w8, [x8, #3552]
  408844:	cmp	w8, #0x1
  408848:	b.ne	408878 <ferror@plt+0x5f78>  // b.any
  40884c:	ldrb	w8, [x21, #5]
  408850:	and	w9, w8, #0x1
  408854:	ubfx	w10, w8, #1, #1
  408858:	ubfx	w11, w8, #3, #1
  40885c:	ubfx	w12, w8, #4, #1
  408860:	ubfx	w8, w8, #5, #1
  408864:	strb	w9, [x19, #1000]
  408868:	strb	w10, [x19, #1001]
  40886c:	strb	w11, [x19, #1002]
  408870:	strb	w12, [x19, #1003]
  408874:	strb	w8, [x19, #1004]
  408878:	ldr	x8, [x20, #32]
  40887c:	cbz	x8, 408894 <ferror@plt+0x5f94>
  408880:	add	x9, x19, #0x58
  408884:	add	x0, x9, #0x274
  408888:	add	x1, x8, #0x4
  40888c:	mov	w2, #0xf                   	// #15
  408890:	bl	402800 <strncpy@plt>
  408894:	ldrb	w8, [x21, #5]
  408898:	tbz	w8, #2, 4088bc <ferror@plt+0x5fbc>
  40889c:	mov	w8, #0x1                   	// #1
  4088a0:	strb	w8, [x19, #1005]
  4088a4:	ldrh	w8, [x21, #6]
  4088a8:	and	w8, w8, #0xf
  4088ac:	str	w8, [x19, #792]
  4088b0:	ldrh	w8, [x21, #6]
  4088b4:	ubfx	w8, w8, #4, #4
  4088b8:	str	w8, [x19, #796]
  4088bc:	ldr	w8, [x21, #8]
  4088c0:	add	x22, x23, #0x298
  4088c4:	cbz	w8, 4088f0 <ferror@plt+0x5ff0>
  4088c8:	mov	w9, #0xc6c0                	// #50880
  4088cc:	movk	w9, #0x2d, lsl #16
  4088d0:	cmp	w8, w9
  4088d4:	b.eq	4088f0 <ferror@plt+0x5ff0>  // b.none
  4088d8:	mov	x9, #0x400000000000        	// #70368744177664
  4088dc:	movk	x9, #0x408f, lsl #48
  4088e0:	ucvtf	d0, w8
  4088e4:	fmov	d1, x9
  4088e8:	fdiv	d0, d0, d1
  4088ec:	str	d0, [x19, #736]
  4088f0:	ldrb	w8, [x21, #4]
  4088f4:	mov	w9, #0xfffe                	// #65534
  4088f8:	str	w8, [x19, #776]
  4088fc:	ldur	d0, [x21, #68]
  408900:	mov	x8, #0x400000000000        	// #70368744177664
  408904:	movk	x8, #0x408f, lsl #48
  408908:	fmov	d1, x8
  40890c:	uxtl	v0.2d, v0.2s
  408910:	ucvtf	v2.2d, v0.2d
  408914:	dup	v0.2d, x8
  408918:	fdiv	v0.2d, v2.2d, v0.2d
  40891c:	str	q0, [x22]
  408920:	ldr	s0, [x21, #12]
  408924:	ucvtf	d0, d0
  408928:	fdiv	d0, d0, d1
  40892c:	str	d0, [x19, #744]
  408930:	ldr	x8, [x21, #16]
  408934:	str	x8, [x19, #800]
  408938:	ldr	w8, [x21, #84]
  40893c:	str	w8, [x19, #808]
  408940:	ldr	w8, [x21, #96]
  408944:	str	w8, [x19, #952]
  408948:	ldr	s0, [x21, #92]
  40894c:	ucvtf	d0, d0
  408950:	fdiv	d0, d0, d1
  408954:	str	d0, [x19, #936]
  408958:	ldr	w8, [x21, #44]
  40895c:	str	w8, [x19, #820]
  408960:	ldur	x8, [x21, #52]
  408964:	str	x8, [x19, #824]
  408968:	ldr	w8, [x21, #24]
  40896c:	str	w8, [x19, #888]
  408970:	ldr	w8, [x21, #36]
  408974:	str	w8, [x19, #892]
  408978:	ldr	w8, [x21, #100]
  40897c:	str	w8, [x19, #896]
  408980:	ldur	d0, [x21, #28]
  408984:	rev64	v0.2s, v0.2s
  408988:	stur	d0, [x22, #148]
  40898c:	ldr	w8, [x21, #40]
  408990:	str	w8, [x19, #908]
  408994:	ldr	w8, [x21, #88]
  408998:	str	w8, [x19, #912]
  40899c:	ldr	w8, [x21, #64]
  4089a0:	str	w8, [x19, #956]
  4089a4:	ldr	w8, [x21, #80]
  4089a8:	str	w8, [x19, #816]
  4089ac:	ldr	w8, [x21, #60]
  4089b0:	str	w8, [x19, #812]
  4089b4:	ldr	w8, [x21, #76]
  4089b8:	cmp	w8, w9
  4089bc:	b.hi	4089c4 <ferror@plt+0x60c4>  // b.pmore
  4089c0:	str	w8, [x19, #772]
  4089c4:	ldr	x8, [x20, #24]
  4089c8:	cbz	x8, 4089ec <ferror@plt+0x60ec>
  4089cc:	ldr	w9, [x8, #4]
  4089d0:	cbz	w9, 4089ec <ferror@plt+0x60ec>
  4089d4:	ldr	w8, [x8, #12]
  4089d8:	cbz	w8, 4089ec <ferror@plt+0x60ec>
  4089dc:	mov	w9, #0x7fffffff            	// #2147483647
  4089e0:	cmp	w8, w9
  4089e4:	b.eq	4089ec <ferror@plt+0x60ec>  // b.none
  4089e8:	ucvtf	d2, w8
  4089ec:	ldr	x24, [x20, #72]
  4089f0:	str	q2, [x19]
  4089f4:	cbz	x24, 408a2c <ferror@plt+0x612c>
  4089f8:	mov	w0, #0x14                  	// #20
  4089fc:	bl	402400 <malloc@plt>
  408a00:	ldrh	w8, [x24, #4]
  408a04:	cmp	w8, #0x0
  408a08:	cset	w8, ne  // ne = any
  408a0c:	strb	w8, [x0, #16]
  408a10:	ldrh	w8, [x24, #6]
  408a14:	str	w8, [x0]
  408a18:	ldr	x8, [x24, #8]
  408a1c:	stur	x8, [x0, #4]
  408a20:	ldr	w8, [x24, #16]
  408a24:	str	x0, [x19, #1008]
  408a28:	str	w8, [x0, #12]
  408a2c:	ldr	x24, [x20, #128]
  408a30:	cbz	x24, 408a64 <ferror@plt+0x6164>
  408a34:	ldrh	w25, [x24]
  408a38:	mov	w0, #0x1                   	// #1
  408a3c:	mov	w1, #0x14                  	// #20
  408a40:	bl	4024b0 <calloc@plt>
  408a44:	str	x0, [x19, #1016]
  408a48:	cbz	x0, 408a64 <ferror@plt+0x6164>
  408a4c:	sub	x8, x25, #0x4
  408a50:	mov	w9, #0x14                  	// #20
  408a54:	cmp	x8, #0x14
  408a58:	csel	x2, x8, x9, cc  // cc = lo, ul, last
  408a5c:	add	x1, x24, #0x4
  408a60:	bl	402220 <memcpy@plt>
  408a64:	ldr	q2, [x19]
  408a68:	fcmp	d2, #0.0
  408a6c:	b.le	408aa4 <ferror@plt+0x61a4>
  408a70:	ldr	w8, [x21, #16]
  408a74:	cbz	w8, 408aa4 <ferror@plt+0x61a4>
  408a78:	ldr	w9, [x21, #80]
  408a7c:	cbz	w9, 408aa4 <ferror@plt+0x61a4>
  408a80:	ucvtf	d1, w8
  408a84:	mov	x8, #0x848000000000        	// #145685290680320
  408a88:	ucvtf	d0, w9
  408a8c:	movk	x8, #0x415e, lsl #48
  408a90:	fmul	d0, d1, d0
  408a94:	fmov	d1, x8
  408a98:	fmul	d0, d0, d1
  408a9c:	fdiv	d0, d0, d2
  408aa0:	str	d0, [x19, #784]
  408aa4:	ldr	x8, [x21, #104]
  408aa8:	fmov	d0, #8.000000000000000000e+00
  408aac:	add	x9, x8, #0x1
  408ab0:	cmp	x9, #0x2
  408ab4:	b.cc	408ae0 <ferror@plt+0x61e0>  // b.lo, b.ul, b.last
  408ab8:	ucvtf	d1, x8
  408abc:	fmul	d1, d1, d0
  408ac0:	str	d1, [x19, #832]
  408ac4:	ldr	x8, [x21, #112]
  408ac8:	add	x9, x8, #0x1
  408acc:	cmp	x9, #0x2
  408ad0:	b.cc	408ae0 <ferror@plt+0x61e0>  // b.lo, b.ul, b.last
  408ad4:	ucvtf	d1, x8
  408ad8:	fmul	d1, d1, d0
  408adc:	str	d1, [x19, #840]
  408ae0:	ldur	q1, [x21, #120]
  408ae4:	str	q1, [x23, #768]
  408ae8:	ldr	x8, [x21, #136]
  408aec:	str	x8, [x19, #872]
  408af0:	ldr	d1, [x21, #152]
  408af4:	rev64	v1.2s, v1.2s
  408af8:	str	d1, [x19, #880]
  408afc:	ldr	w8, [x21, #144]
  408b00:	str	w8, [x19, #916]
  408b04:	ldr	w8, [x21, #148]
  408b08:	add	w9, w8, #0x1
  408b0c:	cmp	w9, #0x2
  408b10:	b.cc	408b2c <ferror@plt+0x622c>  // b.lo, b.ul, b.last
  408b14:	mov	x9, #0x400000000000        	// #70368744177664
  408b18:	movk	x9, #0x408f, lsl #48
  408b1c:	ucvtf	d1, w8
  408b20:	fmov	d2, x9
  408b24:	fdiv	d1, d1, d2
  408b28:	str	d1, [x19, #944]
  408b2c:	ldr	d1, [x21, #160]
  408b30:	add	x0, x19, #0x58
  408b34:	ucvtf	d1, d1
  408b38:	fmul	d0, d1, d0
  408b3c:	str	d0, [x19, #848]
  408b40:	ldrb	w8, [x21, #7]
  408b44:	and	w8, w8, #0x1
  408b48:	strb	w8, [x19, #1006]
  408b4c:	ldur	q0, [x21, #168]
  408b50:	str	q0, [x22, #208]
  408b54:	ldr	x8, [x21, #184]
  408b58:	str	x8, [x19, #976]
  408b5c:	ldr	x8, [x21, #192]
  408b60:	str	x8, [x19, #920]
  408b64:	ldr	x8, [x21, #216]
  408b68:	str	x8, [x19, #928]
  408b6c:	ldur	q0, [x21, #200]
  408b70:	str	q0, [x23, #896]
  408b74:	bl	409b08 <ferror@plt+0x7208>
  408b78:	ldr	x0, [x19, #1008]
  408b7c:	bl	402650 <free@plt>
  408b80:	ldr	x0, [x19, #1016]
  408b84:	bl	402650 <free@plt>
  408b88:	ldr	x21, [x20, #144]
  408b8c:	cbz	x21, 408c58 <ferror@plt+0x6358>
  408b90:	ldrh	w22, [x21]
  408b94:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408b98:	add	x0, x0, #0xad
  408b9c:	bl	40816c <ferror@plt+0x586c>
  408ba0:	ldrb	w0, [x21, #4]
  408ba4:	mov	w24, #0x4                   	// #4
  408ba8:	mov	w25, #0x10                  	// #16
  408bac:	add	x2, x21, #0x8
  408bb0:	cmp	w0, #0xa
  408bb4:	csel	w1, w25, w24, eq  // eq = none
  408bb8:	bl	40f2a0 <ferror@plt+0xc9a0>
  408bbc:	ldrb	w2, [x21, #5]
  408bc0:	mov	x1, x0
  408bc4:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408bc8:	add	x0, x0, #0x408
  408bcc:	bl	40816c <ferror@plt+0x586c>
  408bd0:	ldrh	w1, [x21, #6]
  408bd4:	adrp	x2, 41a000 <ferror@plt+0x17700>
  408bd8:	add	x0, x21, #0x18
  408bdc:	add	x2, x2, #0x40f
  408be0:	bl	40f5b8 <ferror@plt+0xccb8>
  408be4:	cmp	w22, #0x69
  408be8:	b.cc	408c58 <ferror@plt+0x6358>  // b.lo, b.ul, b.last
  408bec:	add	x26, x21, #0x68
  408bf0:	sub	w27, w22, #0x4
  408bf4:	adrp	x21, 41a000 <ferror@plt+0x17700>
  408bf8:	adrp	x22, 41a000 <ferror@plt+0x17700>
  408bfc:	adrp	x23, 41a000 <ferror@plt+0x17700>
  408c00:	add	x21, x21, #0x410
  408c04:	add	x22, x22, #0x408
  408c08:	add	x23, x23, #0x40f
  408c0c:	mov	x0, x21
  408c10:	bl	40816c <ferror@plt+0x586c>
  408c14:	ldrb	w0, [x26]
  408c18:	add	x2, x26, #0x4
  408c1c:	cmp	w0, #0xa
  408c20:	csel	w1, w25, w24, eq  // eq = none
  408c24:	bl	40f2a0 <ferror@plt+0xc9a0>
  408c28:	ldrb	w2, [x26, #1]
  408c2c:	mov	x1, x0
  408c30:	mov	x0, x22
  408c34:	bl	40816c <ferror@plt+0x586c>
  408c38:	ldrh	w1, [x26, #2]
  408c3c:	add	x0, x26, #0x14
  408c40:	mov	x2, x23
  408c44:	bl	40f5b8 <ferror@plt+0xccb8>
  408c48:	sub	w27, w27, #0x64
  408c4c:	cmp	w27, #0x64
  408c50:	add	x26, x26, #0x64
  408c54:	b.gt	408c0c <ferror@plt+0x630c>
  408c58:	ldr	x2, [x20, #152]
  408c5c:	cbz	x2, 408e48 <ferror@plt+0x6548>
  408c60:	stp	xzr, xzr, [x19, #64]
  408c64:	str	xzr, [x19, #80]
  408c68:	ldrh	w8, [x2], #4
  408c6c:	add	x0, x19, #0x40
  408c70:	mov	w1, #0x2                   	// #2
  408c74:	sub	w3, w8, #0x4
  408c78:	bl	416c44 <ferror@plt+0x14344>
  408c7c:	ldr	x8, [x19, #72]
  408c80:	cbz	x8, 408c94 <ferror@plt+0x6394>
  408c84:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408c88:	add	x1, x8, #0x4
  408c8c:	add	x0, x0, #0xb7
  408c90:	bl	40816c <ferror@plt+0x586c>
  408c94:	ldr	x2, [x19, #80]
  408c98:	cbz	x2, 408e48 <ferror@plt+0x6548>
  408c9c:	movi	v0.2d, #0x0
  408ca0:	str	xzr, [x19, #48]
  408ca4:	stp	q0, q0, [x19, #16]
  408ca8:	ldrh	w8, [x2], #4
  408cac:	add	x0, x19, #0x10
  408cb0:	mov	w1, #0x4                   	// #4
  408cb4:	sub	w3, w8, #0x4
  408cb8:	bl	416c44 <ferror@plt+0x14344>
  408cbc:	ldr	x8, [x19, #24]
  408cc0:	cbz	x8, 408cfc <ferror@plt+0x63fc>
  408cc4:	ldrh	w1, [x8, #4]
  408cc8:	cmp	w1, #0x304
  408ccc:	b.eq	408cf0 <ferror@plt+0x63f0>  // b.none
  408cd0:	cmp	w1, #0x303
  408cd4:	b.ne	408d24 <ferror@plt+0x6424>  // b.any
  408cd8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408cdc:	add	x0, x0, #0x412
  408ce0:	bl	40816c <ferror@plt+0x586c>
  408ce4:	ldr	x8, [x19, #32]
  408ce8:	cbnz	x8, 408d04 <ferror@plt+0x6404>
  408cec:	b	408d48 <ferror@plt+0x6448>
  408cf0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408cf4:	add	x0, x0, #0x420
  408cf8:	bl	40816c <ferror@plt+0x586c>
  408cfc:	ldr	x8, [x19, #32]
  408d00:	cbz	x8, 408d48 <ferror@plt+0x6448>
  408d04:	ldrh	w8, [x8, #4]
  408d08:	cmp	w8, #0x34
  408d0c:	b.eq	408d3c <ferror@plt+0x643c>  // b.none
  408d10:	cmp	w8, #0x33
  408d14:	b.ne	408d48 <ferror@plt+0x6448>  // b.any
  408d18:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408d1c:	add	x0, x0, #0x445
  408d20:	b	408d44 <ferror@plt+0x6444>
  408d24:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408d28:	add	x0, x0, #0x42e
  408d2c:	bl	40816c <ferror@plt+0x586c>
  408d30:	ldr	x8, [x19, #32]
  408d34:	cbnz	x8, 408d04 <ferror@plt+0x6404>
  408d38:	b	408d48 <ferror@plt+0x6448>
  408d3c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408d40:	add	x0, x0, #0x45a
  408d44:	bl	40816c <ferror@plt+0x586c>
  408d48:	ldr	x8, [x19, #48]
  408d4c:	cbz	x8, 408dc8 <ferror@plt+0x64c8>
  408d50:	ldrh	w2, [x8, #4]
  408d54:	sub	w8, w2, #0x1
  408d58:	cmp	w8, #0x3
  408d5c:	b.hi	408d84 <ferror@plt+0x6484>  // b.pmore
  408d60:	adrp	x9, 417000 <ferror@plt+0x14700>
  408d64:	add	x9, x9, #0x33c
  408d68:	adr	x10, 408d78 <ferror@plt+0x6478>
  408d6c:	ldrb	w11, [x9, x8]
  408d70:	add	x10, x10, x11, lsl #2
  408d74:	br	x10
  408d78:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408d7c:	add	x0, x0, #0x46f
  408d80:	b	408dbc <ferror@plt+0x64bc>
  408d84:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408d88:	adrp	x1, 41a000 <ferror@plt+0x17700>
  408d8c:	add	x0, x0, #0x498
  408d90:	add	x1, x1, #0xc3
  408d94:	bl	40816c <ferror@plt+0x586c>
  408d98:	b	408dc8 <ferror@plt+0x64c8>
  408d9c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408da0:	add	x0, x0, #0x479
  408da4:	b	408dbc <ferror@plt+0x64bc>
  408da8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408dac:	add	x0, x0, #0x481
  408db0:	b	408dbc <ferror@plt+0x64bc>
  408db4:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408db8:	add	x0, x0, #0x489
  408dbc:	adrp	x1, 41a000 <ferror@plt+0x17700>
  408dc0:	add	x1, x1, #0xc3
  408dc4:	bl	40816c <ferror@plt+0x586c>
  408dc8:	ldr	x8, [x19, #40]
  408dcc:	cbz	x8, 408e48 <ferror@plt+0x6548>
  408dd0:	ldrh	w2, [x8, #4]
  408dd4:	sub	w8, w2, #0x1
  408dd8:	cmp	w8, #0x3
  408ddc:	b.hi	408e04 <ferror@plt+0x6504>  // b.pmore
  408de0:	adrp	x9, 417000 <ferror@plt+0x14700>
  408de4:	add	x9, x9, #0x340
  408de8:	adr	x10, 408df8 <ferror@plt+0x64f8>
  408dec:	ldrb	w11, [x9, x8]
  408df0:	add	x10, x10, x11, lsl #2
  408df4:	br	x10
  408df8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408dfc:	add	x0, x0, #0x46f
  408e00:	b	408e3c <ferror@plt+0x653c>
  408e04:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408e08:	adrp	x1, 41a000 <ferror@plt+0x17700>
  408e0c:	add	x0, x0, #0x498
  408e10:	add	x1, x1, #0xca
  408e14:	bl	40816c <ferror@plt+0x586c>
  408e18:	b	408e48 <ferror@plt+0x6548>
  408e1c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408e20:	add	x0, x0, #0x479
  408e24:	b	408e3c <ferror@plt+0x653c>
  408e28:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408e2c:	add	x0, x0, #0x481
  408e30:	b	408e3c <ferror@plt+0x653c>
  408e34:	adrp	x0, 41a000 <ferror@plt+0x17700>
  408e38:	add	x0, x0, #0x489
  408e3c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  408e40:	add	x1, x1, #0xca
  408e44:	bl	40816c <ferror@plt+0x586c>
  408e48:	mov	sp, x29
  408e4c:	ldp	x20, x19, [sp, #80]
  408e50:	ldp	x22, x21, [sp, #64]
  408e54:	ldp	x24, x23, [sp, #48]
  408e58:	ldp	x26, x25, [sp, #32]
  408e5c:	ldp	x28, x27, [sp, #16]
  408e60:	ldp	x29, x30, [sp], #96
  408e64:	ret
  408e68:	stp	x29, x30, [sp, #-48]!
  408e6c:	stp	x20, x19, [sp, #32]
  408e70:	ldrh	w8, [x0, #22]
  408e74:	mov	x19, x0
  408e78:	str	x21, [sp, #16]
  408e7c:	mov	x29, sp
  408e80:	sub	w8, w8, #0x1
  408e84:	cmp	w8, #0x2b
  408e88:	b.hi	408f08 <ferror@plt+0x6608>  // b.pmore
  408e8c:	adrp	x9, 417000 <ferror@plt+0x14700>
  408e90:	add	x9, x9, #0x344
  408e94:	adr	x10, 408eac <ferror@plt+0x65ac>
  408e98:	ldrb	w11, [x9, x8]
  408e9c:	add	x10, x10, x11, lsl #2
  408ea0:	adrp	x20, 41b000 <ferror@plt+0x18700>
  408ea4:	add	x20, x20, #0x53d
  408ea8:	br	x10
  408eac:	ldr	w8, [x19, #8]
  408eb0:	cmp	w8, #0x21
  408eb4:	b.hi	408f90 <ferror@plt+0x6690>  // b.pmore
  408eb8:	adrp	x9, 417000 <ferror@plt+0x14700>
  408ebc:	add	x9, x9, #0x370
  408ec0:	adr	x10, 408ed8 <ferror@plt+0x65d8>
  408ec4:	ldrb	w11, [x9, x8]
  408ec8:	add	x10, x10, x11, lsl #2
  408ecc:	adrp	x20, 41a000 <ferror@plt+0x17700>
  408ed0:	add	x20, x20, #0x7ab
  408ed4:	br	x10
  408ed8:	adrp	x20, 41a000 <ferror@plt+0x17700>
  408edc:	add	x20, x20, #0x855
  408ee0:	b	408fd8 <ferror@plt+0x66d8>
  408ee4:	ldr	w8, [x19, #8]
  408ee8:	adrp	x9, 419000 <ferror@plt+0x16700>
  408eec:	adrp	x10, 419000 <ferror@plt+0x16700>
  408ef0:	adrp	x11, 419000 <ferror@plt+0x16700>
  408ef4:	add	x9, x9, #0x9b2
  408ef8:	add	x10, x10, #0x9c7
  408efc:	add	x11, x11, #0x9a1
  408f00:	cmp	w8, #0x5
  408f04:	b	408f74 <ferror@plt+0x6674>
  408f08:	adrp	x20, 419000 <ferror@plt+0x16700>
  408f0c:	add	x20, x20, #0xd9e
  408f10:	b	408fd8 <ferror@plt+0x66d8>
  408f14:	ldr	w8, [x19, #8]
  408f18:	adrp	x9, 419000 <ferror@plt+0x16700>
  408f1c:	adrp	x10, 419000 <ferror@plt+0x16700>
  408f20:	add	x9, x9, #0x9eb
  408f24:	add	x10, x10, #0x9d8
  408f28:	cmp	w8, #0x3
  408f2c:	csel	x20, x10, x9, eq  // eq = none
  408f30:	b	408fd8 <ferror@plt+0x66d8>
  408f34:	ldr	w8, [x19, #8]
  408f38:	sub	w8, w8, #0x1
  408f3c:	cmp	w8, #0x5
  408f40:	b.cs	408fac <ferror@plt+0x66ac>  // b.hs, b.nlast
  408f44:	adrp	x9, 418000 <ferror@plt+0x15700>
  408f48:	add	x9, x9, #0xaa8
  408f4c:	ldr	x20, [x9, w8, sxtw #3]
  408f50:	b	408fd8 <ferror@plt+0x66d8>
  408f54:	ldr	w8, [x19, #8]
  408f58:	adrp	x9, 419000 <ferror@plt+0x16700>
  408f5c:	adrp	x10, 419000 <ferror@plt+0x16700>
  408f60:	adrp	x11, 419000 <ferror@plt+0x16700>
  408f64:	add	x9, x9, #0xdb7
  408f68:	add	x10, x10, #0xa10
  408f6c:	add	x11, x11, #0x9fe
  408f70:	cmp	w8, #0x2
  408f74:	csel	x9, x10, x9, eq  // eq = none
  408f78:	cmp	w8, #0x1
  408f7c:	csel	x20, x11, x9, eq  // eq = none
  408f80:	b	408fd8 <ferror@plt+0x66d8>
  408f84:	adrp	x20, 418000 <ferror@plt+0x15700>
  408f88:	add	x20, x20, #0xbba
  408f8c:	b	408fd8 <ferror@plt+0x66d8>
  408f90:	cmp	w8, #0x3a
  408f94:	b.eq	408fd0 <ferror@plt+0x66d0>  // b.none
  408f98:	cmp	w8, #0x84
  408f9c:	b.ne	408fac <ferror@plt+0x66ac>  // b.any
  408fa0:	adrp	x20, 418000 <ferror@plt+0x15700>
  408fa4:	add	x20, x20, #0xd7f
  408fa8:	b	408fd8 <ferror@plt+0x66d8>
  408fac:	adrp	x20, 419000 <ferror@plt+0x16700>
  408fb0:	add	x20, x20, #0xdb7
  408fb4:	b	408fd8 <ferror@plt+0x66d8>
  408fb8:	adrp	x20, 41a000 <ferror@plt+0x17700>
  408fbc:	add	x20, x20, #0x829
  408fc0:	b	408fd8 <ferror@plt+0x66d8>
  408fc4:	adrp	x20, 418000 <ferror@plt+0x15700>
  408fc8:	add	x20, x20, #0xd7a
  408fcc:	b	408fd8 <ferror@plt+0x66d8>
  408fd0:	adrp	x20, 419000 <ferror@plt+0x16700>
  408fd4:	add	x20, x20, #0xdb1
  408fd8:	adrp	x1, 418000 <ferror@plt+0x15700>
  408fdc:	add	x1, x1, #0xd7f
  408fe0:	mov	x0, x20
  408fe4:	bl	4025e0 <strcmp@plt>
  408fe8:	adrp	x21, 42d000 <memcpy@GLIBC_2.17>
  408fec:	add	x21, x21, #0x388
  408ff0:	cbnz	w0, 409050 <ferror@plt+0x6750>
  408ff4:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  408ff8:	ldr	w8, [x8, #3620]
  408ffc:	cbz	w8, 409050 <ferror@plt+0x6750>
  409000:	ldr	w9, [x19, #564]
  409004:	cmp	w8, w9
  409008:	b.ne	409050 <ferror@plt+0x6750>  // b.any
  40900c:	ldr	x8, [x21]
  409010:	sub	x8, x8, x21
  409014:	cmp	x8, #0x30
  409018:	b.eq	409030 <ferror@plt+0x6730>  // b.none
  40901c:	bl	409570 <ferror@plt+0x6c70>
  409020:	ldr	x8, [x21]
  409024:	sub	x8, x8, x21
  409028:	cmp	x8, #0x30
  40902c:	b.ne	40901c <ferror@plt+0x671c>  // b.any
  409030:	ldrsw	x8, [x19, #552]
  409034:	adrp	x9, 418000 <ferror@plt+0x15700>
  409038:	add	x9, x9, #0x9f0
  40903c:	adrp	x0, 419000 <ferror@plt+0x16700>
  409040:	add	x8, x9, x8, lsl #3
  409044:	add	x0, x0, #0xda6
  409048:	b	4090ac <ferror@plt+0x67ac>
  40904c:	bl	409570 <ferror@plt+0x6c70>
  409050:	mov	x8, x21
  409054:	ldr	x9, [x8], #8
  409058:	cmp	x9, x8
  40905c:	b.ne	40904c <ferror@plt+0x674c>  // b.any
  409060:	adrp	x0, 419000 <ferror@plt+0x16700>
  409064:	add	x0, x0, #0xda9
  409068:	mov	x1, x20
  40906c:	bl	40816c <ferror@plt+0x586c>
  409070:	ldr	x8, [x21]
  409074:	sub	x8, x8, x21
  409078:	cmp	x8, #0x30
  40907c:	b.eq	409094 <ferror@plt+0x6794>  // b.none
  409080:	bl	409570 <ferror@plt+0x6c70>
  409084:	ldr	x8, [x21]
  409088:	sub	x8, x8, x21
  40908c:	cmp	x8, #0x30
  409090:	b.ne	409080 <ferror@plt+0x6780>  // b.any
  409094:	ldrsw	x8, [x19, #552]
  409098:	adrp	x9, 418000 <ferror@plt+0x15700>
  40909c:	add	x9, x9, #0x990
  4090a0:	adrp	x0, 419000 <ferror@plt+0x16700>
  4090a4:	add	x8, x9, x8, lsl #3
  4090a8:	add	x0, x0, #0xda9
  4090ac:	ldr	x1, [x8]
  4090b0:	bl	40816c <ferror@plt+0x586c>
  4090b4:	ldr	x8, [x21]
  4090b8:	sub	x8, x8, x21
  4090bc:	cmp	x8, #0x58
  4090c0:	b.eq	4090d8 <ferror@plt+0x67d8>  // b.none
  4090c4:	bl	409570 <ferror@plt+0x6c70>
  4090c8:	ldr	x8, [x21]
  4090cc:	sub	x8, x8, x21
  4090d0:	cmp	x8, #0x58
  4090d4:	b.ne	4090c4 <ferror@plt+0x67c4>  // b.any
  4090d8:	ldr	w1, [x19, #556]
  4090dc:	adrp	x0, 419000 <ferror@plt+0x16700>
  4090e0:	add	x0, x0, #0xdac
  4090e4:	bl	40816c <ferror@plt+0x586c>
  4090e8:	ldr	x8, [x21]
  4090ec:	sub	x8, x8, x21
  4090f0:	cmp	x8, #0x80
  4090f4:	b.eq	40910c <ferror@plt+0x680c>  // b.none
  4090f8:	bl	409570 <ferror@plt+0x6c70>
  4090fc:	ldr	x8, [x21]
  409100:	sub	x8, x8, x21
  409104:	cmp	x8, #0x80
  409108:	b.ne	4090f8 <ferror@plt+0x67f8>  // b.any
  40910c:	ldr	w1, [x19, #560]
  409110:	adrp	x0, 419000 <ferror@plt+0x16700>
  409114:	add	x0, x0, #0xdac
  409118:	bl	40816c <ferror@plt+0x586c>
  40911c:	ldr	x8, [x21]
  409120:	sub	x8, x8, x21
  409124:	cmp	x8, #0xa8
  409128:	b.eq	409140 <ferror@plt+0x6840>  // b.none
  40912c:	bl	409570 <ferror@plt+0x6c70>
  409130:	ldr	x8, [x21]
  409134:	sub	x8, x8, x21
  409138:	cmp	x8, #0xa8
  40913c:	b.ne	40912c <ferror@plt+0x682c>  // b.any
  409140:	ldp	x20, x19, [sp, #32]
  409144:	ldr	x21, [sp, #16]
  409148:	ldp	x29, x30, [sp], #48
  40914c:	ret
  409150:	stp	x29, x30, [sp, #-96]!
  409154:	stp	x28, x27, [sp, #16]
  409158:	stp	x26, x25, [sp, #32]
  40915c:	stp	x24, x23, [sp, #48]
  409160:	stp	x22, x21, [sp, #64]
  409164:	stp	x20, x19, [sp, #80]
  409168:	mov	x29, sp
  40916c:	sub	sp, sp, #0x490
  409170:	mov	x8, x0
  409174:	ldrh	w0, [x0, #6]
  409178:	mov	w21, w2
  40917c:	mov	w19, w1
  409180:	cmp	w0, #0x2
  409184:	b.ne	4091a0 <ferror@plt+0x68a0>  // b.any
  409188:	add	x2, x8, #0x8
  40918c:	mov	w1, #0x4                   	// #4
  409190:	bl	40f2a0 <ferror@plt+0xc9a0>
  409194:	mov	x20, x0
  409198:	cbnz	w21, 409200 <ferror@plt+0x6900>
  40919c:	b	4093a0 <ferror@plt+0x6aa0>
  4091a0:	tbnz	w3, #0, 4091c4 <ferror@plt+0x68c4>
  4091a4:	adrp	x9, 42c000 <ferror@plt+0x29700>
  4091a8:	add	x9, x9, #0x9d8
  4091ac:	ldp	x10, x11, [x8, #8]
  4091b0:	ldp	x12, x9, [x9]
  4091b4:	eor	x10, x10, x12
  4091b8:	eor	x9, x11, x9
  4091bc:	orr	x9, x10, x9
  4091c0:	cbz	x9, 409390 <ferror@plt+0x6a90>
  4091c4:	add	x2, x8, #0x8
  4091c8:	mov	w1, #0x10                  	// #16
  4091cc:	bl	40f2a0 <ferror@plt+0xc9a0>
  4091d0:	mov	w1, #0x3a                  	// #58
  4091d4:	mov	x20, x0
  4091d8:	bl	4026a0 <strchr@plt>
  4091dc:	cbz	x0, 4091fc <ferror@plt+0x68fc>
  4091e0:	adrp	x2, 419000 <ferror@plt+0x16700>
  4091e4:	add	x2, x2, #0xe2e
  4091e8:	add	x0, sp, #0x8
  4091ec:	mov	w1, #0x400                 	// #1024
  4091f0:	mov	x3, x20
  4091f4:	bl	4023a0 <snprintf@plt>
  4091f8:	add	x20, sp, #0x8
  4091fc:	cbz	w21, 4093a0 <ferror@plt+0x6aa0>
  409200:	mov	w0, w21
  409204:	bl	411c8c <ferror@plt+0xf38c>
  409208:	mov	x21, x0
  40920c:	cbz	w19, 4093a8 <ferror@plt+0x6aa8>
  409210:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  409214:	ldr	w8, [x8, #1656]
  409218:	cbz	w8, 40923c <ferror@plt+0x693c>
  40921c:	adrp	x22, 432000 <stdin@@GLIBC_2.17+0x1238>
  409220:	add	x22, x22, #0xec0
  409224:	adrp	x1, 41a000 <ferror@plt+0x17700>
  409228:	add	x1, x1, #0x762
  40922c:	mov	x0, x22
  409230:	mov	w2, w19
  409234:	bl	402320 <sprintf@plt>
  409238:	b	4093b8 <ferror@plt+0x6ab8>
  40923c:	adrp	x25, 432000 <stdin@@GLIBC_2.17+0x1238>
  409240:	ldr	x23, [x25, #3640]
  409244:	adrp	x8, 41a000 <ferror@plt+0x17700>
  409248:	add	x8, x8, #0x7ab
  40924c:	cmp	x23, x8
  409250:	b.eq	40942c <ferror@plt+0x6b2c>  // b.none
  409254:	eor	w8, w19, w23, lsr #2
  409258:	adrp	x26, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  40925c:	and	w27, w8, #0x3ff
  409260:	add	x26, x26, #0xde0
  409264:	ldr	x22, [x26, w27, uxtw #3]
  409268:	cbnz	x22, 409344 <ferror@plt+0x6a44>
  40926c:	mov	w0, #0x20                  	// #32
  409270:	bl	402400 <malloc@plt>
  409274:	cbz	x0, 40921c <ferror@plt+0x691c>
  409278:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  40927c:	ldr	x8, [x8, #3632]
  409280:	mov	x22, x0
  409284:	cbnz	x8, 409370 <ferror@plt+0x6a70>
  409288:	adrp	x28, 432000 <stdin@@GLIBC_2.17+0x1238>
  40928c:	ldr	w8, [x28, #3612]
  409290:	cbnz	w8, 409460 <ferror@plt+0x6b60>
  409294:	adrp	x0, 419000 <ferror@plt+0x16700>
  409298:	add	x0, x0, #0xcc4
  40929c:	bl	402870 <getenv@plt>
  4092a0:	mov	x23, x0
  4092a4:	cbnz	x0, 4092e4 <ferror@plt+0x69e4>
  4092a8:	adrp	x0, 418000 <ferror@plt+0x15700>
  4092ac:	add	x0, x0, #0xded
  4092b0:	sub	x23, x29, #0x88
  4092b4:	bl	402870 <getenv@plt>
  4092b8:	adrp	x8, 419000 <ferror@plt+0x16700>
  4092bc:	add	x8, x8, #0xb3d
  4092c0:	cmp	x0, #0x0
  4092c4:	adrp	x2, 41a000 <ferror@plt+0x17700>
  4092c8:	adrp	x4, 419000 <ferror@plt+0x16700>
  4092cc:	csel	x3, x8, x0, eq  // eq = none
  4092d0:	add	x2, x2, #0xe9e
  4092d4:	add	x4, x4, #0xcdd
  4092d8:	sub	x0, x29, #0x88
  4092dc:	mov	w1, #0x7f                  	// #127
  4092e0:	bl	4023a0 <snprintf@plt>
  4092e4:	adrp	x1, 41b000 <ferror@plt+0x18700>
  4092e8:	add	x1, x1, #0x93e
  4092ec:	mov	x0, x23
  4092f0:	bl	402720 <fopen64@plt>
  4092f4:	cbz	x0, 409448 <ferror@plt+0x6b48>
  4092f8:	adrp	x24, 432000 <stdin@@GLIBC_2.17+0x1238>
  4092fc:	add	x24, x24, #0xe1c
  409300:	adrp	x1, 419000 <ferror@plt+0x16700>
  409304:	add	x3, x24, #0x4
  409308:	add	x1, x1, #0xcfe
  40930c:	mov	x2, x24
  409310:	mov	x23, x0
  409314:	bl	402430 <__isoc99_fscanf@plt>
  409318:	cmp	w0, #0x1
  40931c:	b.gt	40932c <ferror@plt+0x6a2c>
  409320:	mov	x8, #0x400                 	// #1024
  409324:	movk	x8, #0x1387, lsl #32
  409328:	str	x8, [x24]
  40932c:	mov	x0, x23
  409330:	bl	4023e0 <fclose@plt>
  409334:	ldr	w8, [x28, #3612]
  409338:	b	409460 <ferror@plt+0x6b60>
  40933c:	ldr	x22, [x22]
  409340:	cbz	x22, 40926c <ferror@plt+0x696c>
  409344:	ldr	w8, [x22, #8]
  409348:	cmp	w8, w19
  40934c:	b.ne	40933c <ferror@plt+0x6a3c>  // b.any
  409350:	ldr	x8, [x22, #24]
  409354:	cmp	x8, x23
  409358:	b.ne	40933c <ferror@plt+0x6a3c>  // b.any
  40935c:	ldr	x22, [x22, #16]
  409360:	cbnz	x22, 4093b8 <ferror@plt+0x6ab8>
  409364:	b	40921c <ferror@plt+0x691c>
  409368:	ldr	x8, [x8]
  40936c:	cbz	x8, 409288 <ferror@plt+0x6988>
  409370:	ldr	w9, [x8, #8]
  409374:	cmp	w9, w19
  409378:	b.ne	409368 <ferror@plt+0x6a68>  // b.any
  40937c:	ldr	x9, [x8, #24]
  409380:	cmp	x9, x23
  409384:	b.ne	409368 <ferror@plt+0x6a68>  // b.any
  409388:	add	x0, x8, #0x10
  40938c:	b	4094a8 <ferror@plt+0x6ba8>
  409390:	mov	w8, #0x2a                  	// #42
  409394:	add	x20, sp, #0x8
  409398:	strh	w8, [sp, #8]
  40939c:	cbnz	w21, 409200 <ferror@plt+0x6900>
  4093a0:	mov	x21, xzr
  4093a4:	cbnz	w19, 409210 <ferror@plt+0x6910>
  4093a8:	adrp	x22, 432000 <stdin@@GLIBC_2.17+0x1238>
  4093ac:	add	x22, x22, #0xec0
  4093b0:	mov	w8, #0x2a                  	// #42
  4093b4:	strh	w8, [x22]
  4093b8:	cbz	x21, 4093dc <ferror@plt+0x6adc>
  4093bc:	adrp	x0, 419000 <ferror@plt+0x16700>
  4093c0:	adrp	x3, 419000 <ferror@plt+0x16700>
  4093c4:	add	x0, x0, #0xe33
  4093c8:	add	x3, x3, #0xb80
  4093cc:	mov	x1, x20
  4093d0:	mov	x2, x21
  4093d4:	bl	40816c <ferror@plt+0x586c>
  4093d8:	b	4093f4 <ferror@plt+0x6af4>
  4093dc:	adrp	x0, 419000 <ferror@plt+0x16700>
  4093e0:	adrp	x2, 419000 <ferror@plt+0x16700>
  4093e4:	add	x0, x0, #0xe37
  4093e8:	add	x2, x2, #0xb80
  4093ec:	mov	x1, x20
  4093f0:	bl	40816c <ferror@plt+0x586c>
  4093f4:	bl	409570 <ferror@plt+0x6c70>
  4093f8:	adrp	x0, 419000 <ferror@plt+0x16700>
  4093fc:	add	x0, x0, #0xda9
  409400:	mov	x1, x22
  409404:	bl	40816c <ferror@plt+0x586c>
  409408:	bl	409570 <ferror@plt+0x6c70>
  40940c:	add	sp, sp, #0x490
  409410:	ldp	x20, x19, [sp, #80]
  409414:	ldp	x22, x21, [sp, #64]
  409418:	ldp	x24, x23, [sp, #48]
  40941c:	ldp	x26, x25, [sp, #32]
  409420:	ldp	x28, x27, [sp, #16]
  409424:	ldp	x29, x30, [sp], #96
  409428:	ret
  40942c:	adrp	x1, 432000 <stdin@@GLIBC_2.17+0x1238>
  409430:	add	x1, x1, #0xec0
  409434:	mov	w2, #0x80                  	// #128
  409438:	mov	w0, w19
  40943c:	bl	412924 <ferror@plt+0x10024>
  409440:	mov	x22, x0
  409444:	b	4093b8 <ferror@plt+0x6ab8>
  409448:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  40944c:	mov	x9, #0x400                 	// #1024
  409450:	add	x8, x8, #0xe1c
  409454:	movk	x9, #0x1387, lsl #32
  409458:	str	x9, [x8]
  40945c:	mov	w8, #0x400                 	// #1024
  409460:	cmp	w8, w19
  409464:	b.gt	409478 <ferror@plt+0x6b78>
  409468:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  40946c:	ldr	w8, [x8, #3616]
  409470:	cmp	w8, w19
  409474:	b.ge	4094bc <ferror@plt+0x6bbc>  // b.tcont
  409478:	adrp	x23, 432000 <stdin@@GLIBC_2.17+0x1238>
  40947c:	ldrb	w8, [x23, #3596]
  409480:	tbnz	w8, #0, 409494 <ferror@plt+0x6b94>
  409484:	mov	w0, #0x1                   	// #1
  409488:	mov	w24, #0x1                   	// #1
  40948c:	bl	4027a0 <setservent@plt>
  409490:	strb	w24, [x23, #3596]
  409494:	ldr	x1, [x25, #3640]
  409498:	rev	w8, w19
  40949c:	lsr	w0, w8, #16
  4094a0:	bl	402590 <getservbyport@plt>
  4094a4:	cbz	x0, 4094bc <ferror@plt+0x6bbc>
  4094a8:	ldr	x0, [x0]
  4094ac:	str	w19, [x22, #8]
  4094b0:	cbz	x0, 4094c4 <ferror@plt+0x6bc4>
  4094b4:	bl	402510 <strdup@plt>
  4094b8:	b	4094c4 <ferror@plt+0x6bc4>
  4094bc:	mov	x0, xzr
  4094c0:	str	w19, [x22, #8]
  4094c4:	lsl	x9, x27, #3
  4094c8:	ldr	x8, [x25, #3640]
  4094cc:	ldr	x10, [x26, x9]
  4094d0:	str	x22, [x26, x9]
  4094d4:	stp	x0, x8, [x22, #16]
  4094d8:	str	x10, [x22]
  4094dc:	ldr	x22, [x22, #16]
  4094e0:	cbnz	x22, 4093b8 <ferror@plt+0x6ab8>
  4094e4:	b	40921c <ferror@plt+0x691c>
  4094e8:	stp	x29, x30, [sp, #-32]!
  4094ec:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  4094f0:	ldr	w8, [x8, #3608]
  4094f4:	str	x19, [sp, #16]
  4094f8:	mov	x29, sp
  4094fc:	cbz	w8, 409524 <ferror@plt+0x6c24>
  409500:	ldr	w0, [x0, #564]
  409504:	add	x1, x29, #0x18
  409508:	mov	w2, #0x1                   	// #1
  40950c:	bl	4096b0 <ferror@plt+0x6db0>
  409510:	cmp	w0, #0x1
  409514:	b.ge	409548 <ferror@plt+0x6c48>  // b.tcont
  409518:	ldr	x19, [sp, #16]
  40951c:	ldp	x29, x30, [sp], #32
  409520:	ret
  409524:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  409528:	ldr	w8, [x8, #3600]
  40952c:	cbz	w8, 409518 <ferror@plt+0x6c18>
  409530:	ldr	w0, [x0, #564]
  409534:	add	x1, x29, #0x18
  409538:	mov	w2, wzr
  40953c:	bl	4096b0 <ferror@plt+0x6db0>
  409540:	cmp	w0, #0x1
  409544:	b.lt	409518 <ferror@plt+0x6c18>  // b.tstop
  409548:	ldr	x19, [x29, #24]
  40954c:	adrp	x0, 419000 <ferror@plt+0x16700>
  409550:	add	x0, x0, #0xe3c
  409554:	mov	x1, x19
  409558:	bl	40816c <ferror@plt+0x586c>
  40955c:	mov	x0, x19
  409560:	bl	402650 <free@plt>
  409564:	ldr	x19, [sp, #16]
  409568:	ldp	x29, x30, [sp], #32
  40956c:	ret
  409570:	stp	x29, x30, [sp, #-64]!
  409574:	stp	x20, x19, [sp, #48]
  409578:	adrp	x19, 42d000 <memcpy@GLIBC_2.17>
  40957c:	stp	x22, x21, [sp, #32]
  409580:	add	x19, x19, #0x388
  409584:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  409588:	ldr	x20, [x19]
  40958c:	ldr	w22, [x8, #3624]
  409590:	str	x23, [sp, #16]
  409594:	mov	x29, sp
  409598:	sub	x8, x20, x19
  40959c:	cmp	w22, #0x5
  4095a0:	sub	x21, x8, #0x8
  4095a4:	b.lt	4095c4 <ferror@plt+0x6cc4>  // b.tstop
  4095a8:	cmp	x21, #0x168
  4095ac:	b.ne	4095c4 <ferror@plt+0x6cc4>  // b.any
  4095b0:	ldp	x20, x19, [sp, #48]
  4095b4:	ldp	x22, x21, [sp, #32]
  4095b8:	ldr	x23, [sp, #16]
  4095bc:	ldp	x29, x30, [sp], #64
  4095c0:	b	406ac0 <ferror@plt+0x41c0>
  4095c4:	ldr	w8, [x20, #24]
  4095c8:	cbnz	w8, 40964c <ferror@plt+0x6d4c>
  4095cc:	adrp	x10, 432000 <stdin@@GLIBC_2.17+0x1238>
  4095d0:	add	x10, x10, #0xe40
  4095d4:	ldr	x8, [x10]
  4095d8:	ldr	w11, [x20, #32]
  4095dc:	ldr	x23, [x10, #16]
  4095e0:	ldrh	w9, [x8]
  4095e4:	cmp	w11, w9
  4095e8:	and	x10, x9, #0x1
  4095ec:	b.ge	4095f4 <ferror@plt+0x6cf4>  // b.tcont
  4095f0:	str	w9, [x20, #32]
  4095f4:	ldr	x11, [x23, #8]
  4095f8:	sub	w12, w23, w11
  4095fc:	sub	w12, w12, w10
  409600:	add	w12, w12, #0x100, lsl #12
  409604:	cmp	w12, #0x1
  409608:	b.hi	409660 <ferror@plt+0x6d60>  // b.pmore
  40960c:	add	x8, x11, x10
  409610:	mov	w0, #0x100000              	// #1048576
  409614:	str	x8, [x23, #8]
  409618:	bl	402400 <malloc@plt>
  40961c:	cbz	x0, 4096ac <ferror@plt+0x6dac>
  409620:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  409624:	add	x8, x8, #0xe28
  409628:	add	x9, x0, #0x10
  40962c:	add	x10, x0, #0x12
  409630:	add	w11, w22, #0x1
  409634:	strh	wzr, [x0, #16]
  409638:	str	x0, [x8, #40]
  40963c:	str	x9, [x8, #24]
  409640:	stp	xzr, x10, [x0]
  409644:	str	w11, [x8]
  409648:	str	x0, [x23]
  40964c:	cmp	x21, #0x168
  409650:	b.ne	40968c <ferror@plt+0x6d8c>  // b.any
  409654:	add	x8, x19, #0x8
  409658:	str	x8, [x19]
  40965c:	b	409698 <ferror@plt+0x6d98>
  409660:	add	w9, w9, #0x1
  409664:	and	x9, x9, #0x1fffe
  409668:	add	x8, x8, x9
  40966c:	adrp	x10, 432000 <stdin@@GLIBC_2.17+0x1238>
  409670:	add	x9, x8, #0x2
  409674:	add	x11, x8, #0x4
  409678:	str	x9, [x10, #3648]
  40967c:	strh	wzr, [x8, #2]
  409680:	str	x11, [x23, #8]
  409684:	cmp	x21, #0x168
  409688:	b.eq	409654 <ferror@plt+0x6d54>  // b.none
  40968c:	add	x8, x20, #0x28
  409690:	adrp	x9, 42d000 <memcpy@GLIBC_2.17>
  409694:	str	x8, [x9, #904]
  409698:	ldp	x20, x19, [sp, #48]
  40969c:	ldp	x22, x21, [sp, #32]
  4096a0:	ldr	x23, [sp, #16]
  4096a4:	ldp	x29, x30, [sp], #64
  4096a8:	ret
  4096ac:	bl	402580 <abort@plt>
  4096b0:	sub	sp, sp, #0x70
  4096b4:	stp	x29, x30, [sp, #16]
  4096b8:	stp	x28, x27, [sp, #32]
  4096bc:	stp	x26, x25, [sp, #48]
  4096c0:	stp	x24, x23, [sp, #64]
  4096c4:	stp	x22, x21, [sp, #80]
  4096c8:	stp	x20, x19, [sp, #96]
  4096cc:	add	x29, sp, #0x10
  4096d0:	cbz	w0, 409894 <ferror@plt+0x6f94>
  4096d4:	eor	w8, w0, w0, lsr #16
  4096d8:	eor	w8, w8, w0, lsr #24
  4096dc:	eor	w8, w8, w0, lsr #8
  4096e0:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  4096e4:	and	w8, w8, #0xff
  4096e8:	add	x9, x9, #0xde0
  4096ec:	add	x8, x9, w8, uxtw #3
  4096f0:	ldr	x21, [x8, #352]
  4096f4:	mov	x20, x1
  4096f8:	mov	w28, w0
  4096fc:	str	xzr, [x1]
  409700:	cbz	x21, 409894 <ferror@plt+0x6f94>
  409704:	adrp	x24, 419000 <ferror@plt+0x16700>
  409708:	adrp	x25, 419000 <ferror@plt+0x16700>
  40970c:	mov	w19, w2
  409710:	mov	w27, wzr
  409714:	mov	w9, wzr
  409718:	mov	w23, wzr
  40971c:	add	x24, x24, #0xe7e
  409720:	add	x25, x25, #0xe5d
  409724:	str	w28, [sp, #4]
  409728:	b	409748 <ferror@plt+0x6e48>
  40972c:	mov	x27, x26
  409730:	ldr	w28, [sp, #4]
  409734:	ldr	x9, [sp, #8]
  409738:	add	w23, w23, #0x1
  40973c:	add	w9, w0, w9
  409740:	ldr	x21, [x21]
  409744:	cbz	x21, 40989c <ferror@plt+0x6f9c>
  409748:	ldr	w8, [x21, #8]
  40974c:	cmp	w8, w28
  409750:	b.ne	409740 <ferror@plt+0x6e40>  // b.any
  409754:	ldr	x0, [x20]
  409758:	sxtw	x22, w9
  40975c:	sxtw	x26, w27
  409760:	str	x9, [sp, #8]
  409764:	cbz	w19, 4097f8 <ferror@plt+0x6ef8>
  409768:	neg	x28, x22
  40976c:	cmp	w19, #0x2
  409770:	add	x0, x0, x22
  409774:	b.ne	4097a0 <ferror@plt+0x6ea0>  // b.any
  409778:	b	4097c8 <ferror@plt+0x6ec8>
  40977c:	ldr	x0, [x20]
  409780:	add	x26, x26, #0x200
  409784:	mov	x1, x26
  409788:	bl	4024f0 <realloc@plt>
  40978c:	cbz	x0, 4098d0 <ferror@plt+0x6fd0>
  409790:	str	x0, [x20]
  409794:	cmp	w19, #0x2
  409798:	add	x0, x0, x22
  40979c:	b.eq	4097c8 <ferror@plt+0x6ec8>  // b.none
  4097a0:	cmp	w19, #0x1
  4097a4:	b.ne	4098f0 <ferror@plt+0x6ff0>  // b.any
  4097a8:	ldp	x3, x5, [x21, #24]
  4097ac:	ldp	w4, w6, [x21, #12]
  4097b0:	add	x27, x28, x26
  4097b4:	mov	x1, x27
  4097b8:	mov	x2, x25
  4097bc:	bl	4023a0 <snprintf@plt>
  4097c0:	tbz	w0, #31, 4097e8 <ferror@plt+0x6ee8>
  4097c4:	b	40977c <ferror@plt+0x6e7c>
  4097c8:	ldp	x3, x5, [x21, #24]
  4097cc:	ldp	w4, w6, [x21, #12]
  4097d0:	ldr	x7, [x21, #40]
  4097d4:	add	x1, x28, x26
  4097d8:	mov	x2, x24
  4097dc:	sub	x27, x26, x22
  4097e0:	bl	4023a0 <snprintf@plt>
  4097e4:	tbnz	w0, #31, 40977c <ferror@plt+0x6e7c>
  4097e8:	sxtw	x8, w0
  4097ec:	cmp	x27, x8
  4097f0:	b.le	40977c <ferror@plt+0x6e7c>
  4097f4:	b	40972c <ferror@plt+0x6e2c>
  4097f8:	ldr	x3, [x21, #24]
  4097fc:	ldp	w4, w5, [x21, #12]
  409800:	sub	x27, x26, x22
  409804:	adrp	x2, 419000 <ferror@plt+0x16700>
  409808:	add	x0, x0, x22
  40980c:	mov	x1, x27
  409810:	add	x2, x2, #0xe48
  409814:	bl	4023a0 <snprintf@plt>
  409818:	tbnz	w0, #31, 409830 <ferror@plt+0x6f30>
  40981c:	sxtw	x8, w0
  409820:	cmp	x27, x8
  409824:	b.le	409830 <ferror@plt+0x6f30>
  409828:	mov	x27, x26
  40982c:	b	409734 <ferror@plt+0x6e34>
  409830:	mov	w8, #0x200                 	// #512
  409834:	str	w23, [sp]
  409838:	sub	x23, x8, x22
  40983c:	ldr	x0, [x20]
  409840:	add	x27, x26, #0x200
  409844:	mov	x1, x27
  409848:	bl	4024f0 <realloc@plt>
  40984c:	cbz	x0, 4098d0 <ferror@plt+0x6fd0>
  409850:	str	x0, [x20]
  409854:	ldr	x3, [x21, #24]
  409858:	ldp	w4, w5, [x21, #12]
  40985c:	add	x28, x23, x26
  409860:	adrp	x2, 419000 <ferror@plt+0x16700>
  409864:	add	x0, x0, x22
  409868:	mov	x1, x28
  40986c:	add	x2, x2, #0xe48
  409870:	bl	4023a0 <snprintf@plt>
  409874:	mov	x26, x27
  409878:	tbnz	w0, #31, 40983c <ferror@plt+0x6f3c>
  40987c:	sxtw	x8, w0
  409880:	cmp	x28, x8
  409884:	mov	x26, x27
  409888:	b.le	40983c <ferror@plt+0x6f3c>
  40988c:	ldr	w23, [sp]
  409890:	b	409730 <ferror@plt+0x6e30>
  409894:	mov	w23, wzr
  409898:	b	4098ac <ferror@plt+0x6fac>
  40989c:	cbz	w9, 4098ac <ferror@plt+0x6fac>
  4098a0:	ldr	x8, [x20]
  4098a4:	add	x8, x8, w9, sxtw
  4098a8:	sturb	wzr, [x8, #-1]
  4098ac:	mov	w0, w23
  4098b0:	ldp	x20, x19, [sp, #96]
  4098b4:	ldp	x22, x21, [sp, #80]
  4098b8:	ldp	x24, x23, [sp, #64]
  4098bc:	ldp	x26, x25, [sp, #48]
  4098c0:	ldp	x28, x27, [sp, #32]
  4098c4:	ldp	x29, x30, [sp, #16]
  4098c8:	add	sp, sp, #0x70
  4098cc:	ret
  4098d0:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  4098d4:	ldr	x3, [x8, #3496]
  4098d8:	adrp	x0, 418000 <ferror@plt+0x15700>
  4098dc:	add	x0, x0, #0xe4e
  4098e0:	mov	w1, #0x1c                  	// #28
  4098e4:	mov	w2, #0x1                   	// #1
  4098e8:	bl	4026c0 <fwrite@plt>
  4098ec:	bl	402580 <abort@plt>
  4098f0:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  4098f4:	ldr	x0, [x8, #3496]
  4098f8:	adrp	x1, 419000 <ferror@plt+0x16700>
  4098fc:	add	x1, x1, #0xeab
  409900:	mov	w2, w19
  409904:	bl	4028c0 <fprintf@plt>
  409908:	bl	402580 <abort@plt>
  40990c:	stp	x29, x30, [sp, #-48]!
  409910:	mov	w8, #0x4dd3                	// #19923
  409914:	movk	w8, #0x1062, lsl #16
  409918:	lsr	w10, w0, #5
  40991c:	umull	x8, w0, w8
  409920:	stp	x20, x19, [sp, #32]
  409924:	mov	w19, w0
  409928:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x1238>
  40992c:	cmp	w10, #0x753
  409930:	lsr	x20, x8, #38
  409934:	str	x21, [sp, #16]
  409938:	mov	x29, sp
  40993c:	strb	wzr, [x9, #3712]
  409940:	b.cc	409984 <ferror@plt+0x7084>  // b.lo, b.ul, b.last
  409944:	mov	w8, #0xb273                	// #45683
  409948:	movk	w8, #0x45e7, lsl #16
  40994c:	umull	x8, w19, w8
  409950:	adrp	x0, 432000 <stdin@@GLIBC_2.17+0x1238>
  409954:	adrp	x2, 419000 <ferror@plt+0x16700>
  409958:	lsr	x3, x8, #46
  40995c:	add	x0, x0, #0xe80
  409960:	add	x2, x2, #0xed7
  409964:	mov	w1, #0x30                  	// #48
  409968:	bl	4023a0 <snprintf@plt>
  40996c:	mov	w8, #0x27bf                	// #10175
  409970:	movk	w8, #0x9, lsl #16
  409974:	cmp	w19, w8
  409978:	b.hi	409a18 <ferror@plt+0x7118>  // b.pmore
  40997c:	mov	w19, wzr
  409980:	b	40998c <ferror@plt+0x708c>
  409984:	mov	w8, #0x3e8                 	// #1000
  409988:	msub	w19, w20, w8, w19
  40998c:	mov	w8, #0x8889                	// #34953
  409990:	movk	w8, #0x8888, lsl #16
  409994:	mul	x8, x20, x8
  409998:	lsr	x8, x8, #37
  40999c:	mov	w9, #0x3c                  	// #60
  4099a0:	msub	w21, w8, w9, w20
  4099a4:	adrp	x20, 432000 <stdin@@GLIBC_2.17+0x1238>
  4099a8:	add	x20, x20, #0xe80
  4099ac:	cbz	w21, 4099ec <ferror@plt+0x70ec>
  4099b0:	cmp	w21, #0x9
  4099b4:	mov	x0, x20
  4099b8:	csel	w19, wzr, w19, hi  // hi = pmore
  4099bc:	bl	402250 <strlen@plt>
  4099c0:	adrp	x8, 41b000 <ferror@plt+0x18700>
  4099c4:	adrp	x9, 41a000 <ferror@plt+0x17700>
  4099c8:	add	x8, x8, #0x77c
  4099cc:	add	x9, x9, #0xf52
  4099d0:	cmp	w19, #0x0
  4099d4:	adrp	x1, 419000 <ferror@plt+0x16700>
  4099d8:	add	x0, x20, x0
  4099dc:	csel	x3, x9, x8, eq  // eq = none
  4099e0:	add	x1, x1, #0xedd
  4099e4:	mov	w2, w21
  4099e8:	bl	402320 <sprintf@plt>
  4099ec:	cbz	w19, 409a18 <ferror@plt+0x7118>
  4099f0:	mov	x0, x20
  4099f4:	bl	402250 <strlen@plt>
  4099f8:	add	x0, x20, x0
  4099fc:	mov	w2, w19
  409a00:	ldp	x20, x19, [sp, #32]
  409a04:	ldr	x21, [sp, #16]
  409a08:	adrp	x1, 419000 <ferror@plt+0x16700>
  409a0c:	add	x1, x1, #0xee2
  409a10:	ldp	x29, x30, [sp], #48
  409a14:	b	402320 <sprintf@plt>
  409a18:	ldp	x20, x19, [sp, #32]
  409a1c:	ldr	x21, [sp, #16]
  409a20:	ldp	x29, x30, [sp], #48
  409a24:	ret
  409a28:	stp	x29, x30, [sp, #-48]!
  409a2c:	stp	x20, x19, [sp, #32]
  409a30:	ldr	x20, [x0, w1, sxtw #3]
  409a34:	mov	x19, x0
  409a38:	str	x21, [sp, #16]
  409a3c:	mov	x29, sp
  409a40:	cbz	x20, 409ac8 <ferror@plt+0x71c8>
  409a44:	ldp	w8, w2, [x20, #4]
  409a48:	ldp	w3, w4, [x20, #12]
  409a4c:	ldp	w5, w6, [x20, #20]
  409a50:	ldr	w7, [x20, #28]
  409a54:	adrp	x0, 419000 <ferror@plt+0x16700>
  409a58:	sxtw	x21, w1
  409a5c:	add	x0, x0, #0xf70
  409a60:	mov	w1, w8
  409a64:	bl	40816c <ferror@plt+0x586c>
  409a68:	ldr	x8, [x19, x21, lsl #3]
  409a6c:	ldrh	w8, [x8]
  409a70:	sub	x8, x8, #0x4
  409a74:	cmp	x8, #0x20
  409a78:	b.cc	409ab0 <ferror@plt+0x71b0>  // b.lo, b.ul, b.last
  409a7c:	ldr	w1, [x20, #32]
  409a80:	adrp	x0, 419000 <ferror@plt+0x16700>
  409a84:	add	x0, x0, #0xf96
  409a88:	bl	40816c <ferror@plt+0x586c>
  409a8c:	ldr	x8, [x19, x21, lsl #3]
  409a90:	ldrh	w8, [x8]
  409a94:	sub	x8, x8, #0x4
  409a98:	cmp	x8, #0x24
  409a9c:	b.cc	409ab0 <ferror@plt+0x71b0>  // b.lo, b.ul, b.last
  409aa0:	ldr	w1, [x20, #36]
  409aa4:	adrp	x0, 419000 <ferror@plt+0x16700>
  409aa8:	add	x0, x0, #0xf9c
  409aac:	bl	40816c <ferror@plt+0x586c>
  409ab0:	ldp	x20, x19, [sp, #32]
  409ab4:	ldr	x21, [sp, #16]
  409ab8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409abc:	add	x0, x0, #0x55b
  409ac0:	ldp	x29, x30, [sp], #48
  409ac4:	b	40816c <ferror@plt+0x586c>
  409ac8:	cmp	w1, #0x7
  409acc:	b.ne	409af8 <ferror@plt+0x71f8>  // b.any
  409ad0:	ldr	x8, [x19, #8]
  409ad4:	cbz	x8, 409af8 <ferror@plt+0x71f8>
  409ad8:	ldp	w1, w2, [x8, #4]
  409adc:	ldp	w3, w4, [x8, #12]
  409ae0:	ldp	x20, x19, [sp, #32]
  409ae4:	ldr	x21, [sp, #16]
  409ae8:	adrp	x0, 419000 <ferror@plt+0x16700>
  409aec:	add	x0, x0, #0xf59
  409af0:	ldp	x29, x30, [sp], #48
  409af4:	b	40816c <ferror@plt+0x586c>
  409af8:	ldp	x20, x19, [sp, #32]
  409afc:	ldr	x21, [sp, #16]
  409b00:	ldp	x29, x30, [sp], #48
  409b04:	ret
  409b08:	sub	sp, sp, #0x60
  409b0c:	stp	x29, x30, [sp, #64]
  409b10:	stp	x20, x19, [sp, #80]
  409b14:	ldrb	w8, [x0, #912]
  409b18:	mov	x19, x0
  409b1c:	add	x29, sp, #0x40
  409b20:	cbz	w8, 409b30 <ferror@plt+0x7230>
  409b24:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409b28:	add	x0, x0, #0xd1
  409b2c:	bl	40816c <ferror@plt+0x586c>
  409b30:	ldrb	w8, [x19, #913]
  409b34:	cbz	w8, 409b44 <ferror@plt+0x7244>
  409b38:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409b3c:	add	x0, x0, #0xd5
  409b40:	bl	40816c <ferror@plt+0x586c>
  409b44:	ldrb	w8, [x19, #914]
  409b48:	cbz	w8, 409b58 <ferror@plt+0x7258>
  409b4c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409b50:	add	x0, x0, #0xdb
  409b54:	bl	40816c <ferror@plt+0x586c>
  409b58:	ldrb	w8, [x19, #915]
  409b5c:	cbz	w8, 409b6c <ferror@plt+0x726c>
  409b60:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409b64:	add	x0, x0, #0xe0
  409b68:	bl	40816c <ferror@plt+0x586c>
  409b6c:	ldrb	w8, [x19, #916]
  409b70:	cbz	w8, 409b80 <ferror@plt+0x7280>
  409b74:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409b78:	add	x0, x0, #0xe9
  409b7c:	bl	40816c <ferror@plt+0x586c>
  409b80:	ldrb	w8, [x19, #628]
  409b84:	cbz	w8, 409b98 <ferror@plt+0x7298>
  409b88:	adrp	x0, 419000 <ferror@plt+0x16700>
  409b8c:	add	x1, x19, #0x274
  409b90:	add	x0, x0, #0xda8
  409b94:	bl	40816c <ferror@plt+0x586c>
  409b98:	ldrb	w8, [x19, #917]
  409b9c:	cbz	w8, 409bb4 <ferror@plt+0x72b4>
  409ba0:	ldr	w1, [x19, #704]
  409ba4:	ldr	w2, [x19, #708]
  409ba8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409bac:	add	x0, x0, #0xf3
  409bb0:	bl	40816c <ferror@plt+0x586c>
  409bb4:	ldr	d0, [x19, #648]
  409bb8:	fcmp	d0, #0.0
  409bbc:	b.eq	409bcc <ferror@plt+0x72cc>  // b.none
  409bc0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409bc4:	add	x0, x0, #0x101
  409bc8:	bl	40816c <ferror@plt+0x586c>
  409bcc:	ldr	w1, [x19, #688]
  409bd0:	cbz	w1, 409be0 <ferror@plt+0x72e0>
  409bd4:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409bd8:	add	x0, x0, #0x109
  409bdc:	bl	40816c <ferror@plt+0x586c>
  409be0:	ldr	d0, [x19, #664]
  409be4:	fcmp	d0, #0.0
  409be8:	b.eq	409bfc <ferror@plt+0x72fc>  // b.none
  409bec:	ldr	d1, [x19, #672]
  409bf0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409bf4:	add	x0, x0, #0x115
  409bf8:	bl	40816c <ferror@plt+0x586c>
  409bfc:	ldr	d0, [x19, #656]
  409c00:	fcmp	d0, #0.0
  409c04:	b.eq	409c14 <ferror@plt+0x7314>  // b.none
  409c08:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409c0c:	add	x0, x0, #0x120
  409c10:	bl	40816c <ferror@plt+0x586c>
  409c14:	ldr	w1, [x19, #680]
  409c18:	cbz	w1, 409c3c <ferror@plt+0x733c>
  409c1c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409c20:	add	x0, x0, #0x128
  409c24:	bl	40816c <ferror@plt+0x586c>
  409c28:	ldrb	w8, [x19, #680]
  409c2c:	tbz	w8, #0, 409c3c <ferror@plt+0x733c>
  409c30:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409c34:	add	x0, x0, #0x131
  409c38:	bl	40816c <ferror@plt+0x586c>
  409c3c:	ldr	w1, [x19, #712]
  409c40:	cbz	w1, 409c50 <ferror@plt+0x7350>
  409c44:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409c48:	add	x0, x0, #0x138
  409c4c:	bl	40816c <ferror@plt+0x586c>
  409c50:	ldr	w1, [x19, #724]
  409c54:	cbz	w1, 409c64 <ferror@plt+0x7364>
  409c58:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409c5c:	add	x0, x0, #0x140
  409c60:	bl	40816c <ferror@plt+0x586c>
  409c64:	ldr	w1, [x19, #716]
  409c68:	cbz	w1, 409c78 <ferror@plt+0x7378>
  409c6c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409c70:	add	x0, x0, #0x149
  409c74:	bl	40816c <ferror@plt+0x586c>
  409c78:	ldr	w1, [x19, #720]
  409c7c:	cbz	w1, 409c8c <ferror@plt+0x738c>
  409c80:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409c84:	add	x0, x0, #0x154
  409c88:	bl	40816c <ferror@plt+0x586c>
  409c8c:	ldr	w1, [x19, #728]
  409c90:	cbz	w1, 409ca0 <ferror@plt+0x73a0>
  409c94:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409c98:	add	x0, x0, #0x15f
  409c9c:	bl	40816c <ferror@plt+0x586c>
  409ca0:	ldr	w1, [x19, #684]
  409ca4:	cbz	w1, 409cb4 <ferror@plt+0x73b4>
  409ca8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409cac:	add	x0, x0, #0x168
  409cb0:	bl	40816c <ferror@plt+0x586c>
  409cb4:	ldr	x1, [x19, #896]
  409cb8:	cbz	x1, 409cc8 <ferror@plt+0x73c8>
  409cbc:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409cc0:	add	x0, x0, #0x175
  409cc4:	bl	40816c <ferror@plt+0x586c>
  409cc8:	ldr	x1, [x19, #904]
  409ccc:	cbz	x1, 409cdc <ferror@plt+0x73dc>
  409cd0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409cd4:	add	x0, x0, #0x186
  409cd8:	bl	40816c <ferror@plt+0x586c>
  409cdc:	ldr	x1, [x19, #768]
  409ce0:	cbz	x1, 409cf0 <ferror@plt+0x73f0>
  409ce4:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409ce8:	add	x0, x0, #0x19a
  409cec:	bl	40816c <ferror@plt+0x586c>
  409cf0:	ldr	x1, [x19, #776]
  409cf4:	cbz	x1, 409d04 <ferror@plt+0x7404>
  409cf8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409cfc:	add	x0, x0, #0x1ac
  409d00:	bl	40816c <ferror@plt+0x586c>
  409d04:	ldr	w1, [x19, #784]
  409d08:	cbz	w1, 409d18 <ferror@plt+0x7418>
  409d0c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409d10:	add	x0, x0, #0x1c1
  409d14:	bl	40816c <ferror@plt+0x586c>
  409d18:	ldr	w1, [x19, #788]
  409d1c:	cbz	w1, 409d2c <ferror@plt+0x742c>
  409d20:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409d24:	add	x0, x0, #0x1ce
  409d28:	bl	40816c <ferror@plt+0x586c>
  409d2c:	ldr	w1, [x19, #792]
  409d30:	cbz	w1, 409d40 <ferror@plt+0x7440>
  409d34:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409d38:	add	x0, x0, #0x1da
  409d3c:	bl	40816c <ferror@plt+0x586c>
  409d40:	ldr	w1, [x19, #796]
  409d44:	cbz	w1, 409d54 <ferror@plt+0x7454>
  409d48:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409d4c:	add	x0, x0, #0x1ec
  409d50:	bl	40816c <ferror@plt+0x586c>
  409d54:	ldr	x8, [x19, #920]
  409d58:	cbz	x8, 409d78 <ferror@plt+0x7478>
  409d5c:	ldrb	w9, [x8, #16]
  409d60:	cbz	w9, 409da8 <ferror@plt+0x74a8>
  409d64:	ldp	w1, w2, [x8]
  409d68:	ldp	w3, w4, [x8, #8]
  409d6c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409d70:	add	x0, x0, #0x1fd
  409d74:	bl	40816c <ferror@plt+0x586c>
  409d78:	ldr	x8, [x19, #928]
  409d7c:	adrp	x20, 438000 <stdin@@GLIBC_2.17+0x7238>
  409d80:	cbz	x8, 409ebc <ferror@plt+0x75bc>
  409d84:	ldr	d0, [x8]
  409d88:	ldr	w8, [x20, #1656]
  409d8c:	fmov	d1, #8.000000000000000000e+00
  409d90:	ucvtf	d0, d0
  409d94:	fmul	d0, d0, d1
  409d98:	cbz	w8, 409dc4 <ferror@plt+0x74c4>
  409d9c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  409da0:	add	x1, x1, #0x3f7
  409da4:	b	409e2c <ferror@plt+0x752c>
  409da8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409dac:	add	x0, x0, #0x22f
  409db0:	bl	40816c <ferror@plt+0x586c>
  409db4:	ldr	x8, [x19, #928]
  409db8:	adrp	x20, 438000 <stdin@@GLIBC_2.17+0x7238>
  409dbc:	cbnz	x8, 409d84 <ferror@plt+0x7484>
  409dc0:	b	409ebc <ferror@plt+0x75bc>
  409dc4:	mov	x8, #0x848000000000        	// #145685290680320
  409dc8:	movk	x8, #0x412e, lsl #48
  409dcc:	fmov	d1, x8
  409dd0:	fcmp	d0, d1
  409dd4:	b.le	409df4 <ferror@plt+0x74f4>
  409dd8:	mov	x8, #0x848000000000        	// #145685290680320
  409ddc:	movk	x8, #0x412e, lsl #48
  409de0:	fmov	d1, x8
  409de4:	adrp	x1, 41a000 <ferror@plt+0x17700>
  409de8:	fdiv	d0, d0, d1
  409dec:	add	x1, x1, #0x3fc
  409df0:	b	409e2c <ferror@plt+0x752c>
  409df4:	mov	x8, #0x400000000000        	// #70368744177664
  409df8:	movk	x8, #0x408f, lsl #48
  409dfc:	fmov	d1, x8
  409e00:	fcmp	d0, d1
  409e04:	b.le	409e24 <ferror@plt+0x7524>
  409e08:	mov	x8, #0x400000000000        	// #70368744177664
  409e0c:	movk	x8, #0x408f, lsl #48
  409e10:	fmov	d1, x8
  409e14:	adrp	x1, 41a000 <ferror@plt+0x17700>
  409e18:	fdiv	d0, d0, d1
  409e1c:	add	x1, x1, #0x402
  409e20:	b	409e2c <ferror@plt+0x752c>
  409e24:	adrp	x1, 41a000 <ferror@plt+0x17700>
  409e28:	add	x1, x1, #0x11d
  409e2c:	mov	x0, sp
  409e30:	bl	402320 <sprintf@plt>
  409e34:	ldr	x8, [x19, #928]
  409e38:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409e3c:	add	x0, x0, #0x244
  409e40:	mov	x1, sp
  409e44:	ldr	s0, [x8, #8]
  409e48:	mov	x8, #0x400000000000        	// #70368744177664
  409e4c:	movk	x8, #0x408f, lsl #48
  409e50:	fmov	d1, x8
  409e54:	ucvtf	d0, d0
  409e58:	fdiv	d0, d0, d1
  409e5c:	bl	40816c <ferror@plt+0x586c>
  409e60:	ldr	x8, [x19, #928]
  409e64:	ldr	w9, [x8, #12]
  409e68:	cbz	w9, 409e8c <ferror@plt+0x758c>
  409e6c:	mov	x8, #0x3f70000000000000    	// #4571153621781053440
  409e70:	ucvtf	d0, w9
  409e74:	fmov	d1, x8
  409e78:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409e7c:	fmul	d0, d0, d1
  409e80:	add	x0, x0, #0x25b
  409e84:	bl	40816c <ferror@plt+0x586c>
  409e88:	ldr	x8, [x19, #928]
  409e8c:	ldr	w8, [x8, #16]
  409e90:	cbz	w8, 409eb0 <ferror@plt+0x75b0>
  409e94:	mov	x9, #0x3f70000000000000    	// #4571153621781053440
  409e98:	ucvtf	d0, w8
  409e9c:	fmov	d1, x9
  409ea0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409ea4:	fmul	d0, d0, d1
  409ea8:	add	x0, x0, #0x26b
  409eac:	bl	40816c <ferror@plt+0x586c>
  409eb0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409eb4:	add	x0, x0, #0x55b
  409eb8:	bl	40816c <ferror@plt+0x586c>
  409ebc:	ldr	d0, [x19, #696]
  409ec0:	fcmp	d0, #0.0
  409ec4:	b.eq	409f5c <ferror@plt+0x765c>  // b.none
  409ec8:	ldr	w8, [x20, #1656]
  409ecc:	cbz	w8, 409edc <ferror@plt+0x75dc>
  409ed0:	adrp	x1, 41a000 <ferror@plt+0x17700>
  409ed4:	add	x1, x1, #0x3f7
  409ed8:	b	409f44 <ferror@plt+0x7644>
  409edc:	mov	x8, #0x848000000000        	// #145685290680320
  409ee0:	movk	x8, #0x412e, lsl #48
  409ee4:	fmov	d1, x8
  409ee8:	fcmp	d0, d1
  409eec:	b.le	409f0c <ferror@plt+0x760c>
  409ef0:	mov	x8, #0x848000000000        	// #145685290680320
  409ef4:	movk	x8, #0x412e, lsl #48
  409ef8:	fmov	d1, x8
  409efc:	adrp	x1, 41a000 <ferror@plt+0x17700>
  409f00:	fdiv	d0, d0, d1
  409f04:	add	x1, x1, #0x3fc
  409f08:	b	409f44 <ferror@plt+0x7644>
  409f0c:	mov	x8, #0x400000000000        	// #70368744177664
  409f10:	movk	x8, #0x408f, lsl #48
  409f14:	fmov	d1, x8
  409f18:	fcmp	d0, d1
  409f1c:	b.le	409f3c <ferror@plt+0x763c>
  409f20:	mov	x8, #0x400000000000        	// #70368744177664
  409f24:	movk	x8, #0x408f, lsl #48
  409f28:	fmov	d1, x8
  409f2c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  409f30:	fdiv	d0, d0, d1
  409f34:	add	x1, x1, #0x402
  409f38:	b	409f44 <ferror@plt+0x7644>
  409f3c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  409f40:	add	x1, x1, #0x11d
  409f44:	mov	x0, sp
  409f48:	bl	402320 <sprintf@plt>
  409f4c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409f50:	add	x0, x0, #0x279
  409f54:	mov	x1, sp
  409f58:	bl	40816c <ferror@plt+0x586c>
  409f5c:	ldr	w1, [x19, #732]
  409f60:	cbz	w1, 409f70 <ferror@plt+0x7670>
  409f64:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409f68:	add	x0, x0, #0x285
  409f6c:	bl	40816c <ferror@plt+0x586c>
  409f70:	ldr	w1, [x19, #736]
  409f74:	cbz	w1, 409f84 <ferror@plt+0x7684>
  409f78:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409f7c:	add	x0, x0, #0x291
  409f80:	bl	40816c <ferror@plt+0x586c>
  409f84:	ldr	w1, [x19, #740]
  409f88:	cbz	w1, 409f98 <ferror@plt+0x7698>
  409f8c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  409f90:	add	x0, x0, #0x29d
  409f94:	bl	40816c <ferror@plt+0x586c>
  409f98:	ldr	d0, [x19, #744]
  409f9c:	fcmp	d0, #0.0
  409fa0:	b.eq	40a0d8 <ferror@plt+0x77d8>  // b.none
  409fa4:	ldr	w8, [x20, #1656]
  409fa8:	cbz	w8, 409fb8 <ferror@plt+0x76b8>
  409fac:	adrp	x1, 41a000 <ferror@plt+0x17700>
  409fb0:	add	x1, x1, #0x3f7
  409fb4:	b	40a020 <ferror@plt+0x7720>
  409fb8:	mov	x8, #0x848000000000        	// #145685290680320
  409fbc:	movk	x8, #0x412e, lsl #48
  409fc0:	fmov	d1, x8
  409fc4:	fcmp	d0, d1
  409fc8:	b.le	409fe8 <ferror@plt+0x76e8>
  409fcc:	mov	x8, #0x848000000000        	// #145685290680320
  409fd0:	movk	x8, #0x412e, lsl #48
  409fd4:	fmov	d1, x8
  409fd8:	adrp	x1, 41a000 <ferror@plt+0x17700>
  409fdc:	fdiv	d0, d0, d1
  409fe0:	add	x1, x1, #0x3fc
  409fe4:	b	40a020 <ferror@plt+0x7720>
  409fe8:	mov	x8, #0x400000000000        	// #70368744177664
  409fec:	movk	x8, #0x408f, lsl #48
  409ff0:	fmov	d1, x8
  409ff4:	fcmp	d0, d1
  409ff8:	b.le	40a018 <ferror@plt+0x7718>
  409ffc:	mov	x8, #0x400000000000        	// #70368744177664
  40a000:	movk	x8, #0x408f, lsl #48
  40a004:	fmov	d1, x8
  40a008:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40a00c:	fdiv	d0, d0, d1
  40a010:	add	x1, x1, #0x402
  40a014:	b	40a020 <ferror@plt+0x7720>
  40a018:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40a01c:	add	x1, x1, #0x11d
  40a020:	mov	x0, sp
  40a024:	bl	402320 <sprintf@plt>
  40a028:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a02c:	add	x0, x0, #0x2a9
  40a030:	mov	x1, sp
  40a034:	bl	40816c <ferror@plt+0x586c>
  40a038:	ldr	d0, [x19, #752]
  40a03c:	fcmp	d0, #0.0
  40a040:	b.eq	40a0d8 <ferror@plt+0x77d8>  // b.none
  40a044:	ldr	w8, [x20, #1656]
  40a048:	cbz	w8, 40a058 <ferror@plt+0x7758>
  40a04c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40a050:	add	x1, x1, #0x3f7
  40a054:	b	40a0c0 <ferror@plt+0x77c0>
  40a058:	mov	x8, #0x848000000000        	// #145685290680320
  40a05c:	movk	x8, #0x412e, lsl #48
  40a060:	fmov	d1, x8
  40a064:	fcmp	d0, d1
  40a068:	b.le	40a088 <ferror@plt+0x7788>
  40a06c:	mov	x8, #0x848000000000        	// #145685290680320
  40a070:	movk	x8, #0x412e, lsl #48
  40a074:	fmov	d1, x8
  40a078:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40a07c:	fdiv	d0, d0, d1
  40a080:	add	x1, x1, #0x3fc
  40a084:	b	40a0c0 <ferror@plt+0x77c0>
  40a088:	mov	x8, #0x400000000000        	// #70368744177664
  40a08c:	movk	x8, #0x408f, lsl #48
  40a090:	fmov	d1, x8
  40a094:	fcmp	d0, d1
  40a098:	b.le	40a0b8 <ferror@plt+0x77b8>
  40a09c:	mov	x8, #0x400000000000        	// #70368744177664
  40a0a0:	movk	x8, #0x408f, lsl #48
  40a0a4:	fmov	d1, x8
  40a0a8:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40a0ac:	fdiv	d0, d0, d1
  40a0b0:	add	x1, x1, #0x402
  40a0b4:	b	40a0c0 <ferror@plt+0x77c0>
  40a0b8:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40a0bc:	add	x1, x1, #0x11d
  40a0c0:	mov	x0, sp
  40a0c4:	bl	402320 <sprintf@plt>
  40a0c8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a0cc:	add	x0, x0, #0x2bc
  40a0d0:	mov	x1, sp
  40a0d4:	bl	40816c <ferror@plt+0x586c>
  40a0d8:	ldr	d0, [x19, #760]
  40a0dc:	fcmp	d0, #0.0
  40a0e0:	b.eq	40a178 <ferror@plt+0x7878>  // b.none
  40a0e4:	ldr	w8, [x20, #1656]
  40a0e8:	cbz	w8, 40a0f8 <ferror@plt+0x77f8>
  40a0ec:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40a0f0:	add	x1, x1, #0x3f7
  40a0f4:	b	40a160 <ferror@plt+0x7860>
  40a0f8:	mov	x8, #0x848000000000        	// #145685290680320
  40a0fc:	movk	x8, #0x412e, lsl #48
  40a100:	fmov	d1, x8
  40a104:	fcmp	d0, d1
  40a108:	b.le	40a128 <ferror@plt+0x7828>
  40a10c:	mov	x8, #0x848000000000        	// #145685290680320
  40a110:	movk	x8, #0x412e, lsl #48
  40a114:	fmov	d1, x8
  40a118:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40a11c:	fdiv	d0, d0, d1
  40a120:	add	x1, x1, #0x3fc
  40a124:	b	40a160 <ferror@plt+0x7860>
  40a128:	mov	x8, #0x400000000000        	// #70368744177664
  40a12c:	movk	x8, #0x408f, lsl #48
  40a130:	fmov	d1, x8
  40a134:	fcmp	d0, d1
  40a138:	b.le	40a158 <ferror@plt+0x7858>
  40a13c:	mov	x8, #0x400000000000        	// #70368744177664
  40a140:	movk	x8, #0x408f, lsl #48
  40a144:	fmov	d1, x8
  40a148:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40a14c:	fdiv	d0, d0, d1
  40a150:	add	x1, x1, #0x402
  40a154:	b	40a160 <ferror@plt+0x7860>
  40a158:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40a15c:	add	x1, x1, #0x11d
  40a160:	mov	x0, sp
  40a164:	bl	402320 <sprintf@plt>
  40a168:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a16c:	add	x0, x0, #0x2c3
  40a170:	mov	x1, sp
  40a174:	bl	40816c <ferror@plt+0x586c>
  40a178:	ldr	w1, [x19, #832]
  40a17c:	cbz	w1, 40a18c <ferror@plt+0x788c>
  40a180:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a184:	add	x0, x0, #0x2d8
  40a188:	bl	40816c <ferror@plt+0x586c>
  40a18c:	ldr	w1, [x19, #836]
  40a190:	cbz	w1, 40a1a0 <ferror@plt+0x78a0>
  40a194:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a198:	add	x0, x0, #0x2e6
  40a19c:	bl	40816c <ferror@plt+0x586c>
  40a1a0:	ldrb	w8, [x19, #918]
  40a1a4:	cbz	w8, 40a1b4 <ferror@plt+0x78b4>
  40a1a8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a1ac:	add	x0, x0, #0x2f7
  40a1b0:	bl	40816c <ferror@plt+0x586c>
  40a1b4:	ldr	x8, [x19, #872]
  40a1b8:	cbz	x8, 40a26c <ferror@plt+0x796c>
  40a1bc:	mov	x20, #0xf7cf                	// #63439
  40a1c0:	movk	x20, #0xe353, lsl #16
  40a1c4:	movk	x20, #0x9ba5, lsl #32
  40a1c8:	lsr	x8, x8, #3
  40a1cc:	movk	x20, #0x20c4, lsl #48
  40a1d0:	umulh	x8, x8, x20
  40a1d4:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a1d8:	lsr	x1, x8, #4
  40a1dc:	add	x0, x0, #0x304
  40a1e0:	bl	40816c <ferror@plt+0x586c>
  40a1e4:	ldr	x8, [x19, #880]
  40a1e8:	cbz	x8, 40a220 <ferror@plt+0x7920>
  40a1ec:	ldr	d0, [x19, #872]
  40a1f0:	mov	x10, #0x4059000000000000    	// #4636737291354636288
  40a1f4:	lsr	x9, x8, #3
  40a1f8:	ucvtf	d1, x8
  40a1fc:	fmov	d2, x10
  40a200:	umulh	x9, x9, x20
  40a204:	fmul	d1, d1, d2
  40a208:	ucvtf	d0, d0
  40a20c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a210:	lsr	x1, x9, #4
  40a214:	fdiv	d0, d1, d0
  40a218:	add	x0, x0, #0x311
  40a21c:	bl	40816c <ferror@plt+0x586c>
  40a220:	ldr	x8, [x19, #888]
  40a224:	cbz	x8, 40a26c <ferror@plt+0x796c>
  40a228:	mov	x10, #0xf7cf                	// #63439
  40a22c:	ldr	d0, [x19, #872]
  40a230:	movk	x10, #0xe353, lsl #16
  40a234:	movk	x10, #0x9ba5, lsl #32
  40a238:	mov	x11, #0x4059000000000000    	// #4636737291354636288
  40a23c:	lsr	x9, x8, #3
  40a240:	movk	x10, #0x20c4, lsl #48
  40a244:	ucvtf	d1, x8
  40a248:	fmov	d2, x11
  40a24c:	umulh	x9, x9, x10
  40a250:	fmul	d1, d1, d2
  40a254:	ucvtf	d0, d0
  40a258:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a25c:	lsr	x1, x9, #4
  40a260:	fdiv	d0, d1, d0
  40a264:	add	x0, x0, #0x32e
  40a268:	bl	40816c <ferror@plt+0x586c>
  40a26c:	ldr	w1, [x19, #800]
  40a270:	cbz	w1, 40a280 <ferror@plt+0x7980>
  40a274:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a278:	add	x0, x0, #0x34d
  40a27c:	bl	40816c <ferror@plt+0x586c>
  40a280:	ldr	w1, [x19, #804]
  40a284:	ldr	w2, [x19, #808]
  40a288:	orr	w8, w1, w2
  40a28c:	cbz	w8, 40a29c <ferror@plt+0x799c>
  40a290:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a294:	add	x0, x0, #0x359
  40a298:	bl	40816c <ferror@plt+0x586c>
  40a29c:	ldr	w1, [x19, #812]
  40a2a0:	cbz	w1, 40a2b0 <ferror@plt+0x79b0>
  40a2a4:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a2a8:	add	x0, x0, #0x368
  40a2ac:	bl	40816c <ferror@plt+0x586c>
  40a2b0:	ldr	w1, [x19, #816]
  40a2b4:	cbz	w1, 40a2d0 <ferror@plt+0x79d0>
  40a2b8:	ldr	w8, [x19, #552]
  40a2bc:	cmp	w8, #0xa
  40a2c0:	b.eq	40a2d0 <ferror@plt+0x79d0>  // b.none
  40a2c4:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a2c8:	add	x0, x0, #0x371
  40a2cc:	bl	40816c <ferror@plt+0x586c>
  40a2d0:	ldr	w1, [x19, #840]
  40a2d4:	cbz	w1, 40a2e4 <ferror@plt+0x79e4>
  40a2d8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a2dc:	add	x0, x0, #0x37c
  40a2e0:	bl	40816c <ferror@plt+0x586c>
  40a2e4:	ldr	w1, [x19, #820]
  40a2e8:	cbz	w1, 40a2f8 <ferror@plt+0x79f8>
  40a2ec:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a2f0:	add	x0, x0, #0x38b
  40a2f4:	bl	40816c <ferror@plt+0x586c>
  40a2f8:	ldr	w1, [x19, #824]
  40a2fc:	cmp	w1, #0x3
  40a300:	b.eq	40a310 <ferror@plt+0x7a10>  // b.none
  40a304:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a308:	add	x0, x0, #0x397
  40a30c:	bl	40816c <ferror@plt+0x586c>
  40a310:	ldr	w1, [x19, #844]
  40a314:	cbz	w1, 40a324 <ferror@plt+0x7a24>
  40a318:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a31c:	add	x0, x0, #0x3a6
  40a320:	bl	40816c <ferror@plt+0x586c>
  40a324:	ldr	d0, [x19, #848]
  40a328:	fcmp	d0, #0.0
  40a32c:	b.eq	40a33c <ferror@plt+0x7a3c>  // b.none
  40a330:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a334:	add	x0, x0, #0x3b5
  40a338:	bl	40816c <ferror@plt+0x586c>
  40a33c:	ldr	w1, [x19, #864]
  40a340:	cbz	w1, 40a350 <ferror@plt+0x7a50>
  40a344:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a348:	add	x0, x0, #0x3c1
  40a34c:	bl	40816c <ferror@plt+0x586c>
  40a350:	ldr	w1, [x19, #868]
  40a354:	cbz	w1, 40a364 <ferror@plt+0x7a64>
  40a358:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a35c:	add	x0, x0, #0x3cf
  40a360:	bl	40816c <ferror@plt+0x586c>
  40a364:	ldr	w1, [x19, #828]
  40a368:	cbz	w1, 40a378 <ferror@plt+0x7a78>
  40a36c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a370:	add	x0, x0, #0x3e0
  40a374:	bl	40816c <ferror@plt+0x586c>
  40a378:	ldr	d0, [x19, #856]
  40a37c:	fcmp	d0, #0.0
  40a380:	b.eq	40a390 <ferror@plt+0x7a90>  // b.none
  40a384:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a388:	add	x0, x0, #0x3ec
  40a38c:	bl	40816c <ferror@plt+0x586c>
  40a390:	ldp	x20, x19, [sp, #80]
  40a394:	ldp	x29, x30, [sp, #64]
  40a398:	add	sp, sp, #0x60
  40a39c:	ret
  40a3a0:	sub	sp, sp, #0x40
  40a3a4:	mov	w8, #0x100                 	// #256
  40a3a8:	stp	x29, x30, [sp, #32]
  40a3ac:	str	x1, [sp, #8]
  40a3b0:	str	w8, [sp, #16]
  40a3b4:	str	xzr, [sp, #24]
  40a3b8:	ldrb	w8, [x0, #16]
  40a3bc:	str	x19, [sp, #48]
  40a3c0:	mov	w19, #0xffffffff            	// #-1
  40a3c4:	add	x29, sp, #0x20
  40a3c8:	sub	w8, w8, #0x1
  40a3cc:	cmp	w8, #0x2b
  40a3d0:	b.hi	40a424 <ferror@plt+0x7b24>  // b.pmore
  40a3d4:	adrp	x9, 417000 <ferror@plt+0x14700>
  40a3d8:	add	x9, x9, #0x392
  40a3dc:	adr	x10, 40a3ec <ferror@plt+0x7aec>
  40a3e0:	ldrb	w11, [x9, x8]
  40a3e4:	add	x10, x10, x11, lsl #2
  40a3e8:	br	x10
  40a3ec:	ldr	x8, [x1, #32]
  40a3f0:	add	x1, sp, #0x8
  40a3f4:	str	x8, [sp, #24]
  40a3f8:	bl	407380 <ferror@plt+0x4a80>
  40a3fc:	mov	w19, w0
  40a400:	b	40a424 <ferror@plt+0x7b24>
  40a404:	bl	40a448 <ferror@plt+0x7b48>
  40a408:	b	40a420 <ferror@plt+0x7b20>
  40a40c:	bl	40acc0 <ferror@plt+0x83c0>
  40a410:	b	40a420 <ferror@plt+0x7b20>
  40a414:	bl	40adf8 <ferror@plt+0x84f8>
  40a418:	b	40a420 <ferror@plt+0x7b20>
  40a41c:	bl	40b07c <ferror@plt+0x877c>
  40a420:	mov	w19, wzr
  40a424:	bl	406ac0 <ferror@plt+0x41c0>
  40a428:	mov	w0, w19
  40a42c:	ldr	x19, [sp, #48]
  40a430:	ldp	x29, x30, [sp, #32]
  40a434:	add	sp, sp, #0x40
  40a438:	ret
  40a43c:	bl	40a7b0 <ferror@plt+0x7eb0>
  40a440:	mov	w19, w0
  40a444:	b	40a424 <ferror@plt+0x7b24>
  40a448:	stp	x29, x30, [sp, #-64]!
  40a44c:	stp	x28, x23, [sp, #16]
  40a450:	stp	x22, x21, [sp, #32]
  40a454:	stp	x20, x19, [sp, #48]
  40a458:	mov	x29, sp
  40a45c:	sub	sp, sp, #0x350
  40a460:	mov	x19, x1
  40a464:	mov	x20, x0
  40a468:	add	x0, sp, #0x8
  40a46c:	mov	w2, #0x268                 	// #616
  40a470:	mov	w1, wzr
  40a474:	bl	402480 <memset@plt>
  40a478:	adrp	x23, 418000 <ferror@plt+0x15700>
  40a47c:	add	x23, x23, #0xad6
  40a480:	str	x23, [sp, #600]
  40a484:	str	x23, [sp, #608]
  40a488:	ldr	w8, [x20]
  40a48c:	add	x2, x20, #0x20
  40a490:	sub	x0, x29, #0x60
  40a494:	mov	w1, #0x7                   	// #7
  40a498:	sub	w3, w8, #0x20
  40a49c:	bl	416c44 <ferror@plt+0x14344>
  40a4a0:	ldrb	w8, [x20, #17]
  40a4a4:	mov	w10, #0x1                   	// #1
  40a4a8:	str	w8, [sp, #16]
  40a4ac:	ldrb	w9, [x20, #18]
  40a4b0:	cmp	w8, #0x5
  40a4b4:	str	w9, [sp, #560]
  40a4b8:	ldr	w9, [x20, #20]
  40a4bc:	strh	w10, [sp, #294]
  40a4c0:	strh	w10, [sp, #30]
  40a4c4:	str	w9, [sp, #552]
  40a4c8:	str	w9, [sp, #572]
  40a4cc:	b.eq	40a4ec <ferror@plt+0x7bec>  // b.none
  40a4d0:	cmp	w8, #0x2
  40a4d4:	b.eq	40a4f8 <ferror@plt+0x7bf8>  // b.none
  40a4d8:	cmp	w8, #0x1
  40a4dc:	b.ne	40a500 <ferror@plt+0x7c00>  // b.any
  40a4e0:	ldrb	w8, [x19]
  40a4e4:	tbnz	w8, #5, 40a500 <ferror@plt+0x7c00>
  40a4e8:	b	40a794 <ferror@plt+0x7e94>
  40a4ec:	ldrb	w8, [x19]
  40a4f0:	tbnz	w8, #6, 40a500 <ferror@plt+0x7c00>
  40a4f4:	b	40a794 <ferror@plt+0x7e94>
  40a4f8:	ldrb	w8, [x19]
  40a4fc:	tbz	w8, #4, 40a794 <ferror@plt+0x7e94>
  40a500:	ldur	x8, [x29, #-64]
  40a504:	cbz	x8, 40a518 <ferror@plt+0x7c18>
  40a508:	ldur	x8, [x8, #4]
  40a50c:	add	x9, sp, #0x8
  40a510:	add	x9, x9, #0x22c
  40a514:	str	x8, [x9]
  40a518:	ldur	x1, [x29, #-96]
  40a51c:	cbz	x1, 40a58c <ferror@plt+0x7c8c>
  40a520:	ldrh	w22, [x1], #4
  40a524:	sub	x0, x29, #0xe0
  40a528:	sub	x21, x29, #0xe0
  40a52c:	sub	x20, x22, #0x4
  40a530:	mov	x2, x20
  40a534:	bl	402220 <memcpy@plt>
  40a538:	strb	wzr, [x21, x20]
  40a53c:	ldurb	w8, [x29, #-224]
  40a540:	cbnz	w8, 40a584 <ferror@plt+0x7c84>
  40a544:	cmp	w22, #0x5
  40a548:	b.cc	40a584 <ferror@plt+0x7c84>  // b.lo, b.ul, b.last
  40a54c:	sub	x9, x29, #0xe0
  40a550:	mov	w11, wzr
  40a554:	sub	x8, x20, #0x1
  40a558:	orr	x9, x9, #0x1
  40a55c:	mov	w10, #0x40                  	// #64
  40a560:	tst	w11, #0xff
  40a564:	b.ne	40a56c <ferror@plt+0x7c6c>  // b.any
  40a568:	sturb	w10, [x9, #-1]
  40a56c:	cbz	x8, 40a584 <ferror@plt+0x7c84>
  40a570:	ldrb	w11, [x9], #1
  40a574:	sub	x8, x8, #0x1
  40a578:	tst	w11, #0xff
  40a57c:	b.ne	40a56c <ferror@plt+0x7c6c>  // b.any
  40a580:	b	40a568 <ferror@plt+0x7c68>
  40a584:	str	x21, [sp, #600]
  40a588:	str	x21, [sp, #32]
  40a58c:	ldur	x8, [x29, #-80]
  40a590:	cbz	x8, 40a59c <ferror@plt+0x7c9c>
  40a594:	ldr	w8, [x8, #4]
  40a598:	str	w8, [sp, #556]
  40a59c:	ldr	x0, [x19, #16]
  40a5a0:	cbz	x0, 40a5b0 <ferror@plt+0x7cb0>
  40a5a4:	add	x1, sp, #0x8
  40a5a8:	bl	407a0c <ferror@plt+0x510c>
  40a5ac:	cbz	w0, 40a794 <ferror@plt+0x7e94>
  40a5b0:	add	x0, sp, #0x8
  40a5b4:	stp	xzr, xzr, [x29, #-32]
  40a5b8:	stur	xzr, [x29, #-10]
  40a5bc:	stur	xzr, [x29, #-16]
  40a5c0:	bl	408e68 <ferror@plt+0x6568>
  40a5c4:	ldr	x8, [sp, #600]
  40a5c8:	ldr	w0, [sp, #552]
  40a5cc:	sub	x1, x29, #0x20
  40a5d0:	cmp	x8, #0x0
  40a5d4:	csel	x19, x23, x8, eq  // eq = none
  40a5d8:	bl	40fb8c <ferror@plt+0xd28c>
  40a5dc:	adrp	x21, 419000 <ferror@plt+0x16700>
  40a5e0:	adrp	x22, 41b000 <ferror@plt+0x18700>
  40a5e4:	add	x21, x21, #0xe37
  40a5e8:	add	x22, x22, #0x935
  40a5ec:	mov	x20, x0
  40a5f0:	mov	x0, x21
  40a5f4:	mov	x1, x19
  40a5f8:	mov	x2, x22
  40a5fc:	bl	40816c <ferror@plt+0x586c>
  40a600:	bl	409570 <ferror@plt+0x6c70>
  40a604:	adrp	x19, 419000 <ferror@plt+0x16700>
  40a608:	add	x19, x19, #0xda9
  40a60c:	mov	x0, x19
  40a610:	mov	x1, x20
  40a614:	bl	40816c <ferror@plt+0x586c>
  40a618:	bl	409570 <ferror@plt+0x6c70>
  40a61c:	ldr	x8, [sp, #608]
  40a620:	ldr	w0, [sp, #556]
  40a624:	sub	x1, x29, #0x20
  40a628:	cmp	x8, #0x0
  40a62c:	csel	x20, x23, x8, eq  // eq = none
  40a630:	bl	40fb8c <ferror@plt+0xd28c>
  40a634:	mov	x23, x0
  40a638:	mov	x0, x21
  40a63c:	mov	x1, x20
  40a640:	mov	x2, x22
  40a644:	bl	40816c <ferror@plt+0x586c>
  40a648:	bl	409570 <ferror@plt+0x6c70>
  40a64c:	mov	x0, x19
  40a650:	mov	x1, x23
  40a654:	bl	40816c <ferror@plt+0x586c>
  40a658:	bl	409570 <ferror@plt+0x6c70>
  40a65c:	add	x0, sp, #0x8
  40a660:	bl	4094e8 <ferror@plt+0x6be8>
  40a664:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  40a668:	ldrb	w8, [x8, #3556]
  40a66c:	cmp	w8, #0x1
  40a670:	b.ne	40a6ec <ferror@plt+0x7dec>  // b.any
  40a674:	ldur	x19, [x29, #-56]
  40a678:	cbz	x19, 40a6ec <ferror@plt+0x7dec>
  40a67c:	ldp	w1, w2, [x19, #4]
  40a680:	ldp	w3, w4, [x19, #12]
  40a684:	ldp	w5, w6, [x19, #20]
  40a688:	ldr	w7, [x19, #28]
  40a68c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a690:	add	x0, x0, #0xf70
  40a694:	bl	40816c <ferror@plt+0x586c>
  40a698:	ldur	x8, [x29, #-56]
  40a69c:	ldrh	w8, [x8]
  40a6a0:	sub	x8, x8, #0x4
  40a6a4:	cmp	x8, #0x20
  40a6a8:	b.cc	40a6e0 <ferror@plt+0x7de0>  // b.lo, b.ul, b.last
  40a6ac:	ldr	w1, [x19, #32]
  40a6b0:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a6b4:	add	x0, x0, #0xf96
  40a6b8:	bl	40816c <ferror@plt+0x586c>
  40a6bc:	ldur	x8, [x29, #-56]
  40a6c0:	ldrh	w8, [x8]
  40a6c4:	sub	x8, x8, #0x4
  40a6c8:	cmp	x8, #0x24
  40a6cc:	b.cc	40a6e0 <ferror@plt+0x7de0>  // b.lo, b.ul, b.last
  40a6d0:	ldr	w1, [x19, #36]
  40a6d4:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a6d8:	add	x0, x0, #0xf9c
  40a6dc:	bl	40816c <ferror@plt+0x586c>
  40a6e0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a6e4:	add	x0, x0, #0x55b
  40a6e8:	bl	40816c <ferror@plt+0x586c>
  40a6ec:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  40a6f0:	ldr	w8, [x8, #1608]
  40a6f4:	cbz	w8, 40a794 <ferror@plt+0x7e94>
  40a6f8:	ldur	x8, [x29, #-48]
  40a6fc:	cbz	x8, 40a72c <ferror@plt+0x7e2c>
  40a700:	ldrb	w8, [x8, #4]
  40a704:	mov	w9, #0x2d                  	// #45
  40a708:	mov	w10, #0x3c                  	// #60
  40a70c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a710:	tst	w8, #0x1
  40a714:	csel	w1, w10, w9, eq  // eq = none
  40a718:	tst	w8, #0x2
  40a71c:	mov	w8, #0x3e                  	// #62
  40a720:	csel	w2, w8, w9, eq  // eq = none
  40a724:	add	x0, x0, #0xd0f
  40a728:	bl	40816c <ferror@plt+0x586c>
  40a72c:	ldur	x8, [x29, #-88]
  40a730:	cbz	x8, 40a754 <ferror@plt+0x7e54>
  40a734:	ldp	w1, w9, [x8, #4]
  40a738:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a73c:	add	x0, x0, #0x4ee
  40a740:	lsr	w8, w9, #12
  40a744:	and	w3, w8, #0xfff00
  40a748:	ubfx	w2, w9, #8, #12
  40a74c:	bfxil	w3, w9, #0, #8
  40a750:	bl	40816c <ferror@plt+0x586c>
  40a754:	ldur	x20, [x29, #-72]
  40a758:	cbz	x20, 40a794 <ferror@plt+0x7e94>
  40a75c:	ldrh	w8, [x20], #4
  40a760:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a764:	add	x0, x0, #0x500
  40a768:	sub	x19, x8, #0x4
  40a76c:	bl	40816c <ferror@plt+0x586c>
  40a770:	lsr	x21, x19, #2
  40a774:	cbz	x21, 40a794 <ferror@plt+0x7e94>
  40a778:	adrp	x19, 41a000 <ferror@plt+0x17700>
  40a77c:	add	x19, x19, #0x761
  40a780:	ldr	w1, [x20], #4
  40a784:	mov	x0, x19
  40a788:	bl	40816c <ferror@plt+0x586c>
  40a78c:	subs	x21, x21, #0x1
  40a790:	b.ne	40a780 <ferror@plt+0x7e80>  // b.any
  40a794:	mov	w0, wzr
  40a798:	add	sp, sp, #0x350
  40a79c:	ldp	x20, x19, [sp, #48]
  40a7a0:	ldp	x22, x21, [sp, #32]
  40a7a4:	ldp	x28, x23, [sp, #16]
  40a7a8:	ldp	x29, x30, [sp], #64
  40a7ac:	ret
  40a7b0:	stp	x29, x30, [sp, #-96]!
  40a7b4:	stp	x28, x27, [sp, #16]
  40a7b8:	stp	x26, x25, [sp, #32]
  40a7bc:	stp	x24, x23, [sp, #48]
  40a7c0:	stp	x22, x21, [sp, #64]
  40a7c4:	stp	x20, x19, [sp, #80]
  40a7c8:	mov	x29, sp
  40a7cc:	sub	sp, sp, #0x2b0
  40a7d0:	mov	x19, x1
  40a7d4:	mov	x20, x0
  40a7d8:	add	x0, sp, #0x8
  40a7dc:	mov	w2, #0x268                 	// #616
  40a7e0:	mov	w1, wzr
  40a7e4:	bl	402480 <memset@plt>
  40a7e8:	mov	x2, x20
  40a7ec:	ldr	w8, [x2], #32
  40a7f0:	sub	x0, x29, #0x40
  40a7f4:	mov	w1, #0x7                   	// #7
  40a7f8:	mov	w21, #0x7                   	// #7
  40a7fc:	sub	w3, w8, #0x20
  40a800:	bl	416c44 <ferror@plt+0x14344>
  40a804:	ldur	x8, [x29, #-16]
  40a808:	cbz	x8, 40a89c <ferror@plt+0x7f9c>
  40a80c:	ldrb	w9, [x20, #17]
  40a810:	ldur	x26, [x29, #-64]
  40a814:	str	w9, [sp, #16]
  40a818:	ldrh	w9, [x20, #18]
  40a81c:	strh	w9, [sp, #20]
  40a820:	ldr	w9, [x20, #20]
  40a824:	str	w21, [sp, #560]
  40a828:	str	w9, [sp, #572]
  40a82c:	ldr	x9, [x20, #24]
  40a830:	str	x9, [sp, #592]
  40a834:	ldr	w8, [x8, #4]
  40a838:	str	w8, [sp, #564]
  40a83c:	cbz	x26, 40a84c <ferror@plt+0x7f4c>
  40a840:	ldr	w8, [x26, #4]!
  40a844:	str	w8, [sp, #584]
  40a848:	str	w8, [sp, #552]
  40a84c:	ldur	x8, [x29, #-24]
  40a850:	cbz	x8, 40a85c <ferror@plt+0x7f5c>
  40a854:	ldr	w8, [x8, #4]
  40a858:	str	w8, [sp, #576]
  40a85c:	ldp	x27, x24, [x29, #-48]
  40a860:	ldur	x8, [x29, #-32]
  40a864:	add	x9, x27, #0x4
  40a868:	cmp	x27, #0x0
  40a86c:	add	x10, x24, #0x4
  40a870:	csel	x25, xzr, x9, eq  // eq = none
  40a874:	cmp	x24, #0x0
  40a878:	csel	x23, xzr, x10, eq  // eq = none
  40a87c:	cbz	x8, 40a8a4 <ferror@plt+0x7fa4>
  40a880:	ldr	w21, [x8, #4]
  40a884:	mov	w22, #0x1                   	// #1
  40a888:	ldr	x1, [x19, #16]
  40a88c:	add	x0, sp, #0x8
  40a890:	bl	40b5b4 <ferror@plt+0x8cb4>
  40a894:	cbnz	w0, 40ac9c <ferror@plt+0x839c>
  40a898:	b	40a8bc <ferror@plt+0x7fbc>
  40a89c:	mov	w0, #0xffffffff            	// #-1
  40a8a0:	b	40aca0 <ferror@plt+0x83a0>
  40a8a4:	mov	w21, wzr
  40a8a8:	mov	w22, wzr
  40a8ac:	ldr	x1, [x19, #16]
  40a8b0:	add	x0, sp, #0x8
  40a8b4:	bl	40b5b4 <ferror@plt+0x8cb4>
  40a8b8:	cbnz	w0, 40ac9c <ferror@plt+0x839c>
  40a8bc:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  40a8c0:	ldr	w8, [x8, #1608]
  40a8c4:	adrp	x20, 438000 <stdin@@GLIBC_2.17+0x7238>
  40a8c8:	cbz	w8, 40ab98 <ferror@plt+0x8298>
  40a8cc:	cbz	x26, 40a938 <ferror@plt+0x8038>
  40a8d0:	ldr	w8, [x20, #1612]
  40a8d4:	ldr	w1, [x26, #4]
  40a8d8:	adrp	x9, 41a000 <ferror@plt+0x17700>
  40a8dc:	adrp	x10, 41a000 <ferror@plt+0x17700>
  40a8e0:	add	x9, x9, #0x508
  40a8e4:	add	x10, x10, #0x510
  40a8e8:	cmp	w8, #0x0
  40a8ec:	csel	x0, x10, x9, eq  // eq = none
  40a8f0:	bl	40816c <ferror@plt+0x586c>
  40a8f4:	ldr	w1, [x26, #12]
  40a8f8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a8fc:	add	x0, x0, #0x519
  40a900:	bl	40816c <ferror@plt+0x586c>
  40a904:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a908:	add	x0, x0, #0x528
  40a90c:	bl	40816c <ferror@plt+0x586c>
  40a910:	ldr	w8, [x26, #20]
  40a914:	tbnz	w8, #0, 40aac8 <ferror@plt+0x81c8>
  40a918:	tbnz	w8, #1, 40aadc <ferror@plt+0x81dc>
  40a91c:	tbnz	w8, #2, 40aaf0 <ferror@plt+0x81f0>
  40a920:	tbnz	w8, #3, 40ab04 <ferror@plt+0x8204>
  40a924:	tbnz	w8, #4, 40ab18 <ferror@plt+0x8218>
  40a928:	cbz	w8, 40ab2c <ferror@plt+0x822c>
  40a92c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a930:	add	x0, x0, #0x55a
  40a934:	bl	40816c <ferror@plt+0x586c>
  40a938:	cbz	x27, 40a9c8 <ferror@plt+0x80c8>
  40a93c:	ldr	w8, [x20, #1612]
  40a940:	adrp	x9, 41a000 <ferror@plt+0x17700>
  40a944:	adrp	x10, 41a000 <ferror@plt+0x17700>
  40a948:	add	x9, x9, #0x55d
  40a94c:	add	x10, x10, #0x567
  40a950:	cmp	w8, #0x0
  40a954:	csel	x0, x10, x9, eq  // eq = none
  40a958:	bl	40816c <ferror@plt+0x586c>
  40a95c:	ldr	w1, [x25]
  40a960:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a964:	add	x0, x0, #0x5fb
  40a968:	bl	40816c <ferror@plt+0x586c>
  40a96c:	ldr	w1, [x25, #4]
  40a970:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a974:	add	x0, x0, #0x607
  40a978:	bl	40816c <ferror@plt+0x586c>
  40a97c:	ldr	w1, [x25, #8]
  40a980:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a984:	add	x0, x0, #0x612
  40a988:	bl	40816c <ferror@plt+0x586c>
  40a98c:	ldr	w1, [x25, #12]
  40a990:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a994:	add	x0, x0, #0x61f
  40a998:	bl	40816c <ferror@plt+0x586c>
  40a99c:	ldr	w1, [x25, #16]
  40a9a0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a9a4:	add	x0, x0, #0x62a
  40a9a8:	bl	40816c <ferror@plt+0x586c>
  40a9ac:	ldr	w1, [x25, #24]
  40a9b0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a9b4:	add	x0, x0, #0x632
  40a9b8:	bl	40816c <ferror@plt+0x586c>
  40a9bc:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a9c0:	add	x0, x0, #0x55b
  40a9c4:	bl	40816c <ferror@plt+0x586c>
  40a9c8:	cbz	x24, 40aa58 <ferror@plt+0x8158>
  40a9cc:	ldr	w8, [x20, #1612]
  40a9d0:	adrp	x9, 41a000 <ferror@plt+0x17700>
  40a9d4:	adrp	x10, 41a000 <ferror@plt+0x17700>
  40a9d8:	add	x9, x9, #0x572
  40a9dc:	add	x10, x10, #0x57c
  40a9e0:	cmp	w8, #0x0
  40a9e4:	csel	x0, x10, x9, eq  // eq = none
  40a9e8:	bl	40816c <ferror@plt+0x586c>
  40a9ec:	ldr	w1, [x23]
  40a9f0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a9f4:	add	x0, x0, #0x5fb
  40a9f8:	bl	40816c <ferror@plt+0x586c>
  40a9fc:	ldr	w1, [x23, #4]
  40aa00:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40aa04:	add	x0, x0, #0x607
  40aa08:	bl	40816c <ferror@plt+0x586c>
  40aa0c:	ldr	w1, [x23, #8]
  40aa10:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40aa14:	add	x0, x0, #0x612
  40aa18:	bl	40816c <ferror@plt+0x586c>
  40aa1c:	ldr	w1, [x23, #12]
  40aa20:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40aa24:	add	x0, x0, #0x61f
  40aa28:	bl	40816c <ferror@plt+0x586c>
  40aa2c:	ldr	w1, [x23, #16]
  40aa30:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40aa34:	add	x0, x0, #0x62a
  40aa38:	bl	40816c <ferror@plt+0x586c>
  40aa3c:	ldr	w1, [x23, #24]
  40aa40:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40aa44:	add	x0, x0, #0x632
  40aa48:	bl	40816c <ferror@plt+0x586c>
  40aa4c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40aa50:	add	x0, x0, #0x55b
  40aa54:	bl	40816c <ferror@plt+0x586c>
  40aa58:	cbz	w22, 40ab98 <ferror@plt+0x8298>
  40aa5c:	ldr	w8, [x20, #1612]
  40aa60:	adrp	x9, 41a000 <ferror@plt+0x17700>
  40aa64:	adrp	x10, 41a000 <ferror@plt+0x17700>
  40aa68:	add	x9, x9, #0x587
  40aa6c:	add	x10, x10, #0x590
  40aa70:	cmp	w8, #0x0
  40aa74:	csel	x0, x10, x9, eq  // eq = none
  40aa78:	lsr	w19, w21, #16
  40aa7c:	bl	40816c <ferror@plt+0x586c>
  40aa80:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40aa84:	and	w1, w21, #0xffff
  40aa88:	add	x0, x0, #0x59a
  40aa8c:	bl	40816c <ferror@plt+0x586c>
  40aa90:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40aa94:	add	x0, x0, #0x5a1
  40aa98:	bl	40816c <ferror@plt+0x586c>
  40aa9c:	cmp	w19, #0x5
  40aaa0:	b.hi	40ab3c <ferror@plt+0x823c>  // b.pmore
  40aaa4:	adrp	x8, 417000 <ferror@plt+0x14700>
  40aaa8:	add	x8, x8, #0x3be
  40aaac:	adr	x9, 40aabc <ferror@plt+0x81bc>
  40aab0:	ldrb	w10, [x8, x19]
  40aab4:	add	x9, x9, x10, lsl #2
  40aab8:	br	x9
  40aabc:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40aac0:	add	x0, x0, #0x5a7
  40aac4:	b	40ab88 <ferror@plt+0x8288>
  40aac8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40aacc:	add	x0, x0, #0x531
  40aad0:	bl	40816c <ferror@plt+0x586c>
  40aad4:	ldr	w8, [x26, #20]
  40aad8:	tbz	w8, #1, 40a91c <ferror@plt+0x801c>
  40aadc:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40aae0:	add	x0, x0, #0x539
  40aae4:	bl	40816c <ferror@plt+0x586c>
  40aae8:	ldr	w8, [x26, #20]
  40aaec:	tbz	w8, #2, 40a920 <ferror@plt+0x8020>
  40aaf0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40aaf4:	add	x0, x0, #0x542
  40aaf8:	bl	40816c <ferror@plt+0x586c>
  40aafc:	ldr	w8, [x26, #20]
  40ab00:	tbz	w8, #3, 40a924 <ferror@plt+0x8024>
  40ab04:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40ab08:	add	x0, x0, #0x54b
  40ab0c:	bl	40816c <ferror@plt+0x586c>
  40ab10:	ldr	w8, [x26, #20]
  40ab14:	tbz	w8, #4, 40a928 <ferror@plt+0x8028>
  40ab18:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40ab1c:	add	x0, x0, #0x554
  40ab20:	bl	40816c <ferror@plt+0x586c>
  40ab24:	ldr	w8, [x26, #20]
  40ab28:	cbnz	w8, 40a92c <ferror@plt+0x802c>
  40ab2c:	adrp	x0, 41b000 <ferror@plt+0x18700>
  40ab30:	add	x0, x0, #0x8e8
  40ab34:	bl	40816c <ferror@plt+0x586c>
  40ab38:	b	40a92c <ferror@plt+0x802c>
  40ab3c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40ab40:	add	x0, x0, #0xf3b
  40ab44:	mov	w1, w19
  40ab48:	bl	40816c <ferror@plt+0x586c>
  40ab4c:	b	40ab8c <ferror@plt+0x828c>
  40ab50:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40ab54:	add	x0, x0, #0x5ac
  40ab58:	b	40ab88 <ferror@plt+0x8288>
  40ab5c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40ab60:	add	x0, x0, #0x5af
  40ab64:	b	40ab88 <ferror@plt+0x8288>
  40ab68:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40ab6c:	add	x0, x0, #0x5b3
  40ab70:	b	40ab88 <ferror@plt+0x8288>
  40ab74:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40ab78:	add	x0, x0, #0x5b8
  40ab7c:	b	40ab88 <ferror@plt+0x8288>
  40ab80:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40ab84:	add	x0, x0, #0x5bf
  40ab88:	bl	40816c <ferror@plt+0x586c>
  40ab8c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40ab90:	add	x0, x0, #0x55b
  40ab94:	bl	40816c <ferror@plt+0x586c>
  40ab98:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  40ab9c:	ldr	w8, [x8, #3604]
  40aba0:	cbz	w8, 40ac14 <ferror@plt+0x8314>
  40aba4:	ldur	x21, [x29, #-8]
  40aba8:	cbz	x21, 40ac14 <ferror@plt+0x8314>
  40abac:	ldrh	w8, [x21]
  40abb0:	ldr	w10, [x20, #1612]
  40abb4:	mov	x9, #0x7fffffffc           	// #34359738364
  40abb8:	adrp	x11, 41a000 <ferror@plt+0x17700>
  40abbc:	adrp	x12, 41a000 <ferror@plt+0x17700>
  40abc0:	add	x8, x8, x9
  40abc4:	add	x11, x11, #0x5c2
  40abc8:	add	x12, x12, #0x5d5
  40abcc:	cmp	w10, #0x0
  40abd0:	lsr	x19, x8, #3
  40abd4:	csel	x0, x12, x11, eq  // eq = none
  40abd8:	mov	w1, w19
  40abdc:	bl	40816c <ferror@plt+0x586c>
  40abe0:	cbz	w19, 40ac14 <ferror@plt+0x8314>
  40abe4:	adrp	x20, 41a000 <ferror@plt+0x17700>
  40abe8:	add	x21, x21, #0x4
  40abec:	add	x20, x20, #0x5e9
  40abf0:	ldrh	w1, [x21]
  40abf4:	ldrb	w2, [x21, #2]
  40abf8:	ldrb	w3, [x21, #3]
  40abfc:	ldr	w4, [x21, #4]
  40ac00:	mov	x0, x20
  40ac04:	bl	40816c <ferror@plt+0x586c>
  40ac08:	subs	w19, w19, #0x1
  40ac0c:	add	x21, x21, #0x8
  40ac10:	b.ne	40abf0 <ferror@plt+0x82f0>  // b.any
  40ac14:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  40ac18:	ldrb	w8, [x8, #3556]
  40ac1c:	cmp	w8, #0x1
  40ac20:	b.ne	40ac9c <ferror@plt+0x839c>  // b.any
  40ac24:	ldur	x19, [x29, #-16]
  40ac28:	cbz	x19, 40ac9c <ferror@plt+0x839c>
  40ac2c:	ldp	w1, w2, [x19, #4]
  40ac30:	ldp	w3, w4, [x19, #12]
  40ac34:	ldp	w5, w6, [x19, #20]
  40ac38:	ldr	w7, [x19, #28]
  40ac3c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40ac40:	add	x0, x0, #0xf70
  40ac44:	bl	40816c <ferror@plt+0x586c>
  40ac48:	ldur	x8, [x29, #-16]
  40ac4c:	ldrh	w8, [x8]
  40ac50:	sub	x8, x8, #0x4
  40ac54:	cmp	x8, #0x20
  40ac58:	b.cc	40ac90 <ferror@plt+0x8390>  // b.lo, b.ul, b.last
  40ac5c:	ldr	w1, [x19, #32]
  40ac60:	adrp	x0, 419000 <ferror@plt+0x16700>
  40ac64:	add	x0, x0, #0xf96
  40ac68:	bl	40816c <ferror@plt+0x586c>
  40ac6c:	ldur	x8, [x29, #-16]
  40ac70:	ldrh	w8, [x8]
  40ac74:	sub	x8, x8, #0x4
  40ac78:	cmp	x8, #0x24
  40ac7c:	b.cc	40ac90 <ferror@plt+0x8390>  // b.lo, b.ul, b.last
  40ac80:	ldr	w1, [x19, #36]
  40ac84:	adrp	x0, 419000 <ferror@plt+0x16700>
  40ac88:	add	x0, x0, #0xf9c
  40ac8c:	bl	40816c <ferror@plt+0x586c>
  40ac90:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40ac94:	add	x0, x0, #0x55b
  40ac98:	bl	40816c <ferror@plt+0x586c>
  40ac9c:	mov	w0, wzr
  40aca0:	add	sp, sp, #0x2b0
  40aca4:	ldp	x20, x19, [sp, #80]
  40aca8:	ldp	x22, x21, [sp, #64]
  40acac:	ldp	x24, x23, [sp, #48]
  40acb0:	ldp	x26, x25, [sp, #32]
  40acb4:	ldp	x28, x27, [sp, #16]
  40acb8:	ldp	x29, x30, [sp], #96
  40acbc:	ret
  40acc0:	sub	sp, sp, #0x60
  40acc4:	stp	x29, x30, [sp, #64]
  40acc8:	stp	x20, x19, [sp, #80]
  40accc:	mov	x2, x0
  40acd0:	ldr	w8, [x2], #44
  40acd4:	mov	x19, x1
  40acd8:	mov	x20, x0
  40acdc:	add	x0, sp, #0x18
  40ace0:	sub	w3, w8, #0x2c
  40ace4:	mov	w1, #0x4                   	// #4
  40ace8:	add	x29, sp, #0x40
  40acec:	bl	416c44 <ferror@plt+0x14344>
  40acf0:	ldr	x8, [sp, #32]
  40acf4:	cbz	x8, 40ad04 <ferror@plt+0x8404>
  40acf8:	ldrh	w9, [x8]
  40acfc:	cmp	w9, #0x4
  40ad00:	b.ne	40ad1c <ferror@plt+0x841c>  // b.any
  40ad04:	mov	w3, wzr
  40ad08:	ldr	x8, [sp, #24]
  40ad0c:	cbz	x8, 40ad28 <ferror@plt+0x8428>
  40ad10:	ldr	w7, [x8, #4]
  40ad14:	ldr	w8, [x8, #12]
  40ad18:	b	40ad2c <ferror@plt+0x842c>
  40ad1c:	ldr	w3, [x8, #4]
  40ad20:	ldr	x8, [sp, #24]
  40ad24:	cbnz	x8, 40ad10 <ferror@plt+0x8410>
  40ad28:	mov	w7, wzr
  40ad2c:	ldrb	w1, [x20, #18]
  40ad30:	ldrb	w4, [x20, #19]
  40ad34:	ldp	w2, w5, [x20, #20]
  40ad38:	ldr	w6, [x20, #28]
  40ad3c:	ldr	x0, [x19, #16]
  40ad40:	stp	xzr, xzr, [sp, #8]
  40ad44:	str	w8, [sp]
  40ad48:	bl	40b76c <ferror@plt+0x8e6c>
  40ad4c:	cbnz	w0, 40ade4 <ferror@plt+0x84e4>
  40ad50:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  40ad54:	ldrb	w8, [x8, #3556]
  40ad58:	cmp	w8, #0x1
  40ad5c:	b.ne	40ade4 <ferror@plt+0x84e4>  // b.any
  40ad60:	adrp	x0, 419000 <ferror@plt+0x16700>
  40ad64:	add	x0, x0, #0xd3a
  40ad68:	bl	40816c <ferror@plt+0x586c>
  40ad6c:	ldr	x19, [sp, #24]
  40ad70:	cbz	x19, 40ade4 <ferror@plt+0x84e4>
  40ad74:	ldp	w1, w2, [x19, #4]
  40ad78:	ldp	w3, w4, [x19, #12]
  40ad7c:	ldp	w5, w6, [x19, #20]
  40ad80:	ldr	w7, [x19, #28]
  40ad84:	adrp	x0, 419000 <ferror@plt+0x16700>
  40ad88:	add	x0, x0, #0xf70
  40ad8c:	bl	40816c <ferror@plt+0x586c>
  40ad90:	ldr	x8, [sp, #24]
  40ad94:	ldrh	w8, [x8]
  40ad98:	sub	x8, x8, #0x4
  40ad9c:	cmp	x8, #0x20
  40ada0:	b.cc	40add8 <ferror@plt+0x84d8>  // b.lo, b.ul, b.last
  40ada4:	ldr	w1, [x19, #32]
  40ada8:	adrp	x0, 419000 <ferror@plt+0x16700>
  40adac:	add	x0, x0, #0xf96
  40adb0:	bl	40816c <ferror@plt+0x586c>
  40adb4:	ldr	x8, [sp, #24]
  40adb8:	ldrh	w8, [x8]
  40adbc:	sub	x8, x8, #0x4
  40adc0:	cmp	x8, #0x24
  40adc4:	b.cc	40add8 <ferror@plt+0x84d8>  // b.lo, b.ul, b.last
  40adc8:	ldr	w1, [x19, #36]
  40adcc:	adrp	x0, 419000 <ferror@plt+0x16700>
  40add0:	add	x0, x0, #0xf9c
  40add4:	bl	40816c <ferror@plt+0x586c>
  40add8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40addc:	add	x0, x0, #0x55b
  40ade0:	bl	40816c <ferror@plt+0x586c>
  40ade4:	ldp	x20, x19, [sp, #80]
  40ade8:	ldp	x29, x30, [sp, #64]
  40adec:	mov	w0, wzr
  40adf0:	add	sp, sp, #0x60
  40adf4:	ret
  40adf8:	stp	x29, x30, [sp, #-48]!
  40adfc:	stp	x28, x21, [sp, #16]
  40ae00:	stp	x20, x19, [sp, #32]
  40ae04:	mov	x29, sp
  40ae08:	sub	sp, sp, #0x280
  40ae0c:	mov	x19, x1
  40ae10:	mov	x20, x0
  40ae14:	mov	x0, sp
  40ae18:	mov	w2, #0x268                 	// #616
  40ae1c:	mov	w1, wzr
  40ae20:	mov	x21, sp
  40ae24:	bl	402480 <memset@plt>
  40ae28:	ldrb	w8, [x20, #17]
  40ae2c:	adrp	x10, 417000 <ferror@plt+0x14700>
  40ae30:	ldr	d0, [x10, #232]
  40ae34:	add	x10, x21, #0x108
  40ae38:	str	w8, [sp, #8]
  40ae3c:	ldr	w9, [x20, #24]
  40ae40:	movi	v1.2d, #0x0
  40ae44:	cmp	w8, #0x2
  40ae48:	str	w9, [sp, #544]
  40ae4c:	ldr	w9, [x20, #32]
  40ae50:	str	w9, [sp, #548]
  40ae54:	ldrb	w9, [x20, #18]
  40ae58:	str	w9, [sp, #552]
  40ae5c:	ldr	w9, [x20, #36]
  40ae60:	str	w9, [sp, #564]
  40ae64:	ldr	w9, [x20, #20]
  40ae68:	str	d0, [sp, #16]
  40ae6c:	str	q1, [x10]
  40ae70:	stur	q1, [x21, #252]
  40ae74:	stur	q1, [x21, #236]
  40ae78:	stur	q1, [x21, #220]
  40ae7c:	stur	q1, [x21, #204]
  40ae80:	stur	q1, [x21, #188]
  40ae84:	stur	q1, [x21, #172]
  40ae88:	stur	q1, [x21, #156]
  40ae8c:	stur	q1, [x21, #140]
  40ae90:	stur	q1, [sp, #124]
  40ae94:	stur	q1, [sp, #108]
  40ae98:	stur	q1, [sp, #92]
  40ae9c:	stur	q1, [sp, #76]
  40aea0:	stur	q1, [sp, #60]
  40aea4:	stur	q1, [sp, #44]
  40aea8:	stur	q1, [sp, #28]
  40aeac:	str	w9, [sp, #24]
  40aeb0:	ldr	w9, [x20, #28]
  40aeb4:	add	x10, x21, #0x118
  40aeb8:	str	d0, [sp, #280]
  40aebc:	stur	q1, [x10, #12]
  40aec0:	stur	q1, [x10, #28]
  40aec4:	stur	q1, [x10, #44]
  40aec8:	stur	q1, [x10, #60]
  40aecc:	stur	q1, [x10, #76]
  40aed0:	stur	q1, [x10, #92]
  40aed4:	stur	q1, [x10, #108]
  40aed8:	stur	q1, [x10, #124]
  40aedc:	stur	q1, [x10, #140]
  40aee0:	stur	q1, [x10, #156]
  40aee4:	stur	q1, [x10, #172]
  40aee8:	stur	q1, [x10, #188]
  40aeec:	stur	q1, [x10, #204]
  40aef0:	stur	q1, [x10, #220]
  40aef4:	stur	q1, [x10, #236]
  40aef8:	str	q1, [sp, #528]
  40aefc:	str	w9, [sp, #288]
  40af00:	b.eq	40af18 <ferror@plt+0x8618>  // b.none
  40af04:	cmp	w8, #0x1
  40af08:	b.ne	40af20 <ferror@plt+0x8620>  // b.any
  40af0c:	ldrb	w8, [x19, #1]
  40af10:	tbnz	w8, #3, 40af20 <ferror@plt+0x8620>
  40af14:	b	40b064 <ferror@plt+0x8764>
  40af18:	ldrb	w8, [x19, #1]
  40af1c:	tbz	w8, #4, 40b064 <ferror@plt+0x8764>
  40af20:	ldr	x0, [x19, #16]
  40af24:	cbz	x0, 40af34 <ferror@plt+0x8634>
  40af28:	mov	x1, sp
  40af2c:	bl	407a0c <ferror@plt+0x510c>
  40af30:	cbz	w0, 40b064 <ferror@plt+0x8764>
  40af34:	mov	x0, sp
  40af38:	bl	408e68 <ferror@plt+0x6568>
  40af3c:	ldr	w3, [sp, #24]
  40af40:	ldr	w19, [sp, #544]
  40af44:	cmn	w3, #0x1
  40af48:	b.eq	40af84 <ferror@plt+0x8684>  // b.none
  40af4c:	adrp	x2, 41a000 <ferror@plt+0x17700>
  40af50:	add	x2, x2, #0x762
  40af54:	sub	x0, x29, #0xc
  40af58:	mov	w1, #0xb                   	// #11
  40af5c:	bl	4023a0 <snprintf@plt>
  40af60:	cmn	w19, #0x1
  40af64:	b.eq	40af94 <ferror@plt+0x8694>  // b.none
  40af68:	adrp	x2, 41a000 <ferror@plt+0x17700>
  40af6c:	add	x2, x2, #0x762
  40af70:	sub	x0, x29, #0x18
  40af74:	mov	w1, #0xb                   	// #11
  40af78:	mov	w3, w19
  40af7c:	bl	4023a0 <snprintf@plt>
  40af80:	b	40af9c <ferror@plt+0x869c>
  40af84:	mov	w8, #0x2a                  	// #42
  40af88:	sturh	w8, [x29, #-12]
  40af8c:	cmn	w19, #0x1
  40af90:	b.ne	40af68 <ferror@plt+0x8668>  // b.any
  40af94:	mov	w8, #0x2a                  	// #42
  40af98:	sturh	w8, [x29, #-24]
  40af9c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40afa0:	adrp	x2, 419000 <ferror@plt+0x16700>
  40afa4:	add	x0, x0, #0xe37
  40afa8:	add	x2, x2, #0xb80
  40afac:	sub	x1, x29, #0xc
  40afb0:	bl	40816c <ferror@plt+0x586c>
  40afb4:	bl	409570 <ferror@plt+0x6c70>
  40afb8:	adrp	x0, 419000 <ferror@plt+0x16700>
  40afbc:	add	x0, x0, #0xda9
  40afc0:	sub	x1, x29, #0x18
  40afc4:	bl	40816c <ferror@plt+0x586c>
  40afc8:	bl	409570 <ferror@plt+0x6c70>
  40afcc:	ldr	w3, [sp, #288]
  40afd0:	ldr	w19, [sp, #548]
  40afd4:	cmn	w3, #0x1
  40afd8:	b.eq	40b014 <ferror@plt+0x8714>  // b.none
  40afdc:	adrp	x2, 41a000 <ferror@plt+0x17700>
  40afe0:	add	x2, x2, #0x762
  40afe4:	sub	x0, x29, #0xc
  40afe8:	mov	w1, #0xb                   	// #11
  40afec:	bl	4023a0 <snprintf@plt>
  40aff0:	cmn	w19, #0x1
  40aff4:	b.eq	40b024 <ferror@plt+0x8724>  // b.none
  40aff8:	adrp	x2, 41a000 <ferror@plt+0x17700>
  40affc:	add	x2, x2, #0x762
  40b000:	sub	x0, x29, #0x18
  40b004:	mov	w1, #0xb                   	// #11
  40b008:	mov	w3, w19
  40b00c:	bl	4023a0 <snprintf@plt>
  40b010:	b	40b02c <ferror@plt+0x872c>
  40b014:	mov	w8, #0x2a                  	// #42
  40b018:	sturh	w8, [x29, #-12]
  40b01c:	cmn	w19, #0x1
  40b020:	b.ne	40aff8 <ferror@plt+0x86f8>  // b.any
  40b024:	mov	w8, #0x2a                  	// #42
  40b028:	sturh	w8, [x29, #-24]
  40b02c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b030:	adrp	x2, 419000 <ferror@plt+0x16700>
  40b034:	add	x0, x0, #0xe37
  40b038:	add	x2, x2, #0xb80
  40b03c:	sub	x1, x29, #0xc
  40b040:	bl	40816c <ferror@plt+0x586c>
  40b044:	bl	409570 <ferror@plt+0x6c70>
  40b048:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b04c:	add	x0, x0, #0xda9
  40b050:	sub	x1, x29, #0x18
  40b054:	bl	40816c <ferror@plt+0x586c>
  40b058:	bl	409570 <ferror@plt+0x6c70>
  40b05c:	mov	x0, sp
  40b060:	bl	4094e8 <ferror@plt+0x6be8>
  40b064:	mov	w0, wzr
  40b068:	add	sp, sp, #0x280
  40b06c:	ldp	x20, x19, [sp, #32]
  40b070:	ldp	x28, x21, [sp, #16]
  40b074:	ldp	x29, x30, [sp], #48
  40b078:	ret
  40b07c:	stp	x29, x30, [sp, #-96]!
  40b080:	stp	x28, x27, [sp, #16]
  40b084:	stp	x26, x25, [sp, #32]
  40b088:	stp	x24, x23, [sp, #48]
  40b08c:	stp	x22, x21, [sp, #64]
  40b090:	stp	x20, x19, [sp, #80]
  40b094:	mov	x29, sp
  40b098:	sub	sp, sp, #0x310
  40b09c:	mov	x19, x1
  40b0a0:	mov	x20, x0
  40b0a4:	add	x0, sp, #0x10
  40b0a8:	mov	w2, #0x268                 	// #616
  40b0ac:	mov	w1, wzr
  40b0b0:	bl	402480 <memset@plt>
  40b0b4:	ldr	w8, [x20]
  40b0b8:	add	x2, x20, #0x20
  40b0bc:	sub	x0, x29, #0x98
  40b0c0:	mov	w1, #0x8                   	// #8
  40b0c4:	sub	w3, w8, #0x20
  40b0c8:	bl	416c44 <ferror@plt+0x14344>
  40b0cc:	ldrb	w8, [x20, #17]
  40b0d0:	mov	w9, #0x7                   	// #7
  40b0d4:	str	w8, [sp, #24]
  40b0d8:	ldr	w8, [x20, #20]
  40b0dc:	str	w9, [sp, #568]
  40b0e0:	str	w8, [sp, #580]
  40b0e4:	ldr	x9, [x20, #24]
  40b0e8:	ldur	x8, [x29, #-144]
  40b0ec:	str	x9, [sp, #600]
  40b0f0:	cbz	x8, 40b104 <ferror@plt+0x8804>
  40b0f4:	ldr	w9, [x8, #4]
  40b0f8:	str	w9, [sp, #592]
  40b0fc:	ldr	w8, [x8, #8]
  40b100:	str	w8, [sp, #560]
  40b104:	ldur	x8, [x29, #-136]
  40b108:	cbz	x8, 40b114 <ferror@plt+0x8814>
  40b10c:	ldr	w8, [x8, #4]
  40b110:	str	w8, [sp, #584]
  40b114:	ldp	x28, x26, [x29, #-128]
  40b118:	ldp	x25, x22, [x29, #-112]
  40b11c:	ldp	x21, x8, [x29, #-96]
  40b120:	add	x9, x28, #0x4
  40b124:	cmp	x28, #0x0
  40b128:	add	x10, x26, #0x4
  40b12c:	csel	x9, xzr, x9, eq  // eq = none
  40b130:	cmp	x26, #0x0
  40b134:	add	x11, x25, #0x4
  40b138:	csel	x20, xzr, x10, eq  // eq = none
  40b13c:	cmp	x25, #0x0
  40b140:	add	x12, x22, #0x4
  40b144:	csel	x24, xzr, x11, eq  // eq = none
  40b148:	cmp	x22, #0x0
  40b14c:	add	x13, x21, #0x4
  40b150:	csel	x27, xzr, x12, eq  // eq = none
  40b154:	cmp	x21, #0x0
  40b158:	csel	x23, xzr, x13, eq  // eq = none
  40b15c:	str	x9, [sp, #8]
  40b160:	cbz	x8, 40b16c <ferror@plt+0x886c>
  40b164:	ldr	w8, [x8, #4]
  40b168:	str	w8, [sp, #572]
  40b16c:	ldr	x0, [x19, #16]
  40b170:	mov	w8, #0x2c                  	// #44
  40b174:	strh	w8, [sp, #302]
  40b178:	strh	w8, [sp, #38]
  40b17c:	cbz	x0, 40b18c <ferror@plt+0x888c>
  40b180:	add	x1, sp, #0x10
  40b184:	bl	407a0c <ferror@plt+0x510c>
  40b188:	cbz	w0, 40b588 <ferror@plt+0x8c88>
  40b18c:	add	x0, sp, #0x10
  40b190:	bl	408e68 <ferror@plt+0x6568>
  40b194:	ldr	w19, [sp, #592]
  40b198:	cbz	w19, 40b254 <ferror@plt+0x8954>
  40b19c:	str	x22, [sp]
  40b1a0:	mov	x22, x21
  40b1a4:	mov	x21, x24
  40b1a8:	mov	x24, x20
  40b1ac:	mov	x20, x27
  40b1b0:	mov	x27, x23
  40b1b4:	adrp	x23, 432000 <stdin@@GLIBC_2.17+0x1238>
  40b1b8:	ldrb	w8, [x23, #3584]
  40b1bc:	tbnz	w8, #0, 40b1e8 <ferror@plt+0x88e8>
  40b1c0:	sub	x0, x29, #0x40
  40b1c4:	mov	w1, wzr
  40b1c8:	bl	4149b4 <ferror@plt+0x120b4>
  40b1cc:	tbnz	w0, #31, 40b5ac <ferror@plt+0x8cac>
  40b1d0:	sub	x0, x29, #0x40
  40b1d4:	bl	412030 <ferror@plt+0xf730>
  40b1d8:	sub	x0, x29, #0x40
  40b1dc:	bl	4147e4 <ferror@plt+0x11ee4>
  40b1e0:	mov	w8, #0x1                   	// #1
  40b1e4:	strb	w8, [x23, #3584]
  40b1e8:	mov	w0, w19
  40b1ec:	bl	411c8c <ferror@plt+0xf38c>
  40b1f0:	ldr	w3, [sp, #560]
  40b1f4:	adrp	x2, 41a000 <ferror@plt+0x17700>
  40b1f8:	mov	x19, x0
  40b1fc:	add	x2, x2, #0x66a
  40b200:	sub	x0, x29, #0x50
  40b204:	mov	w1, #0x10                  	// #16
  40b208:	bl	4023a0 <snprintf@plt>
  40b20c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b210:	adrp	x2, 419000 <ferror@plt+0x16700>
  40b214:	add	x0, x0, #0xe37
  40b218:	add	x2, x2, #0xb80
  40b21c:	mov	x1, x19
  40b220:	bl	40816c <ferror@plt+0x586c>
  40b224:	bl	409570 <ferror@plt+0x6c70>
  40b228:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b22c:	add	x0, x0, #0xda9
  40b230:	sub	x1, x29, #0x50
  40b234:	bl	40816c <ferror@plt+0x586c>
  40b238:	mov	x23, x27
  40b23c:	mov	x27, x20
  40b240:	mov	x20, x24
  40b244:	mov	x24, x21
  40b248:	mov	x21, x22
  40b24c:	ldr	x22, [sp]
  40b250:	b	40b288 <ferror@plt+0x8988>
  40b254:	adrp	x19, 419000 <ferror@plt+0x16700>
  40b258:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b25c:	add	x19, x19, #0xd3b
  40b260:	adrp	x2, 418000 <ferror@plt+0x15700>
  40b264:	add	x0, x0, #0xe37
  40b268:	add	x2, x2, #0xad6
  40b26c:	mov	x1, x19
  40b270:	bl	40816c <ferror@plt+0x586c>
  40b274:	bl	409570 <ferror@plt+0x6c70>
  40b278:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b27c:	add	x0, x0, #0xda9
  40b280:	mov	x1, x19
  40b284:	bl	40816c <ferror@plt+0x586c>
  40b288:	bl	409570 <ferror@plt+0x6c70>
  40b28c:	adrp	x19, 419000 <ferror@plt+0x16700>
  40b290:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b294:	add	x19, x19, #0xd3b
  40b298:	adrp	x2, 418000 <ferror@plt+0x15700>
  40b29c:	add	x0, x0, #0xe37
  40b2a0:	add	x2, x2, #0xad6
  40b2a4:	mov	x1, x19
  40b2a8:	bl	40816c <ferror@plt+0x586c>
  40b2ac:	bl	409570 <ferror@plt+0x6c70>
  40b2b0:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b2b4:	add	x0, x0, #0xda9
  40b2b8:	mov	x1, x19
  40b2bc:	bl	40816c <ferror@plt+0x586c>
  40b2c0:	bl	409570 <ferror@plt+0x6c70>
  40b2c4:	add	x0, sp, #0x10
  40b2c8:	bl	4094e8 <ferror@plt+0x6be8>
  40b2cc:	adrp	x19, 438000 <stdin@@GLIBC_2.17+0x7238>
  40b2d0:	ldr	w8, [x19, #1608]
  40b2d4:	cbz	w8, 40b500 <ferror@plt+0x8c00>
  40b2d8:	ldr	w1, [sp, #584]
  40b2dc:	cbz	w1, 40b2ec <ferror@plt+0x89ec>
  40b2e0:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b2e4:	add	x0, x0, #0xf1a
  40b2e8:	bl	40816c <ferror@plt+0x586c>
  40b2ec:	ldr	w1, [sp, #580]
  40b2f0:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b2f4:	add	x0, x0, #0xf22
  40b2f8:	bl	40816c <ferror@plt+0x586c>
  40b2fc:	ldr	x1, [sp, #600]
  40b300:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b304:	add	x0, x0, #0xf2a
  40b308:	bl	40816c <ferror@plt+0x586c>
  40b30c:	ldr	w1, [sp, #624]
  40b310:	cbz	w1, 40b320 <ferror@plt+0x8a20>
  40b314:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b318:	add	x0, x0, #0xf33
  40b31c:	bl	40816c <ferror@plt+0x586c>
  40b320:	ldr	w8, [x19, #1608]
  40b324:	cbz	w8, 40b500 <ferror@plt+0x8c00>
  40b328:	str	x27, [sp]
  40b32c:	adrp	x19, 41a000 <ferror@plt+0x17700>
  40b330:	adrp	x27, 41a000 <ferror@plt+0x17700>
  40b334:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  40b338:	add	x19, x19, #0x66e
  40b33c:	add	x27, x27, #0x673
  40b340:	cbz	x28, 40b384 <ferror@plt+0x8a84>
  40b344:	mov	x28, x8
  40b348:	ldr	w8, [x8, #1612]
  40b34c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40b350:	add	x1, x1, #0x664
  40b354:	cmp	w8, #0x0
  40b358:	csel	x0, x27, x19, eq  // eq = none
  40b35c:	bl	40816c <ferror@plt+0x586c>
  40b360:	ldr	x8, [sp, #8]
  40b364:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b368:	add	x0, x0, #0x679
  40b36c:	ldr	w1, [x8]
  40b370:	bl	40816c <ferror@plt+0x586c>
  40b374:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b378:	add	x0, x0, #0x55b
  40b37c:	bl	40816c <ferror@plt+0x586c>
  40b380:	mov	x8, x28
  40b384:	mov	x28, x19
  40b388:	mov	x19, x8
  40b38c:	cbz	x26, 40b3c4 <ferror@plt+0x8ac4>
  40b390:	ldr	w8, [x19, #1612]
  40b394:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40b398:	add	x1, x1, #0x667
  40b39c:	cmp	w8, #0x0
  40b3a0:	csel	x0, x27, x28, eq  // eq = none
  40b3a4:	bl	40816c <ferror@plt+0x586c>
  40b3a8:	ldr	w1, [x20]
  40b3ac:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b3b0:	add	x0, x0, #0x679
  40b3b4:	bl	40816c <ferror@plt+0x586c>
  40b3b8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b3bc:	add	x0, x0, #0x55b
  40b3c0:	bl	40816c <ferror@plt+0x586c>
  40b3c4:	mov	x20, x23
  40b3c8:	ldr	x23, [sp]
  40b3cc:	cbz	x25, 40b500 <ferror@plt+0x8c00>
  40b3d0:	ldr	w8, [x19, #1612]
  40b3d4:	adrp	x9, 41a000 <ferror@plt+0x17700>
  40b3d8:	adrp	x10, 41a000 <ferror@plt+0x17700>
  40b3dc:	add	x9, x9, #0x684
  40b3e0:	add	x10, x10, #0x68c
  40b3e4:	cmp	w8, #0x0
  40b3e8:	csel	x0, x10, x9, eq  // eq = none
  40b3ec:	bl	40816c <ferror@plt+0x586c>
  40b3f0:	ldr	w1, [x24, #8]
  40b3f4:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b3f8:	add	x0, x0, #0x6d7
  40b3fc:	bl	40816c <ferror@plt+0x586c>
  40b400:	ldr	x1, [x24]
  40b404:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b408:	add	x0, x0, #0x694
  40b40c:	bl	40816c <ferror@plt+0x586c>
  40b410:	ldr	w1, [x24, #12]
  40b414:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b418:	add	x0, x0, #0x69f
  40b41c:	bl	40816c <ferror@plt+0x586c>
  40b420:	ldr	w1, [x24, #16]
  40b424:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b428:	add	x0, x0, #0x6ad
  40b42c:	bl	40816c <ferror@plt+0x586c>
  40b430:	ldr	w1, [x24, #20]
  40b434:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b438:	add	x0, x0, #0x6bc
  40b43c:	bl	40816c <ferror@plt+0x586c>
  40b440:	ldr	w1, [x24, #24]
  40b444:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b448:	add	x0, x0, #0x6c9
  40b44c:	bl	40816c <ferror@plt+0x586c>
  40b450:	ldr	w1, [x24, #28]
  40b454:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b458:	add	x0, x0, #0x6d5
  40b45c:	bl	40816c <ferror@plt+0x586c>
  40b460:	ldr	w8, [x24, #32]
  40b464:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b468:	add	x0, x0, #0x6dd
  40b46c:	and	w1, w8, #0x1
  40b470:	bl	40816c <ferror@plt+0x586c>
  40b474:	ldr	w1, [x24, #36]
  40b478:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b47c:	add	x0, x0, #0x6e4
  40b480:	bl	40816c <ferror@plt+0x586c>
  40b484:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b488:	add	x0, x0, #0x55b
  40b48c:	bl	40816c <ferror@plt+0x586c>
  40b490:	cbz	x22, 40b4c8 <ferror@plt+0x8bc8>
  40b494:	ldr	w8, [x19, #1612]
  40b498:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40b49c:	add	x1, x1, #0x6ed
  40b4a0:	cmp	w8, #0x0
  40b4a4:	csel	x0, x27, x28, eq  // eq = none
  40b4a8:	bl	40816c <ferror@plt+0x586c>
  40b4ac:	ldr	w1, [x23]
  40b4b0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b4b4:	add	x0, x0, #0x679
  40b4b8:	bl	40816c <ferror@plt+0x586c>
  40b4bc:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b4c0:	add	x0, x0, #0x55b
  40b4c4:	bl	40816c <ferror@plt+0x586c>
  40b4c8:	cbz	x21, 40b500 <ferror@plt+0x8c00>
  40b4cc:	ldr	w8, [x19, #1612]
  40b4d0:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40b4d4:	add	x1, x1, #0x6f0
  40b4d8:	cmp	w8, #0x0
  40b4dc:	csel	x0, x27, x28, eq  // eq = none
  40b4e0:	bl	40816c <ferror@plt+0x586c>
  40b4e4:	ldr	w1, [x20]
  40b4e8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b4ec:	add	x0, x0, #0x679
  40b4f0:	bl	40816c <ferror@plt+0x586c>
  40b4f4:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b4f8:	add	x0, x0, #0x55b
  40b4fc:	bl	40816c <ferror@plt+0x586c>
  40b500:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  40b504:	ldrb	w8, [x8, #3556]
  40b508:	cmp	w8, #0x1
  40b50c:	b.ne	40b588 <ferror@plt+0x8c88>  // b.any
  40b510:	ldur	x19, [x29, #-88]
  40b514:	cbz	x19, 40b588 <ferror@plt+0x8c88>
  40b518:	ldp	w1, w2, [x19, #4]
  40b51c:	ldp	w3, w4, [x19, #12]
  40b520:	ldp	w5, w6, [x19, #20]
  40b524:	ldr	w7, [x19, #28]
  40b528:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b52c:	add	x0, x0, #0xf70
  40b530:	bl	40816c <ferror@plt+0x586c>
  40b534:	ldur	x8, [x29, #-88]
  40b538:	ldrh	w8, [x8]
  40b53c:	sub	x8, x8, #0x4
  40b540:	cmp	x8, #0x20
  40b544:	b.cc	40b57c <ferror@plt+0x8c7c>  // b.lo, b.ul, b.last
  40b548:	ldr	w1, [x19, #32]
  40b54c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b550:	add	x0, x0, #0xf96
  40b554:	bl	40816c <ferror@plt+0x586c>
  40b558:	ldur	x8, [x29, #-88]
  40b55c:	ldrh	w8, [x8]
  40b560:	sub	x8, x8, #0x4
  40b564:	cmp	x8, #0x24
  40b568:	b.cc	40b57c <ferror@plt+0x8c7c>  // b.lo, b.ul, b.last
  40b56c:	ldr	w1, [x19, #36]
  40b570:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b574:	add	x0, x0, #0xf9c
  40b578:	bl	40816c <ferror@plt+0x586c>
  40b57c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b580:	add	x0, x0, #0x55b
  40b584:	bl	40816c <ferror@plt+0x586c>
  40b588:	mov	w0, wzr
  40b58c:	add	sp, sp, #0x310
  40b590:	ldp	x20, x19, [sp, #80]
  40b594:	ldp	x22, x21, [sp, #64]
  40b598:	ldp	x24, x23, [sp, #48]
  40b59c:	ldp	x26, x25, [sp, #32]
  40b5a0:	ldp	x28, x27, [sp, #16]
  40b5a4:	ldp	x29, x30, [sp], #96
  40b5a8:	ret
  40b5ac:	mov	w0, #0x1                   	// #1
  40b5b0:	bl	402260 <exit@plt>
  40b5b4:	sub	sp, sp, #0x80
  40b5b8:	stp	x20, x19, [sp, #112]
  40b5bc:	mov	x19, x0
  40b5c0:	mov	w8, #0x11                  	// #17
  40b5c4:	stp	x29, x30, [sp, #80]
  40b5c8:	stp	x22, x21, [sp, #96]
  40b5cc:	add	x29, sp, #0x50
  40b5d0:	strh	w8, [x0, #286]
  40b5d4:	strh	w8, [x0, #22]
  40b5d8:	cbz	x1, 40b5f4 <ferror@plt+0x8cf4>
  40b5dc:	ldrh	w8, [x19, #12]
  40b5e0:	mov	x0, x1
  40b5e4:	mov	x1, x19
  40b5e8:	str	w8, [x19, #24]
  40b5ec:	bl	407a0c <ferror@plt+0x510c>
  40b5f0:	cbz	w0, 40b74c <ferror@plt+0x8e4c>
  40b5f4:	mov	x0, x19
  40b5f8:	bl	408e68 <ferror@plt+0x6568>
  40b5fc:	ldrh	w8, [x19, #12]
  40b600:	cmp	w8, #0x3
  40b604:	b.ne	40b65c <ferror@plt+0x8d5c>  // b.any
  40b608:	adrp	x20, 418000 <ferror@plt+0x15700>
  40b60c:	add	x20, x20, #0xad6
  40b610:	ldr	w21, [x19, #576]
  40b614:	cbz	w21, 40b678 <ferror@plt+0x8d78>
  40b618:	adrp	x22, 432000 <stdin@@GLIBC_2.17+0x1238>
  40b61c:	ldrb	w8, [x22, #3584]
  40b620:	tbnz	w8, #0, 40b64c <ferror@plt+0x8d4c>
  40b624:	add	x0, sp, #0x18
  40b628:	mov	w1, wzr
  40b62c:	bl	4149b4 <ferror@plt+0x120b4>
  40b630:	tbnz	w0, #31, 40b764 <ferror@plt+0x8e64>
  40b634:	add	x0, sp, #0x18
  40b638:	bl	412030 <ferror@plt+0xf730>
  40b63c:	add	x0, sp, #0x18
  40b640:	bl	4147e4 <ferror@plt+0x11ee4>
  40b644:	mov	w8, #0x1                   	// #1
  40b648:	strb	w8, [x22, #3584]
  40b64c:	mov	w0, w21
  40b650:	bl	411c8c <ferror@plt+0xf38c>
  40b654:	mov	x21, x0
  40b658:	b	40b680 <ferror@plt+0x8d80>
  40b65c:	rev16	w0, w8
  40b660:	add	x1, sp, #0x8
  40b664:	mov	w2, #0x10                  	// #16
  40b668:	bl	4121dc <ferror@plt+0xf8dc>
  40b66c:	mov	x20, x0
  40b670:	ldr	w21, [x19, #576]
  40b674:	cbnz	w21, 40b618 <ferror@plt+0x8d18>
  40b678:	adrp	x21, 418000 <ferror@plt+0x15700>
  40b67c:	add	x21, x21, #0xad6
  40b680:	adrp	x22, 419000 <ferror@plt+0x16700>
  40b684:	add	x22, x22, #0xe37
  40b688:	adrp	x2, 419000 <ferror@plt+0x16700>
  40b68c:	add	x2, x2, #0xb80
  40b690:	mov	x0, x22
  40b694:	mov	x1, x20
  40b698:	bl	40816c <ferror@plt+0x586c>
  40b69c:	bl	409570 <ferror@plt+0x6c70>
  40b6a0:	adrp	x20, 419000 <ferror@plt+0x16700>
  40b6a4:	add	x20, x20, #0xda9
  40b6a8:	mov	x0, x20
  40b6ac:	mov	x1, x21
  40b6b0:	bl	40816c <ferror@plt+0x586c>
  40b6b4:	bl	409570 <ferror@plt+0x6c70>
  40b6b8:	adrp	x21, 419000 <ferror@plt+0x16700>
  40b6bc:	add	x21, x21, #0xd3b
  40b6c0:	adrp	x2, 418000 <ferror@plt+0x15700>
  40b6c4:	add	x2, x2, #0xad6
  40b6c8:	mov	x0, x22
  40b6cc:	mov	x1, x21
  40b6d0:	bl	40816c <ferror@plt+0x586c>
  40b6d4:	bl	409570 <ferror@plt+0x6c70>
  40b6d8:	mov	x0, x20
  40b6dc:	mov	x1, x21
  40b6e0:	bl	40816c <ferror@plt+0x586c>
  40b6e4:	bl	409570 <ferror@plt+0x6c70>
  40b6e8:	mov	x0, x19
  40b6ec:	bl	4094e8 <ferror@plt+0x6be8>
  40b6f0:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  40b6f4:	ldr	w8, [x8, #1608]
  40b6f8:	cbz	w8, 40b744 <ferror@plt+0x8e44>
  40b6fc:	ldr	w1, [x19, #568]
  40b700:	cbz	w1, 40b710 <ferror@plt+0x8e10>
  40b704:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b708:	add	x0, x0, #0xf1a
  40b70c:	bl	40816c <ferror@plt+0x586c>
  40b710:	ldr	w1, [x19, #564]
  40b714:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b718:	add	x0, x0, #0xf22
  40b71c:	bl	40816c <ferror@plt+0x586c>
  40b720:	ldr	x1, [x19, #584]
  40b724:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b728:	add	x0, x0, #0xf2a
  40b72c:	bl	40816c <ferror@plt+0x586c>
  40b730:	ldr	w1, [x19, #608]
  40b734:	cbz	w1, 40b744 <ferror@plt+0x8e44>
  40b738:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b73c:	add	x0, x0, #0xf33
  40b740:	bl	40816c <ferror@plt+0x586c>
  40b744:	mov	w0, wzr
  40b748:	b	40b750 <ferror@plt+0x8e50>
  40b74c:	mov	w0, #0x1                   	// #1
  40b750:	ldp	x20, x19, [sp, #112]
  40b754:	ldp	x22, x21, [sp, #96]
  40b758:	ldp	x29, x30, [sp, #80]
  40b75c:	add	sp, sp, #0x80
  40b760:	ret
  40b764:	mov	w0, #0x1                   	// #1
  40b768:	bl	402260 <exit@plt>
  40b76c:	stp	x29, x30, [sp, #-96]!
  40b770:	stp	x28, x27, [sp, #16]
  40b774:	stp	x26, x25, [sp, #32]
  40b778:	stp	x24, x23, [sp, #48]
  40b77c:	stp	x22, x21, [sp, #64]
  40b780:	stp	x20, x19, [sp, #80]
  40b784:	mov	x29, sp
  40b788:	sub	sp, sp, #0x330
  40b78c:	ldr	w27, [x29, #96]
  40b790:	mov	w23, w2
  40b794:	mov	w24, w1
  40b798:	mov	x25, x0
  40b79c:	add	x0, sp, #0xc8
  40b7a0:	mov	w2, #0x268                 	// #616
  40b7a4:	mov	w1, wzr
  40b7a8:	mov	w26, w7
  40b7ac:	mov	w21, w6
  40b7b0:	mov	w20, w5
  40b7b4:	mov	w22, w4
  40b7b8:	mov	w19, w3
  40b7bc:	bl	402480 <memset@plt>
  40b7c0:	mov	w8, #0x10                  	// #16
  40b7c4:	mov	w9, #0x7                   	// #7
  40b7c8:	movi	v0.2d, #0x0
  40b7cc:	str	w26, [sp, #756]
  40b7d0:	str	w27, [sp, #760]
  40b7d4:	strh	w8, [sp, #222]
  40b7d8:	strh	w8, [sp, #486]
  40b7dc:	str	w9, [sp, #752]
  40b7e0:	stp	q0, q0, [sp, #160]
  40b7e4:	stp	q0, q0, [sp, #128]
  40b7e8:	stp	q0, q0, [sp, #96]
  40b7ec:	stp	q0, q0, [sp, #64]
  40b7f0:	cbz	x25, 40b814 <ferror@plt+0x8f14>
  40b7f4:	mov	w8, #0xffffffff            	// #-1
  40b7f8:	add	x1, sp, #0xc8
  40b7fc:	mov	x0, x25
  40b800:	str	w8, [sp, #748]
  40b804:	str	w23, [sp, #744]
  40b808:	str	w24, [sp, #224]
  40b80c:	bl	407a0c <ferror@plt+0x510c>
  40b810:	cbz	w0, 40b92c <ferror@plt+0x902c>
  40b814:	add	x0, sp, #0xc8
  40b818:	bl	408e68 <ferror@plt+0x6568>
  40b81c:	add	x1, sp, #0x80
  40b820:	mov	w2, #0x40                  	// #64
  40b824:	mov	w0, w24
  40b828:	bl	41127c <ferror@plt+0xe97c>
  40b82c:	cmn	w23, #0x1
  40b830:	mov	x24, x0
  40b834:	b.eq	40b854 <ferror@plt+0x8f54>  // b.none
  40b838:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  40b83c:	ldr	w8, [x8, #1656]
  40b840:	cbz	w8, 40b950 <ferror@plt+0x9050>
  40b844:	add	x1, sp, #0x40
  40b848:	mov	w0, w23
  40b84c:	bl	40fb8c <ferror@plt+0xd28c>
  40b850:	b	40b85c <ferror@plt+0x8f5c>
  40b854:	mov	w8, #0x2a                  	// #42
  40b858:	strb	w8, [sp, #64]
  40b85c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b860:	adrp	x2, 419000 <ferror@plt+0x16700>
  40b864:	add	x0, x0, #0xe37
  40b868:	add	x2, x2, #0xb80
  40b86c:	mov	x1, x24
  40b870:	bl	40816c <ferror@plt+0x586c>
  40b874:	bl	409570 <ferror@plt+0x6c70>
  40b878:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b87c:	add	x0, x0, #0xda9
  40b880:	add	x1, sp, #0x40
  40b884:	bl	40816c <ferror@plt+0x586c>
  40b888:	bl	409570 <ferror@plt+0x6c70>
  40b88c:	cmp	w22, #0x1
  40b890:	b.ne	40b8cc <ferror@plt+0x8fcc>  // b.any
  40b894:	add	x1, sp, #0x20
  40b898:	mov	w0, w21
  40b89c:	bl	40fb8c <ferror@plt+0xd28c>
  40b8a0:	mov	x21, x0
  40b8a4:	mov	x1, sp
  40b8a8:	mov	w0, w20
  40b8ac:	bl	40fb8c <ferror@plt+0xd28c>
  40b8b0:	mov	x20, x0
  40b8b4:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b8b8:	adrp	x2, 419000 <ferror@plt+0x16700>
  40b8bc:	add	x0, x0, #0xe37
  40b8c0:	add	x2, x2, #0xb80
  40b8c4:	mov	x1, x21
  40b8c8:	b	40b8e8 <ferror@plt+0x8fe8>
  40b8cc:	adrp	x20, 419000 <ferror@plt+0x16700>
  40b8d0:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b8d4:	add	x20, x20, #0xd3b
  40b8d8:	adrp	x2, 418000 <ferror@plt+0x15700>
  40b8dc:	add	x0, x0, #0xe37
  40b8e0:	add	x2, x2, #0xad6
  40b8e4:	mov	x1, x20
  40b8e8:	bl	40816c <ferror@plt+0x586c>
  40b8ec:	bl	409570 <ferror@plt+0x6c70>
  40b8f0:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b8f4:	add	x0, x0, #0xda9
  40b8f8:	mov	x1, x20
  40b8fc:	bl	40816c <ferror@plt+0x586c>
  40b900:	bl	409570 <ferror@plt+0x6c70>
  40b904:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  40b908:	ldr	w8, [x8, #1608]
  40b90c:	cbz	w8, 40b924 <ferror@plt+0x9024>
  40b910:	ldp	x1, x2, [x29, #104]
  40b914:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40b918:	add	x0, x0, #0x645
  40b91c:	mov	w3, w19
  40b920:	bl	40816c <ferror@plt+0x586c>
  40b924:	mov	w0, wzr
  40b928:	b	40b930 <ferror@plt+0x9030>
  40b92c:	mov	w0, #0x1                   	// #1
  40b930:	add	sp, sp, #0x330
  40b934:	ldp	x20, x19, [sp, #80]
  40b938:	ldp	x22, x21, [sp, #64]
  40b93c:	ldp	x24, x23, [sp, #48]
  40b940:	ldp	x26, x25, [sp, #32]
  40b944:	ldp	x28, x27, [sp, #16]
  40b948:	ldp	x29, x30, [sp], #96
  40b94c:	ret
  40b950:	cbz	w23, 40b9f8 <ferror@plt+0x90f8>
  40b954:	cmp	w23, #0x1
  40b958:	b.lt	40b844 <ferror@plt+0x8f44>  // b.tstop
  40b95c:	adrp	x0, 418000 <ferror@plt+0x15700>
  40b960:	add	x0, x0, #0xded
  40b964:	bl	402870 <getenv@plt>
  40b968:	adrp	x8, 419000 <ferror@plt+0x16700>
  40b96c:	add	x8, x8, #0xb3d
  40b970:	cmp	x0, #0x0
  40b974:	adrp	x2, 418000 <ferror@plt+0x15700>
  40b978:	csel	x3, x8, x0, eq  // eq = none
  40b97c:	add	x2, x2, #0xe37
  40b980:	add	x0, sp, #0x40
  40b984:	mov	w1, #0x40                  	// #64
  40b988:	mov	w4, w23
  40b98c:	bl	4023a0 <snprintf@plt>
  40b990:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40b994:	add	x1, x1, #0x93e
  40b998:	add	x0, sp, #0x40
  40b99c:	bl	402720 <fopen64@plt>
  40b9a0:	cbz	x0, 40b844 <ferror@plt+0x8f44>
  40b9a4:	adrp	x1, 418000 <ferror@plt+0x15700>
  40b9a8:	add	x1, x1, #0xe42
  40b9ac:	add	x2, sp, #0x40
  40b9b0:	mov	x25, x0
  40b9b4:	add	x26, sp, #0x40
  40b9b8:	bl	402430 <__isoc99_fscanf@plt>
  40b9bc:	cmp	w0, #0x1
  40b9c0:	b.ne	40ba14 <ferror@plt+0x9114>  // b.any
  40b9c4:	add	x0, sp, #0x40
  40b9c8:	bl	402250 <strlen@plt>
  40b9cc:	add	x8, x26, x0
  40b9d0:	mov	w9, #0x40                  	// #64
  40b9d4:	adrp	x2, 41a000 <ferror@plt+0x17700>
  40b9d8:	sub	x1, x9, x0
  40b9dc:	add	x2, x2, #0x641
  40b9e0:	mov	x0, x8
  40b9e4:	mov	w3, w23
  40b9e8:	bl	4023a0 <snprintf@plt>
  40b9ec:	mov	x0, x25
  40b9f0:	bl	4023e0 <fclose@plt>
  40b9f4:	b	40b85c <ferror@plt+0x8f5c>
  40b9f8:	mov	w8, #0x656e                	// #25966
  40b9fc:	mov	w9, #0x656b                	// #25963
  40ba00:	movk	w8, #0x6c, lsl #16
  40ba04:	movk	w9, #0x6e72, lsl #16
  40ba08:	stur	w8, [sp, #67]
  40ba0c:	str	w9, [sp, #64]
  40ba10:	b	40b85c <ferror@plt+0x8f5c>
  40ba14:	mov	x0, x25
  40ba18:	bl	4023e0 <fclose@plt>
  40ba1c:	b	40b844 <ferror@plt+0x8f44>
  40ba20:	sub	sp, sp, #0x140
  40ba24:	stp	x20, x19, [sp, #304]
  40ba28:	mov	x19, x0
  40ba2c:	stp	x22, x21, [sp, #288]
  40ba30:	mov	w20, w2
  40ba34:	mov	x21, x1
  40ba38:	mov	x0, sp
  40ba3c:	mov	w1, #0x100                 	// #256
  40ba40:	mov	x2, x19
  40ba44:	stp	x29, x30, [sp, #256]
  40ba48:	stp	x28, x23, [sp, #272]
  40ba4c:	add	x29, sp, #0x100
  40ba50:	mov	x23, sp
  40ba54:	bl	4028d0 <fgets@plt>
  40ba58:	cbz	x0, 40bab8 <ferror@plt+0x91b8>
  40ba5c:	adrp	x22, 432000 <stdin@@GLIBC_2.17+0x1238>
  40ba60:	add	x22, x22, #0xe58
  40ba64:	mov	x0, sp
  40ba68:	mov	w1, #0x100                 	// #256
  40ba6c:	mov	x2, x19
  40ba70:	bl	4028d0 <fgets@plt>
  40ba74:	cbz	x0, 40bab8 <ferror@plt+0x91b8>
  40ba78:	mov	x0, sp
  40ba7c:	bl	402250 <strlen@plt>
  40ba80:	cbz	w0, 40bacc <ferror@plt+0x91cc>
  40ba84:	sub	w8, w0, #0x1
  40ba88:	sxtw	x8, w8
  40ba8c:	ldrb	w9, [x23, x8]
  40ba90:	cmp	w9, #0xa
  40ba94:	b.ne	40bacc <ferror@plt+0x91cc>  // b.any
  40ba98:	mov	x0, sp
  40ba9c:	mov	x1, x22
  40baa0:	mov	w2, w20
  40baa4:	strb	wzr, [x23, x8]
  40baa8:	blr	x21
  40baac:	tbz	w0, #31, 40ba64 <ferror@plt+0x9164>
  40bab0:	mov	w0, wzr
  40bab4:	b	40badc <ferror@plt+0x91dc>
  40bab8:	mov	x0, x19
  40babc:	bl	402900 <ferror@plt>
  40bac0:	cmp	w0, #0x0
  40bac4:	csetm	w0, ne  // ne = any
  40bac8:	b	40badc <ferror@plt+0x91dc>
  40bacc:	bl	402860 <__errno_location@plt>
  40bad0:	mov	w8, #0xffffffea            	// #-22
  40bad4:	str	w8, [x0]
  40bad8:	mov	w0, #0xffffffff            	// #-1
  40badc:	ldp	x20, x19, [sp, #304]
  40bae0:	ldp	x22, x21, [sp, #288]
  40bae4:	ldp	x28, x23, [sp, #272]
  40bae8:	ldp	x29, x30, [sp, #256]
  40baec:	add	sp, sp, #0x140
  40baf0:	ret
  40baf4:	stp	x29, x30, [sp, #-48]!
  40baf8:	str	x28, [sp, #16]
  40bafc:	stp	x20, x19, [sp, #32]
  40bb00:	mov	x29, sp
  40bb04:	sub	sp, sp, #0x2a0
  40bb08:	mov	x19, x1
  40bb0c:	mov	x20, x0
  40bb10:	add	x0, sp, #0x38
  40bb14:	mov	w2, #0x268                 	// #616
  40bb18:	mov	w1, wzr
  40bb1c:	bl	402480 <memset@plt>
  40bb20:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40bb24:	add	x8, sp, #0x1c
  40bb28:	add	x9, sp, #0x20
  40bb2c:	add	x1, x1, #0x747
  40bb30:	add	x2, x29, #0x18
  40bb34:	add	x3, sp, #0x34
  40bb38:	add	x4, sp, #0x30
  40bb3c:	add	x5, sp, #0x2c
  40bb40:	add	x6, sp, #0x28
  40bb44:	add	x7, sp, #0x24
  40bb48:	mov	x0, x20
  40bb4c:	stp	x9, x8, [sp]
  40bb50:	bl	4027e0 <__isoc99_sscanf@plt>
  40bb54:	ldp	w9, w8, [sp, #48]
  40bb58:	ldr	w10, [sp, #44]
  40bb5c:	add	x0, sp, #0x38
  40bb60:	str	w8, [sp, #64]
  40bb64:	ldp	w8, w11, [sp, #32]
  40bb68:	strh	w9, [sp, #68]
  40bb6c:	ldr	w9, [sp, #28]
  40bb70:	str	w10, [sp, #632]
  40bb74:	str	w8, [sp, #624]
  40bb78:	mov	w8, #0x7                   	// #7
  40bb7c:	str	w10, [sp, #600]
  40bb80:	str	w11, [sp, #612]
  40bb84:	str	w9, [sp, #620]
  40bb88:	str	w8, [sp, #608]
  40bb8c:	ldr	x1, [x19, #16]
  40bb90:	bl	40b5b4 <ferror@plt+0x8cb4>
  40bb94:	mov	w0, wzr
  40bb98:	add	sp, sp, #0x2a0
  40bb9c:	ldp	x20, x19, [sp, #32]
  40bba0:	ldr	x28, [sp, #16]
  40bba4:	ldp	x29, x30, [sp], #48
  40bba8:	ret
  40bbac:	stp	x29, x30, [sp, #-80]!
  40bbb0:	str	x28, [sp, #16]
  40bbb4:	stp	x24, x23, [sp, #32]
  40bbb8:	stp	x22, x21, [sp, #48]
  40bbbc:	stp	x20, x19, [sp, #64]
  40bbc0:	mov	x29, sp
  40bbc4:	sub	sp, sp, #0x380
  40bbc8:	mov	w22, w2
  40bbcc:	mov	x19, x1
  40bbd0:	mov	x20, x0
  40bbd4:	add	x0, sp, #0x118
  40bbd8:	mov	w2, #0x268                 	// #616
  40bbdc:	mov	w1, wzr
  40bbe0:	bl	402480 <memset@plt>
  40bbe4:	mov	w1, #0x3a                  	// #58
  40bbe8:	mov	x0, x20
  40bbec:	bl	4026a0 <strchr@plt>
  40bbf0:	cbz	x0, 40bca8 <ferror@plt+0x93a8>
  40bbf4:	add	x23, x0, #0x2
  40bbf8:	mov	w1, #0x3a                  	// #58
  40bbfc:	mov	x0, x23
  40bc00:	bl	4026a0 <strchr@plt>
  40bc04:	cbz	x0, 40bca8 <ferror@plt+0x93a8>
  40bc08:	add	x21, x0, #0x6
  40bc0c:	strb	wzr, [x0, #5]
  40bc10:	mov	w1, #0x3a                  	// #58
  40bc14:	mov	x0, x21
  40bc18:	bl	4026a0 <strchr@plt>
  40bc1c:	cbz	x0, 40bca8 <ferror@plt+0x93a8>
  40bc20:	ldrb	w8, [x0, #7]
  40bc24:	strb	wzr, [x0, #5]
  40bc28:	ldr	w10, [x19, #4]
  40bc2c:	mov	w9, #0xffffffd0            	// #-48
  40bc30:	cmp	w8, #0x40
  40bc34:	mov	w11, #0xffffffc9            	// #-55
  40bc38:	csel	w9, w11, w9, hi  // hi = pmore
  40bc3c:	add	w8, w9, w8
  40bc40:	mov	x20, x0
  40bc44:	lsr	w8, w10, w8
  40bc48:	tbz	w8, #0, 40bdf4 <ferror@plt+0x94f4>
  40bc4c:	add	x24, sp, #0x118
  40bc50:	cmp	w22, #0x2
  40bc54:	add	x2, x24, #0x18
  40bc58:	strh	w22, [sp, #566]
  40bc5c:	strh	w22, [sp, #302]
  40bc60:	b.ne	40bcc8 <ferror@plt+0x93c8>  // b.any
  40bc64:	adrp	x22, 41a000 <ferror@plt+0x17700>
  40bc68:	add	x22, x22, #0x7fe
  40bc6c:	add	x3, x24, #0x220
  40bc70:	mov	x0, x23
  40bc74:	mov	x1, x22
  40bc78:	bl	4027e0 <__isoc99_sscanf@plt>
  40bc7c:	add	x2, x24, #0x120
  40bc80:	add	x3, x24, #0x224
  40bc84:	mov	x0, x21
  40bc88:	mov	x1, x22
  40bc8c:	bl	4027e0 <__isoc99_sscanf@plt>
  40bc90:	mov	w8, #0x4                   	// #4
  40bc94:	strh	w8, [sp, #562]
  40bc98:	strh	w8, [sp, #298]
  40bc9c:	ldr	x0, [x19, #16]
  40bca0:	cbnz	x0, 40bd20 <ferror@plt+0x9420>
  40bca4:	b	40bd2c <ferror@plt+0x942c>
  40bca8:	mov	w0, #0xffffffff            	// #-1
  40bcac:	add	sp, sp, #0x380
  40bcb0:	ldp	x20, x19, [sp, #64]
  40bcb4:	ldp	x22, x21, [sp, #48]
  40bcb8:	ldp	x24, x23, [sp, #32]
  40bcbc:	ldr	x28, [sp, #16]
  40bcc0:	ldp	x29, x30, [sp], #80
  40bcc4:	ret
  40bcc8:	adrp	x22, 41a000 <ferror@plt+0x17700>
  40bccc:	add	x22, x22, #0x804
  40bcd0:	add	x3, x24, #0x1c
  40bcd4:	add	x4, x24, #0x20
  40bcd8:	add	x5, x24, #0x24
  40bcdc:	add	x6, x24, #0x220
  40bce0:	mov	x0, x23
  40bce4:	mov	x1, x22
  40bce8:	bl	4027e0 <__isoc99_sscanf@plt>
  40bcec:	add	x2, x24, #0x120
  40bcf0:	add	x3, x24, #0x124
  40bcf4:	add	x4, x24, #0x128
  40bcf8:	add	x5, x24, #0x12c
  40bcfc:	add	x6, x24, #0x224
  40bd00:	mov	x0, x21
  40bd04:	mov	x1, x22
  40bd08:	bl	4027e0 <__isoc99_sscanf@plt>
  40bd0c:	mov	w8, #0x10                  	// #16
  40bd10:	strh	w8, [sp, #562]
  40bd14:	strh	w8, [sp, #298]
  40bd18:	ldr	x0, [x19, #16]
  40bd1c:	cbz	x0, 40bd2c <ferror@plt+0x942c>
  40bd20:	add	x1, sp, #0x118
  40bd24:	bl	407a0c <ferror@plt+0x510c>
  40bd28:	cbz	w0, 40bcac <ferror@plt+0x93ac>
  40bd2c:	add	x19, sp, #0x118
  40bd30:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40bd34:	add	x0, x20, #0x6
  40bd38:	add	x2, x19, #0x228
  40bd3c:	add	x3, x19, #0x230
  40bd40:	add	x4, x19, #0x22c
  40bd44:	add	x5, x19, #0x238
  40bd48:	add	x6, x19, #0x234
  40bd4c:	add	x7, x19, #0x23c
  40bd50:	add	x8, x19, #0x248
  40bd54:	add	x9, sp, #0x18
  40bd58:	add	x1, x1, #0x7c6
  40bd5c:	strb	wzr, [sp, #24]
  40bd60:	stp	x8, x9, [sp]
  40bd64:	bl	4027e0 <__isoc99_sscanf@plt>
  40bd68:	cmp	w0, #0x8
  40bd6c:	b.gt	40bd74 <ferror@plt+0x9474>
  40bd70:	strb	wzr, [sp, #24]
  40bd74:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  40bd78:	ldr	x8, [x8, #3640]
  40bd7c:	adrp	x9, 41a000 <ferror@plt+0x17700>
  40bd80:	add	x9, x9, #0x829
  40bd84:	add	x0, sp, #0x118
  40bd88:	cmp	x8, x9
  40bd8c:	mov	w8, #0x11                  	// #17
  40bd90:	csel	w8, w8, wzr, eq  // eq = none
  40bd94:	str	w8, [sp, #288]
  40bd98:	bl	408e68 <ferror@plt+0x6568>
  40bd9c:	ldr	w1, [sp, #824]
  40bda0:	ldr	w2, [sp, #856]
  40bda4:	add	x0, x19, #0x10
  40bda8:	mov	w3, wzr
  40bdac:	bl	409150 <ferror@plt+0x6850>
  40bdb0:	ldr	w1, [sp, #828]
  40bdb4:	add	x0, x19, #0x118
  40bdb8:	mov	w2, wzr
  40bdbc:	mov	w3, wzr
  40bdc0:	bl	409150 <ferror@plt+0x6850>
  40bdc4:	add	x0, sp, #0x118
  40bdc8:	bl	4094e8 <ferror@plt+0x6be8>
  40bdcc:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  40bdd0:	ldr	w8, [x8, #1608]
  40bdd4:	mov	w0, wzr
  40bdd8:	cbz	w8, 40bcac <ferror@plt+0x93ac>
  40bddc:	ldrb	w8, [sp, #24]
  40bde0:	cbz	w8, 40bcac <ferror@plt+0x93ac>
  40bde4:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40bde8:	add	x0, x0, #0x7f4
  40bdec:	add	x1, sp, #0x18
  40bdf0:	bl	40816c <ferror@plt+0x586c>
  40bdf4:	mov	w0, wzr
  40bdf8:	b	40bcac <ferror@plt+0x93ac>
  40bdfc:	stp	x29, x30, [sp, #-80]!
  40be00:	stp	x28, x25, [sp, #16]
  40be04:	stp	x24, x23, [sp, #32]
  40be08:	stp	x22, x21, [sp, #48]
  40be0c:	stp	x20, x19, [sp, #64]
  40be10:	mov	x29, sp
  40be14:	sub	sp, sp, #0x510
  40be18:	mov	w22, w2
  40be1c:	mov	x20, x1
  40be20:	mov	x21, x0
  40be24:	add	x0, sp, #0x160
  40be28:	mov	w2, #0x3a8                 	// #936
  40be2c:	mov	w1, wzr
  40be30:	stur	xzr, [x29, #-8]
  40be34:	bl	402480 <memset@plt>
  40be38:	adrp	x23, 438000 <stdin@@GLIBC_2.17+0x7238>
  40be3c:	ldr	w19, [x23, #1652]
  40be40:	cbz	w19, 40be58 <ferror@plt+0x9558>
  40be44:	mov	w1, #0x3a                  	// #58
  40be48:	mov	x0, x21
  40be4c:	bl	4026a0 <strchr@plt>
  40be50:	cbnz	x0, 40be74 <ferror@plt+0x9574>
  40be54:	b	40bf28 <ferror@plt+0x9628>
  40be58:	bl	40ede8 <ferror@plt+0xc4e8>
  40be5c:	mov	w19, w0
  40be60:	str	w0, [x23, #1652]
  40be64:	mov	w1, #0x3a                  	// #58
  40be68:	mov	x0, x21
  40be6c:	bl	4026a0 <strchr@plt>
  40be70:	cbz	x0, 40bf28 <ferror@plt+0x9628>
  40be74:	add	x24, x0, #0x2
  40be78:	mov	w1, #0x3a                  	// #58
  40be7c:	mov	x0, x24
  40be80:	bl	4026a0 <strchr@plt>
  40be84:	cbz	x0, 40bf28 <ferror@plt+0x9628>
  40be88:	add	x23, x0, #0x6
  40be8c:	strb	wzr, [x0, #5]
  40be90:	mov	w1, #0x3a                  	// #58
  40be94:	mov	x0, x23
  40be98:	bl	4026a0 <strchr@plt>
  40be9c:	cbz	x0, 40bf28 <ferror@plt+0x9628>
  40bea0:	ldrb	w8, [x0, #7]
  40bea4:	strb	wzr, [x0, #5]
  40bea8:	ldr	w10, [x20, #4]
  40beac:	mov	w9, #0xffffffd0            	// #-48
  40beb0:	cmp	w8, #0x40
  40beb4:	mov	w11, #0xffffffc9            	// #-55
  40beb8:	csel	w9, w11, w9, hi  // hi = pmore
  40bebc:	add	w8, w9, w8
  40bec0:	mov	x21, x0
  40bec4:	lsr	w8, w10, w8
  40bec8:	tbz	w8, #0, 40c1dc <ferror@plt+0x98dc>
  40becc:	add	x25, sp, #0x160
  40bed0:	cmp	w22, #0x2
  40bed4:	add	x2, x25, #0x18
  40bed8:	strh	w22, [sp, #638]
  40bedc:	strh	w22, [sp, #374]
  40bee0:	b.ne	40bf30 <ferror@plt+0x9630>  // b.any
  40bee4:	adrp	x22, 41a000 <ferror@plt+0x17700>
  40bee8:	add	x22, x22, #0x7fe
  40beec:	add	x3, x25, #0x220
  40bef0:	mov	x0, x24
  40bef4:	mov	x1, x22
  40bef8:	bl	4027e0 <__isoc99_sscanf@plt>
  40befc:	add	x2, x25, #0x120
  40bf00:	add	x3, x25, #0x224
  40bf04:	mov	x0, x23
  40bf08:	mov	x1, x22
  40bf0c:	bl	4027e0 <__isoc99_sscanf@plt>
  40bf10:	mov	w8, #0x4                   	// #4
  40bf14:	strh	w8, [sp, #634]
  40bf18:	strh	w8, [sp, #370]
  40bf1c:	ldr	x0, [x20, #16]
  40bf20:	cbnz	x0, 40bf88 <ferror@plt+0x9688>
  40bf24:	b	40bf94 <ferror@plt+0x9694>
  40bf28:	mov	w0, #0xffffffff            	// #-1
  40bf2c:	b	40c1e0 <ferror@plt+0x98e0>
  40bf30:	adrp	x22, 41a000 <ferror@plt+0x17700>
  40bf34:	add	x22, x22, #0x804
  40bf38:	add	x3, x25, #0x1c
  40bf3c:	add	x4, x25, #0x20
  40bf40:	add	x5, x25, #0x24
  40bf44:	add	x6, x25, #0x220
  40bf48:	mov	x0, x24
  40bf4c:	mov	x1, x22
  40bf50:	bl	4027e0 <__isoc99_sscanf@plt>
  40bf54:	add	x2, x25, #0x120
  40bf58:	add	x3, x25, #0x124
  40bf5c:	add	x4, x25, #0x128
  40bf60:	add	x5, x25, #0x12c
  40bf64:	add	x6, x25, #0x224
  40bf68:	mov	x0, x23
  40bf6c:	mov	x1, x22
  40bf70:	bl	4027e0 <__isoc99_sscanf@plt>
  40bf74:	mov	w8, #0x10                  	// #16
  40bf78:	strh	w8, [sp, #634]
  40bf7c:	strh	w8, [sp, #370]
  40bf80:	ldr	x0, [x20, #16]
  40bf84:	cbz	x0, 40bf94 <ferror@plt+0x9694>
  40bf88:	add	x1, sp, #0x160
  40bf8c:	bl	407a0c <ferror@plt+0x510c>
  40bf90:	cbz	w0, 40c1e0 <ferror@plt+0x98e0>
  40bf94:	add	x0, x21, #0x6
  40bf98:	add	x21, sp, #0x160
  40bf9c:	add	x20, x21, #0x324
  40bfa0:	add	x13, x21, #0x2d8
  40bfa4:	add	x14, x21, #0x2ac
  40bfa8:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40bfac:	add	x2, x21, #0x228
  40bfb0:	add	x3, x21, #0x230
  40bfb4:	add	x4, x21, #0x22c
  40bfb8:	add	x5, x21, #0x268
  40bfbc:	add	x6, x21, #0x26c
  40bfc0:	add	x8, x21, #0x238
  40bfc4:	add	x22, x21, #0x270
  40bfc8:	add	x9, x21, #0x234
  40bfcc:	add	x10, x21, #0x23c
  40bfd0:	add	x11, x21, #0x248
  40bfd4:	add	x12, x21, #0x2a8
  40bfd8:	add	x15, sp, #0x60
  40bfdc:	stp	x13, x14, [sp, #64]
  40bfe0:	sub	x13, x29, #0x8
  40bfe4:	sub	x14, x29, #0x4
  40bfe8:	add	x1, x1, #0x904
  40bfec:	mov	x7, x20
  40bff0:	strb	wzr, [sp, #96]
  40bff4:	stp	x9, x10, [sp, #16]
  40bff8:	str	x15, [sp, #80]
  40bffc:	stp	x13, x12, [sp, #48]
  40c000:	stp	x11, x14, [sp, #32]
  40c004:	stp	x8, x22, [sp]
  40c008:	bl	4027e0 <__isoc99_sscanf@plt>
  40c00c:	cmp	w0, #0x10
  40c010:	b.gt	40c034 <ferror@plt+0x9734>
  40c014:	cmp	w0, #0xb
  40c018:	strb	wzr, [sp, #96]
  40c01c:	b.gt	40c034 <ferror@plt+0x9734>
  40c020:	mov	w8, #0x2                   	// #2
  40c024:	movi	d0, #0xffffffff00000000
  40c028:	stur	xzr, [x29, #-8]
  40c02c:	str	w8, [sp, #1080]
  40c030:	str	d0, [sp, #1032]
  40c034:	ldr	w8, [sp, #968]
  40c038:	add	w9, w19, w19, lsl #1
  40c03c:	scvtf	d0, w9
  40c040:	ldr	w9, [sp, #972]
  40c044:	cmp	w8, #0x1
  40c048:	mov	w8, #0x3e8                 	// #1000
  40c04c:	ldp	s1, s2, [x29, #-8]
  40c050:	madd	w8, w9, w8, w19
  40c054:	ldr	w9, [sp, #1032]
  40c058:	ldr	w11, [sp, #1036]
  40c05c:	csel	x10, x20, x22, eq  // eq = none
  40c060:	sxtl	v2.2d, v2.2s
  40c064:	cmp	w9, #0x0
  40c068:	scvtf	d2, d2
  40c06c:	cinc	w9, w9, lt  // lt = tstop
  40c070:	cmn	w11, #0x1
  40c074:	sxtl	v1.2d, v1.2s
  40c078:	ldr	w10, [x10]
  40c07c:	csel	w11, wzr, w11, eq  // eq = none
  40c080:	fcmp	d2, d0
  40c084:	scvtf	d0, w19
  40c088:	sub	w8, w8, #0x1
  40c08c:	scvtf	d1, d1
  40c090:	udiv	w8, w8, w19
  40c094:	fdiv	d1, d1, d0
  40c098:	fdiv	d0, d2, d0
  40c09c:	fmov	d2, xzr
  40c0a0:	str	w8, [sp, #972]
  40c0a4:	mov	w8, #0x6                   	// #6
  40c0a8:	asr	w9, w9, #1
  40c0ac:	fcsel	d0, d0, d2, ne  // ne = any
  40c0b0:	add	x0, sp, #0x160
  40c0b4:	str	d1, [sp, #1008]
  40c0b8:	str	w9, [sp, #1032]
  40c0bc:	str	w11, [sp, #1036]
  40c0c0:	str	d0, [sp, #1000]
  40c0c4:	str	w10, [sp, #1156]
  40c0c8:	str	w8, [sp, #360]
  40c0cc:	bl	408e68 <ferror@plt+0x6568>
  40c0d0:	ldr	w1, [sp, #896]
  40c0d4:	ldr	w2, [sp, #928]
  40c0d8:	add	x0, x21, #0x10
  40c0dc:	mov	w3, wzr
  40c0e0:	bl	409150 <ferror@plt+0x6850>
  40c0e4:	ldr	w1, [sp, #900]
  40c0e8:	add	x0, x21, #0x118
  40c0ec:	mov	w2, wzr
  40c0f0:	mov	w3, wzr
  40c0f4:	bl	409150 <ferror@plt+0x6850>
  40c0f8:	add	x0, sp, #0x160
  40c0fc:	bl	4094e8 <ferror@plt+0x6be8>
  40c100:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  40c104:	ldrb	w8, [x8, #3552]
  40c108:	cmp	w8, #0x1
  40c10c:	b.ne	40c158 <ferror@plt+0x9858>  // b.any
  40c110:	ldr	w8, [sp, #968]
  40c114:	cbz	w8, 40c158 <ferror@plt+0x9858>
  40c118:	cmp	w8, #0x5
  40c11c:	b.cc	40c128 <ferror@plt+0x9828>  // b.lo, b.ul, b.last
  40c120:	mov	w8, #0x5                   	// #5
  40c124:	str	w8, [sp, #968]
  40c128:	adrp	x9, 418000 <ferror@plt+0x15700>
  40c12c:	add	x9, x9, #0xa30
  40c130:	ldr	w0, [sp, #972]
  40c134:	ldr	x19, [x9, w8, uxtw #3]
  40c138:	bl	40990c <ferror@plt+0x700c>
  40c13c:	ldr	w3, [sp, #1156]
  40c140:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c144:	adrp	x2, 432000 <stdin@@GLIBC_2.17+0x1238>
  40c148:	add	x0, x0, #0xf08
  40c14c:	add	x2, x2, #0xe80
  40c150:	mov	x1, x19
  40c154:	bl	40816c <ferror@plt+0x586c>
  40c158:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  40c15c:	ldr	w8, [x8, #1608]
  40c160:	cbz	w8, 40c1c4 <ferror@plt+0x98c4>
  40c164:	ldr	w1, [sp, #920]
  40c168:	cbz	w1, 40c178 <ferror@plt+0x9878>
  40c16c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c170:	add	x0, x0, #0xf1a
  40c174:	bl	40816c <ferror@plt+0x586c>
  40c178:	ldr	w1, [sp, #916]
  40c17c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c180:	add	x0, x0, #0xf22
  40c184:	bl	40816c <ferror@plt+0x586c>
  40c188:	ldr	x1, [sp, #936]
  40c18c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c190:	add	x0, x0, #0xf2a
  40c194:	bl	40816c <ferror@plt+0x586c>
  40c198:	ldr	w1, [sp, #960]
  40c19c:	cbz	w1, 40c1ac <ferror@plt+0x98ac>
  40c1a0:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c1a4:	add	x0, x0, #0xf33
  40c1a8:	bl	40816c <ferror@plt+0x586c>
  40c1ac:	ldrb	w8, [sp, #96]
  40c1b0:	cbz	w8, 40c1c4 <ferror@plt+0x98c4>
  40c1b4:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40c1b8:	add	x0, x0, #0x7f4
  40c1bc:	add	x1, sp, #0x60
  40c1c0:	bl	40816c <ferror@plt+0x586c>
  40c1c4:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  40c1c8:	ldrb	w8, [x8, #3560]
  40c1cc:	cmp	w8, #0x1
  40c1d0:	b.ne	40c1dc <ferror@plt+0x98dc>  // b.any
  40c1d4:	add	x0, sp, #0x160
  40c1d8:	bl	409b08 <ferror@plt+0x7208>
  40c1dc:	mov	w0, wzr
  40c1e0:	add	sp, sp, #0x510
  40c1e4:	ldp	x20, x19, [sp, #64]
  40c1e8:	ldp	x22, x21, [sp, #48]
  40c1ec:	ldp	x24, x23, [sp, #32]
  40c1f0:	ldp	x28, x25, [sp, #16]
  40c1f4:	ldp	x29, x30, [sp], #80
  40c1f8:	ret
  40c1fc:	stp	x29, x30, [sp, #-80]!
  40c200:	stp	x28, x25, [sp, #16]
  40c204:	stp	x24, x23, [sp, #32]
  40c208:	stp	x22, x21, [sp, #48]
  40c20c:	stp	x20, x19, [sp, #64]
  40c210:	mov	x29, sp
  40c214:	sub	sp, sp, #0x420
  40c218:	mov	x19, x0
  40c21c:	add	x25, sp, #0x270
  40c220:	movi	v0.2d, #0x0
  40c224:	add	x0, sp, #0x8
  40c228:	mov	w2, #0x268                 	// #616
  40c22c:	mov	w1, wzr
  40c230:	stur	xzr, [x29, #-144]
  40c234:	str	xzr, [sp, #864]
  40c238:	str	xzr, [sp, #704]
  40c23c:	stp	q0, q0, [x25, #256]
  40c240:	stp	q0, q0, [x25, #208]
  40c244:	stp	q0, q0, [x25, #176]
  40c248:	stp	q0, q0, [x25, #144]
  40c24c:	stp	q0, q0, [x25, #112]
  40c250:	str	q0, [x25, #96]
  40c254:	stp	q0, q0, [x25, #48]
  40c258:	stp	q0, q0, [x25, #16]
  40c25c:	str	q0, [x25]
  40c260:	bl	402480 <memset@plt>
  40c264:	ldr	w8, [x19], #16
  40c268:	add	x0, sp, #0x270
  40c26c:	mov	w1, #0xa                   	// #10
  40c270:	sub	w3, w8, #0x10
  40c274:	mov	x2, x19
  40c278:	bl	416c44 <ferror@plt+0x14344>
  40c27c:	ldr	x2, [sp, #640]
  40c280:	cbz	x2, 40c55c <ferror@plt+0x9c5c>
  40c284:	ldrh	w8, [x2], #4
  40c288:	add	x0, sp, #0x300
  40c28c:	mov	w1, #0xc                   	// #12
  40c290:	sub	w3, w8, #0x4
  40c294:	bl	416c44 <ferror@plt+0x14344>
  40c298:	ldr	x2, [sp, #808]
  40c29c:	sub	x0, x29, #0xb0
  40c2a0:	mov	w1, #0x4                   	// #4
  40c2a4:	ldrh	w8, [x2], #4
  40c2a8:	sub	w3, w8, #0x4
  40c2ac:	bl	416c44 <ferror@plt+0x14344>
  40c2b0:	ldr	x8, [sp, #816]
  40c2b4:	mov	w9, #0x1e                  	// #30
  40c2b8:	strh	w9, [sp, #30]
  40c2bc:	ldr	x9, [sp, #832]
  40c2c0:	ldr	w24, [x8, #4]
  40c2c4:	ldr	x8, [sp, #840]
  40c2c8:	ldr	x10, [sp, #824]
  40c2cc:	add	x0, sp, #0x8
  40c2d0:	str	w24, [sp, #16]
  40c2d4:	ldr	w8, [x8, #4]
  40c2d8:	str	w8, [sp, #560]
  40c2dc:	ldr	w21, [x9, #4]
  40c2e0:	ldp	x8, x9, [x29, #-176]
  40c2e4:	str	w21, [sp, #576]
  40c2e8:	ldr	w19, [x10, #4]
  40c2ec:	str	w19, [sp, #572]
  40c2f0:	ldr	w8, [x8, #4]
  40c2f4:	str	w8, [sp, #564]
  40c2f8:	ldr	w8, [x9, #4]
  40c2fc:	ldr	x9, [sp, #848]
  40c300:	str	w8, [sp, #568]
  40c304:	ldur	x20, [x9, #4]
  40c308:	str	x20, [sp, #592]
  40c30c:	bl	408e68 <ferror@plt+0x6568>
  40c310:	ldr	x8, [sp, #776]
  40c314:	ldr	x9, [sp, #784]
  40c318:	adrp	x23, 41a000 <ferror@plt+0x17700>
  40c31c:	add	x23, x23, #0x762
  40c320:	ldr	w2, [x8, #4]
  40c324:	ldr	w22, [x9, #4]
  40c328:	movi	v0.2d, #0x0
  40c32c:	sub	x0, x29, #0x40
  40c330:	mov	x1, x23
  40c334:	stp	q0, q0, [x25, #400]
  40c338:	stp	q0, q0, [x25, #368]
  40c33c:	stp	q0, q0, [x25, #336]
  40c340:	stp	q0, q0, [x25, #304]
  40c344:	bl	402320 <sprintf@plt>
  40c348:	sub	x0, x29, #0x80
  40c34c:	mov	x1, x23
  40c350:	mov	w2, w22
  40c354:	bl	402320 <sprintf@plt>
  40c358:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c35c:	adrp	x2, 419000 <ferror@plt+0x16700>
  40c360:	add	x0, x0, #0xe37
  40c364:	add	x2, x2, #0xb80
  40c368:	sub	x1, x29, #0x40
  40c36c:	bl	40816c <ferror@plt+0x586c>
  40c370:	bl	409570 <ferror@plt+0x6c70>
  40c374:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c378:	add	x0, x0, #0xda9
  40c37c:	sub	x1, x29, #0x80
  40c380:	bl	40816c <ferror@plt+0x586c>
  40c384:	bl	409570 <ferror@plt+0x6c70>
  40c388:	ldr	x2, [sp, #792]
  40c38c:	cbz	x2, 40c418 <ferror@plt+0x9b18>
  40c390:	ldrh	w8, [x2], #4
  40c394:	add	x0, sp, #0x2d0
  40c398:	mov	w1, #0x5                   	// #5
  40c39c:	sub	w3, w8, #0x4
  40c3a0:	bl	416c44 <ferror@plt+0x14344>
  40c3a4:	ldr	x8, [sp, #736]
  40c3a8:	ldr	x9, [sp, #744]
  40c3ac:	adrp	x23, 41a000 <ferror@plt+0x17700>
  40c3b0:	add	x23, x23, #0x762
  40c3b4:	ldr	w2, [x8, #4]
  40c3b8:	ldr	w22, [x9, #4]
  40c3bc:	movi	v0.2d, #0x0
  40c3c0:	sub	x0, x29, #0x40
  40c3c4:	mov	x1, x23
  40c3c8:	stp	q0, q0, [x25, #400]
  40c3cc:	stp	q0, q0, [x25, #368]
  40c3d0:	stp	q0, q0, [x25, #336]
  40c3d4:	stp	q0, q0, [x25, #304]
  40c3d8:	bl	402320 <sprintf@plt>
  40c3dc:	sub	x0, x29, #0x80
  40c3e0:	mov	x1, x23
  40c3e4:	mov	w2, w22
  40c3e8:	bl	402320 <sprintf@plt>
  40c3ec:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c3f0:	adrp	x2, 419000 <ferror@plt+0x16700>
  40c3f4:	add	x0, x0, #0xe37
  40c3f8:	add	x2, x2, #0xb80
  40c3fc:	sub	x1, x29, #0x40
  40c400:	bl	40816c <ferror@plt+0x586c>
  40c404:	bl	409570 <ferror@plt+0x6c70>
  40c408:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c40c:	add	x0, x0, #0xda9
  40c410:	sub	x1, x29, #0x80
  40c414:	b	40c448 <ferror@plt+0x9b48>
  40c418:	adrp	x22, 419000 <ferror@plt+0x16700>
  40c41c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c420:	add	x22, x22, #0xd3b
  40c424:	adrp	x2, 41a000 <ferror@plt+0x17700>
  40c428:	add	x0, x0, #0xe37
  40c42c:	add	x2, x2, #0x959
  40c430:	mov	x1, x22
  40c434:	bl	40816c <ferror@plt+0x586c>
  40c438:	bl	409570 <ferror@plt+0x6c70>
  40c43c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c440:	add	x0, x0, #0xda9
  40c444:	mov	x1, x22
  40c448:	bl	40816c <ferror@plt+0x586c>
  40c44c:	bl	409570 <ferror@plt+0x6c70>
  40c450:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  40c454:	ldr	w8, [x8, #1608]
  40c458:	cbz	w8, 40c490 <ferror@plt+0x9b90>
  40c45c:	cbz	w21, 40c470 <ferror@plt+0x9b70>
  40c460:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c464:	add	x0, x0, #0xf1a
  40c468:	mov	w1, w21
  40c46c:	bl	40816c <ferror@plt+0x586c>
  40c470:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c474:	add	x0, x0, #0xf22
  40c478:	mov	w1, w19
  40c47c:	bl	40816c <ferror@plt+0x586c>
  40c480:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c484:	add	x0, x0, #0xf2a
  40c488:	mov	x1, x20
  40c48c:	bl	40816c <ferror@plt+0x586c>
  40c490:	add	x0, sp, #0x8
  40c494:	bl	4094e8 <ferror@plt+0x6be8>
  40c498:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x1238>
  40c49c:	ldrb	w8, [x8, #3572]
  40c4a0:	cmp	w8, #0x1
  40c4a4:	b.ne	40c55c <ferror@plt+0x9c5c>  // b.any
  40c4a8:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  40c4ac:	ldr	w8, [x8, #1612]
  40c4b0:	adrp	x9, 418000 <ferror@plt+0x15700>
  40c4b4:	add	x9, x9, #0xa78
  40c4b8:	ldr	x1, [x9, x24, lsl #3]
  40c4bc:	adrp	x9, 41a000 <ferror@plt+0x17700>
  40c4c0:	adrp	x10, 41a000 <ferror@plt+0x17700>
  40c4c4:	add	x9, x9, #0x95c
  40c4c8:	add	x10, x10, #0x95b
  40c4cc:	cmp	w8, #0x0
  40c4d0:	csel	x0, x10, x9, eq  // eq = none
  40c4d4:	bl	40816c <ferror@plt+0x586c>
  40c4d8:	ldp	x8, x9, [x29, #-160]
  40c4dc:	adrp	x10, 41a000 <ferror@plt+0x17700>
  40c4e0:	adrp	x11, 41a000 <ferror@plt+0x17700>
  40c4e4:	add	x10, x10, #0x96f
  40c4e8:	add	x11, x11, #0x474
  40c4ec:	adrp	x12, 41a000 <ferror@plt+0x17700>
  40c4f0:	cmp	x9, #0x0
  40c4f4:	add	x12, x12, #0x70b
  40c4f8:	csel	x9, x11, x10, eq  // eq = none
  40c4fc:	cmp	x8, #0x0
  40c500:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40c504:	csel	x1, x9, x12, eq  // eq = none
  40c508:	add	x0, x0, #0x965
  40c50c:	bl	40816c <ferror@plt+0x586c>
  40c510:	ldur	x8, [x29, #-144]
  40c514:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40c518:	add	x0, x0, #0x974
  40c51c:	ldr	w1, [x8, #4]
  40c520:	bl	40816c <ferror@plt+0x586c>
  40c524:	ldr	x8, [sp, #800]
  40c528:	cbz	x8, 40c538 <ferror@plt+0x9c38>
  40c52c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40c530:	add	x0, x0, #0x97e
  40c534:	bl	40816c <ferror@plt+0x586c>
  40c538:	ldr	x8, [sp, #728]
  40c53c:	cbz	x8, 40c55c <ferror@plt+0x9c5c>
  40c540:	ldr	x8, [sp, #752]
  40c544:	ldr	x9, [sp, #760]
  40c548:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40c54c:	add	x0, x0, #0x984
  40c550:	ldr	w1, [x8, #4]
  40c554:	ldr	w2, [x9, #4]
  40c558:	bl	40816c <ferror@plt+0x586c>
  40c55c:	mov	w0, wzr
  40c560:	add	sp, sp, #0x420
  40c564:	ldp	x20, x19, [sp, #64]
  40c568:	ldp	x22, x21, [sp, #48]
  40c56c:	ldp	x24, x23, [sp, #32]
  40c570:	ldp	x28, x25, [sp, #16]
  40c574:	ldp	x29, x30, [sp], #80
  40c578:	ret
  40c57c:	stp	x29, x30, [sp, #-96]!
  40c580:	stp	x28, x27, [sp, #16]
  40c584:	stp	x26, x25, [sp, #32]
  40c588:	stp	x24, x23, [sp, #48]
  40c58c:	stp	x22, x21, [sp, #64]
  40c590:	stp	x20, x19, [sp, #80]
  40c594:	mov	x29, sp
  40c598:	sub	sp, sp, #0x720
  40c59c:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  40c5a0:	adrp	x9, 438000 <stdin@@GLIBC_2.17+0x7238>
  40c5a4:	mov	w10, #0xfffffffe            	// #-2
  40c5a8:	adrp	x21, 433000 <stdin@@GLIBC_2.17+0x2238>
  40c5ac:	str	wzr, [x8, #1616]
  40c5b0:	add	x8, sp, #0x10
  40c5b4:	mov	w20, wzr
  40c5b8:	add	x23, sp, #0x10
  40c5bc:	mov	w22, #0xc8                  	// #200
  40c5c0:	adrp	x28, 42d000 <memcpy@GLIBC_2.17>
  40c5c4:	add	x21, x21, #0x740
  40c5c8:	str	w10, [x9, #1620]
  40c5cc:	str	x8, [sp, #8]
  40c5d0:	sub	x24, x29, #0xd0
  40c5d4:	sub	x27, x29, #0xd0
  40c5d8:	add	x8, x27, x22
  40c5dc:	sub	x8, x8, #0x1
  40c5e0:	cmp	x8, x24
  40c5e4:	strb	w20, [x24]
  40c5e8:	b.hi	40c68c <ferror@plt+0x9d8c>  // b.pmore
  40c5ec:	mov	w8, #0x270f                	// #9999
  40c5f0:	cmp	x22, x8
  40c5f4:	b.gt	40cff0 <ferror@plt+0xa6f0>
  40c5f8:	lsl	x8, x22, #1
  40c5fc:	mov	w9, #0x2710                	// #10000
  40c600:	cmp	x8, x9
  40c604:	csel	x22, x8, x9, lt  // lt = tstop
  40c608:	add	x8, x22, x22, lsl #3
  40c60c:	add	x0, x8, #0x7
  40c610:	bl	402400 <malloc@plt>
  40c614:	cbz	x0, 40cff0 <ferror@plt+0xa6f0>
  40c618:	sub	x19, x24, x27
  40c61c:	add	x23, x19, #0x1
  40c620:	mov	x1, x27
  40c624:	mov	x2, x23
  40c628:	mov	x25, x0
  40c62c:	bl	402220 <memcpy@plt>
  40c630:	add	x8, x22, #0x7
  40c634:	add	x9, x22, #0xe
  40c638:	cmp	x8, #0x0
  40c63c:	csel	x8, x9, x8, lt  // lt = tstop
  40c640:	ldr	x1, [sp, #8]
  40c644:	and	x8, x8, #0xfffffffffffffff8
  40c648:	add	x26, x25, x8
  40c64c:	lsl	x2, x23, #3
  40c650:	mov	x0, x26
  40c654:	bl	402220 <memcpy@plt>
  40c658:	sub	x8, x29, #0xd0
  40c65c:	cmp	x27, x8
  40c660:	b.eq	40c66c <ferror@plt+0x9d6c>  // b.none
  40c664:	mov	x0, x27
  40c668:	bl	402650 <free@plt>
  40c66c:	add	x8, x25, x22
  40c670:	add	x24, x25, x19
  40c674:	sub	x8, x8, #0x1
  40c678:	cmp	x8, x24
  40c67c:	b.ls	40d05c <ferror@plt+0xa75c>  // b.plast
  40c680:	add	x23, x26, x19, lsl #3
  40c684:	mov	x27, x25
  40c688:	str	x26, [sp, #8]
  40c68c:	cmp	w20, #0x23
  40c690:	b.eq	40d044 <ferror@plt+0xa744>  // b.none
  40c694:	mov	x8, #0x6820                	// #26656
  40c698:	movk	x8, #0xffca, lsl #32
  40c69c:	movk	x8, #0xfff, lsl #48
  40c6a0:	adrp	x19, 433000 <stdin@@GLIBC_2.17+0x2238>
  40c6a4:	lsr	x8, x8, x20
  40c6a8:	sxtw	x26, w20
  40c6ac:	add	x19, x19, #0x760
  40c6b0:	adrp	x20, 433000 <stdin@@GLIBC_2.17+0x2238>
  40c6b4:	tbnz	w8, #0, 40c8f8 <ferror@plt+0x9ff8>
  40c6b8:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  40c6bc:	ldr	w8, [x8, #1620]
  40c6c0:	cmn	w8, #0x2
  40c6c4:	b.ne	40c850 <ferror@plt+0x9f50>  // b.any
  40c6c8:	ldr	x8, [x28, #1320]
  40c6cc:	ldrb	w9, [x8]
  40c6d0:	adrp	x25, 433000 <stdin@@GLIBC_2.17+0x2238>
  40c6d4:	add	x25, x25, #0x758
  40c6d8:	cbnz	w9, 40c7ac <ferror@plt+0x9eac>
  40c6dc:	b	40c6ec <ferror@plt+0x9dec>
  40c6e0:	mov	x8, x19
  40c6e4:	str	x19, [x28, #1320]
  40c6e8:	cbnz	w9, 40c7ac <ferror@plt+0x9eac>
  40c6ec:	ldp	w8, w9, [x21]
  40c6f0:	str	xzr, [x28, #1320]
  40c6f4:	sxtw	x9, w9
  40c6f8:	cmp	w9, w8
  40c6fc:	b.ge	40c728 <ferror@plt+0x9e28>  // b.tcont
  40c700:	adrp	x10, 433000 <stdin@@GLIBC_2.17+0x2238>
  40c704:	add	x10, x10, #0x744
  40c708:	ldur	x8, [x10, #12]
  40c70c:	ldr	x8, [x8, x9, lsl #3]
  40c710:	add	w9, w9, #0x1
  40c714:	str	w9, [x10]
  40c718:	str	x8, [x28, #1320]
  40c71c:	ldrb	w9, [x8]
  40c720:	cbz	w9, 40c6ec <ferror@plt+0x9dec>
  40c724:	b	40c7ac <ferror@plt+0x9eac>
  40c728:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x2238>
  40c72c:	ldr	x2, [x8, #1880]
  40c730:	cbz	x2, 40c844 <ferror@plt+0x9f44>
  40c734:	mov	w1, #0x400                 	// #1024
  40c738:	mov	x0, x19
  40c73c:	bl	4028d0 <fgets@plt>
  40c740:	cbz	x0, 40c844 <ferror@plt+0x9f44>
  40c744:	mov	w1, #0x400                 	// #1024
  40c748:	mov	x0, x19
  40c74c:	bl	4022a0 <strnlen@plt>
  40c750:	cbz	x0, 40d08c <ferror@plt+0xa78c>
  40c754:	cmp	x0, #0x3ff
  40c758:	b.cs	40d0a4 <ferror@plt+0xa7a4>  // b.hs, b.nlast
  40c75c:	sub	x8, x0, #0x1
  40c760:	add	x8, x21, x8
  40c764:	ldrb	w9, [x8, #32]
  40c768:	cmp	w9, #0xa
  40c76c:	b.ne	40c774 <ferror@plt+0x9e74>  // b.any
  40c770:	strb	wzr, [x8, #32]
  40c774:	ldrb	w9, [x20, #1888]
  40c778:	cmp	w9, #0x23
  40c77c:	b.eq	40c788 <ferror@plt+0x9e88>  // b.none
  40c780:	cmp	w9, #0x30
  40c784:	b.ne	40c6e0 <ferror@plt+0x9de0>  // b.any
  40c788:	ldr	x8, [x28, #1320]
  40c78c:	cbnz	x8, 40c71c <ferror@plt+0x9e1c>
  40c790:	mov	x0, x25
  40c794:	ldr	x2, [x0], #8
  40c798:	mov	w1, #0x400                 	// #1024
  40c79c:	bl	4028d0 <fgets@plt>
  40c7a0:	cbnz	x0, 40c744 <ferror@plt+0x9e44>
  40c7a4:	b	40c844 <ferror@plt+0x9f44>
  40c7a8:	ldrb	w9, [x8, #1]!
  40c7ac:	and	w10, w9, #0xff
  40c7b0:	cmp	w10, #0x9
  40c7b4:	b.eq	40c7a8 <ferror@plt+0x9ea8>  // b.none
  40c7b8:	cmp	w10, #0x20
  40c7bc:	b.eq	40c7a8 <ferror@plt+0x9ea8>  // b.none
  40c7c0:	cbnz	w10, 40c7cc <ferror@plt+0x9ecc>
  40c7c4:	mov	x25, xzr
  40c7c8:	b	40c838 <ferror@plt+0x9f38>
  40c7cc:	mov	x25, x8
  40c7d0:	b	40c7e4 <ferror@plt+0x9ee4>
  40c7d4:	ldrb	w9, [x8, #1]!
  40c7d8:	add	x25, x25, #0x1
  40c7dc:	cbz	w9, 40c98c <ferror@plt+0xa08c>
  40c7e0:	ldrb	w9, [x8, #1]!
  40c7e4:	and	w9, w9, #0xff
  40c7e8:	cmp	w9, #0x5b
  40c7ec:	b.le	40c820 <ferror@plt+0x9f20>
  40c7f0:	cmp	w9, #0x5c
  40c7f4:	b.ne	40c7e0 <ferror@plt+0x9ee0>  // b.any
  40c7f8:	cmp	x8, x25
  40c7fc:	b.eq	40c7d4 <ferror@plt+0x9ed4>  // b.none
  40c800:	mov	x10, x8
  40c804:	mov	x9, x8
  40c808:	ldrb	w11, [x9, #-1]!
  40c80c:	cmp	x25, x9
  40c810:	strb	w11, [x10]
  40c814:	mov	x10, x9
  40c818:	b.ne	40c808 <ferror@plt+0x9f08>  // b.any
  40c81c:	b	40c7d4 <ferror@plt+0x9ed4>
  40c820:	cbz	w9, 40c838 <ferror@plt+0x9f38>
  40c824:	cmp	w9, #0x9
  40c828:	b.eq	40c834 <ferror@plt+0x9f34>  // b.none
  40c82c:	cmp	w9, #0x20
  40c830:	b.ne	40c7e0 <ferror@plt+0x9ee0>  // b.any
  40c834:	strb	wzr, [x8], #1
  40c838:	str	x8, [x28, #1320]
  40c83c:	cbz	x25, 40c6cc <ferror@plt+0x9dcc>
  40c840:	b	40c990 <ferror@plt+0xa090>
  40c844:	mov	w8, wzr
  40c848:	adrp	x9, 438000 <stdin@@GLIBC_2.17+0x7238>
  40c84c:	str	w8, [x9, #1620]
  40c850:	adrp	x9, 41a000 <ferror@plt+0x17700>
  40c854:	add	x9, x9, #0xa20
  40c858:	ldrsb	w9, [x9, x26]
  40c85c:	cmp	w8, #0x0
  40c860:	b.le	40c888 <ferror@plt+0x9f88>
  40c864:	cmp	w8, #0x10e
  40c868:	b.gt	40c8a4 <ferror@plt+0x9fa4>
  40c86c:	adrp	x10, 41a000 <ferror@plt+0x17700>
  40c870:	add	x10, x10, #0xa5c
  40c874:	ldrsb	w8, [x10, w8, uxtw]
  40c878:	add	w9, w8, w9
  40c87c:	cmp	w9, #0x54
  40c880:	b.ls	40c8b4 <ferror@plt+0x9fb4>  // b.plast
  40c884:	b	40c8f8 <ferror@plt+0x9ff8>
  40c888:	adrp	x10, 438000 <stdin@@GLIBC_2.17+0x7238>
  40c88c:	mov	w8, wzr
  40c890:	str	wzr, [x10, #1620]
  40c894:	add	w9, w8, w9
  40c898:	cmp	w9, #0x54
  40c89c:	b.ls	40c8b4 <ferror@plt+0x9fb4>  // b.plast
  40c8a0:	b	40c8f8 <ferror@plt+0x9ff8>
  40c8a4:	mov	w8, #0x2                   	// #2
  40c8a8:	add	w9, w8, w9
  40c8ac:	cmp	w9, #0x54
  40c8b0:	b.hi	40c8f8 <ferror@plt+0x9ff8>  // b.pmore
  40c8b4:	adrp	x10, 41a000 <ferror@plt+0x17700>
  40c8b8:	add	x10, x10, #0xb6b
  40c8bc:	ldrsb	w10, [x10, x9]
  40c8c0:	cmp	w8, w10
  40c8c4:	b.ne	40c8f8 <ferror@plt+0x9ff8>  // b.any
  40c8c8:	adrp	x8, 41a000 <ferror@plt+0x17700>
  40c8cc:	add	x8, x8, #0xbc0
  40c8d0:	ldrsb	w20, [x8, x9]
  40c8d4:	cmp	w20, #0x0
  40c8d8:	b.le	40cc58 <ferror@plt+0xa358>
  40c8dc:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  40c8e0:	ldr	x8, [x8, #1624]
  40c8e4:	mov	w9, #0xfffffffe            	// #-2
  40c8e8:	str	x8, [x23, #8]!
  40c8ec:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  40c8f0:	str	w9, [x8, #1620]
  40c8f4:	b	40cf14 <ferror@plt+0xa614>
  40c8f8:	mov	x8, #0x8700                	// #34560
  40c8fc:	movk	x8, #0xffff, lsl #16
  40c900:	movk	x8, #0x35, lsl #32
  40c904:	lsr	x8, x8, x26
  40c908:	tbnz	w8, #0, 40d000 <ferror@plt+0xa700>
  40c90c:	adrp	x8, 41a000 <ferror@plt+0x17700>
  40c910:	add	x8, x8, #0xc15
  40c914:	ldrsb	w8, [x8, x26]
  40c918:	adrp	x9, 41a000 <ferror@plt+0x17700>
  40c91c:	sxtw	x26, w8
  40c920:	add	x9, x9, #0xc5d
  40c924:	ldrsb	x20, [x9, x26]
  40c928:	mov	w9, #0x1                   	// #1
  40c92c:	sub	w8, w8, #0x2
  40c930:	cmp	w8, #0x1d
  40c934:	sub	x9, x9, x20
  40c938:	ldr	x0, [x23, x9, lsl #3]
  40c93c:	b.hi	40cea4 <ferror@plt+0xa5a4>  // b.pmore
  40c940:	adrp	x11, 41a000 <ferror@plt+0x17700>
  40c944:	add	x11, x11, #0x9e4
  40c948:	adr	x9, 40c958 <ferror@plt+0xa058>
  40c94c:	ldrh	w10, [x11, x8, lsl #1]
  40c950:	add	x9, x9, x10, lsl #2
  40c954:	br	x9
  40c958:	ldr	x19, [x23]
  40c95c:	mov	w0, #0x18                  	// #24
  40c960:	bl	402400 <malloc@plt>
  40c964:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40c968:	str	wzr, [x0]
  40c96c:	str	x19, [x0, #16]
  40c970:	b	40cea0 <ferror@plt+0xa5a0>
  40c974:	ldr	x19, [x23]
  40c978:	mov	w0, #0x18                  	// #24
  40c97c:	bl	402400 <malloc@plt>
  40c980:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40c984:	mov	w8, #0x1                   	// #1
  40c988:	b	40ce5c <ferror@plt+0xa55c>
  40c98c:	str	x8, [x28, #1320]
  40c990:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40c994:	mov	x0, x25
  40c998:	add	x1, x1, #0xd1b
  40c99c:	bl	4025e0 <strcmp@plt>
  40c9a0:	cbz	w0, 40cc60 <ferror@plt+0xa360>
  40c9a4:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40c9a8:	mov	x0, x25
  40c9ac:	add	x1, x1, #0xd1d
  40c9b0:	bl	4025e0 <strcmp@plt>
  40c9b4:	cbz	w0, 40cc60 <ferror@plt+0xa360>
  40c9b8:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40c9bc:	mov	x0, x25
  40c9c0:	add	x1, x1, #0xd22
  40c9c4:	bl	4025e0 <strcmp@plt>
  40c9c8:	cbz	w0, 40cf1c <ferror@plt+0xa61c>
  40c9cc:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40c9d0:	mov	x0, x25
  40c9d4:	add	x1, x1, #0xd21
  40c9d8:	bl	4025e0 <strcmp@plt>
  40c9dc:	cbz	w0, 40cf1c <ferror@plt+0xa61c>
  40c9e0:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40c9e4:	mov	x0, x25
  40c9e8:	add	x1, x1, #0xd24
  40c9ec:	bl	4025e0 <strcmp@plt>
  40c9f0:	cbz	w0, 40cf1c <ferror@plt+0xa61c>
  40c9f4:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40c9f8:	mov	x0, x25
  40c9fc:	add	x1, x1, #0xd29
  40ca00:	bl	4025e0 <strcmp@plt>
  40ca04:	cbz	w0, 40cf24 <ferror@plt+0xa624>
  40ca08:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40ca0c:	mov	x0, x25
  40ca10:	add	x1, x1, #0xd28
  40ca14:	bl	4025e0 <strcmp@plt>
  40ca18:	cbz	w0, 40cf24 <ferror@plt+0xa624>
  40ca1c:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40ca20:	mov	x0, x25
  40ca24:	add	x1, x1, #0x7da
  40ca28:	bl	4025e0 <strcmp@plt>
  40ca2c:	cbz	w0, 40cf24 <ferror@plt+0xa624>
  40ca30:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40ca34:	mov	x0, x25
  40ca38:	add	x1, x1, #0x692
  40ca3c:	bl	4025e0 <strcmp@plt>
  40ca40:	cbz	w0, 40cf2c <ferror@plt+0xa62c>
  40ca44:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40ca48:	mov	x0, x25
  40ca4c:	add	x1, x1, #0x55b
  40ca50:	bl	4025e0 <strcmp@plt>
  40ca54:	cbz	w0, 40cf34 <ferror@plt+0xa634>
  40ca58:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40ca5c:	mov	x0, x25
  40ca60:	add	x1, x1, #0xd2b
  40ca64:	bl	4025e0 <strcmp@plt>
  40ca68:	cbz	w0, 40cf3c <ferror@plt+0xa63c>
  40ca6c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40ca70:	mov	x0, x25
  40ca74:	add	x1, x1, #0xd2f
  40ca78:	bl	4025e0 <strcmp@plt>
  40ca7c:	cbz	w0, 40cf44 <ferror@plt+0xa644>
  40ca80:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40ca84:	mov	x0, x25
  40ca88:	add	x1, x1, #0xd33
  40ca8c:	bl	4025e0 <strcmp@plt>
  40ca90:	cbz	w0, 40cf4c <ferror@plt+0xa64c>
  40ca94:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40ca98:	mov	x0, x25
  40ca9c:	add	x1, x1, #0xd39
  40caa0:	bl	4025e0 <strcmp@plt>
  40caa4:	cbz	w0, 40cf54 <ferror@plt+0xa654>
  40caa8:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40caac:	mov	x0, x25
  40cab0:	add	x1, x1, #0x547
  40cab4:	bl	4025e0 <strcmp@plt>
  40cab8:	cbz	w0, 40cf5c <ferror@plt+0xa65c>
  40cabc:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40cac0:	mov	x0, x25
  40cac4:	add	x1, x1, #0xd3f
  40cac8:	bl	4025e0 <strcmp@plt>
  40cacc:	cbz	w0, 40cf6c <ferror@plt+0xa66c>
  40cad0:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40cad4:	mov	x0, x25
  40cad8:	add	x1, x1, #0xd46
  40cadc:	bl	4025e0 <strcmp@plt>
  40cae0:	cbz	w0, 40cf64 <ferror@plt+0xa664>
  40cae4:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40cae8:	mov	x0, x25
  40caec:	add	x1, x1, #0x1af
  40caf0:	bl	4025e0 <strcmp@plt>
  40caf4:	cbz	w0, 40cf64 <ferror@plt+0xa664>
  40caf8:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40cafc:	mov	x0, x25
  40cb00:	add	x1, x1, #0xd49
  40cb04:	bl	4025e0 <strcmp@plt>
  40cb08:	cbz	w0, 40cf64 <ferror@plt+0xa664>
  40cb0c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40cb10:	mov	x0, x25
  40cb14:	add	x1, x1, #0xd4d
  40cb18:	bl	4025e0 <strcmp@plt>
  40cb1c:	cbz	w0, 40cf7c <ferror@plt+0xa67c>
  40cb20:	adrp	x1, 418000 <ferror@plt+0x15700>
  40cb24:	mov	x0, x25
  40cb28:	add	x1, x1, #0xe07
  40cb2c:	bl	4025e0 <strcmp@plt>
  40cb30:	cbz	w0, 40cf7c <ferror@plt+0xa67c>
  40cb34:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40cb38:	mov	x0, x25
  40cb3c:	add	x1, x1, #0xd50
  40cb40:	bl	4025e0 <strcmp@plt>
  40cb44:	cbz	w0, 40cf7c <ferror@plt+0xa67c>
  40cb48:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40cb4c:	mov	x0, x25
  40cb50:	add	x1, x1, #0xd54
  40cb54:	bl	4025e0 <strcmp@plt>
  40cb58:	cbz	w0, 40cf84 <ferror@plt+0xa684>
  40cb5c:	adrp	x1, 418000 <ferror@plt+0x15700>
  40cb60:	mov	x0, x25
  40cb64:	add	x1, x1, #0xdea
  40cb68:	bl	4025e0 <strcmp@plt>
  40cb6c:	cbz	w0, 40cf84 <ferror@plt+0xa684>
  40cb70:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40cb74:	mov	x0, x25
  40cb78:	add	x1, x1, #0xd57
  40cb7c:	bl	4025e0 <strcmp@plt>
  40cb80:	cbz	w0, 40cf84 <ferror@plt+0xa684>
  40cb84:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40cb88:	mov	x0, x25
  40cb8c:	add	x1, x1, #0xd55
  40cb90:	bl	4025e0 <strcmp@plt>
  40cb94:	cbz	w0, 40cf8c <ferror@plt+0xa68c>
  40cb98:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40cb9c:	mov	x0, x25
  40cba0:	add	x1, x1, #0xd5b
  40cba4:	bl	4025e0 <strcmp@plt>
  40cba8:	cbz	w0, 40cf8c <ferror@plt+0xa68c>
  40cbac:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40cbb0:	mov	x0, x25
  40cbb4:	add	x1, x1, #0xd4a
  40cbb8:	bl	4025e0 <strcmp@plt>
  40cbbc:	cbz	w0, 40cf8c <ferror@plt+0xa68c>
  40cbc0:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40cbc4:	mov	x0, x25
  40cbc8:	add	x1, x1, #0xd5e
  40cbcc:	bl	4025e0 <strcmp@plt>
  40cbd0:	cbz	w0, 40cf94 <ferror@plt+0xa694>
  40cbd4:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40cbd8:	mov	x0, x25
  40cbdc:	add	x1, x1, #0xd60
  40cbe0:	bl	4025e0 <strcmp@plt>
  40cbe4:	cbz	w0, 40cf94 <ferror@plt+0xa694>
  40cbe8:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40cbec:	mov	x0, x25
  40cbf0:	add	x1, x1, #0xd63
  40cbf4:	bl	4025e0 <strcmp@plt>
  40cbf8:	cbz	w0, 40cf9c <ferror@plt+0xa69c>
  40cbfc:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40cc00:	mov	x0, x25
  40cc04:	add	x1, x1, #0x2a9
  40cc08:	bl	4025e0 <strcmp@plt>
  40cc0c:	cbz	w0, 40cf9c <ferror@plt+0xa69c>
  40cc10:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40cc14:	mov	x0, x25
  40cc18:	add	x1, x1, #0xd65
  40cc1c:	bl	4025e0 <strcmp@plt>
  40cc20:	cbz	w0, 40cfa4 <ferror@plt+0xa6a4>
  40cc24:	adrp	x8, 42d000 <memcpy@GLIBC_2.17>
  40cc28:	ldr	w8, [x8, #1312]
  40cc2c:	cmp	w8, #0x10e
  40cc30:	b.eq	40cfac <ferror@plt+0xa6ac>  // b.none
  40cc34:	cmp	w8, #0x10c
  40cc38:	b.ne	40cfc8 <ferror@plt+0xa6c8>  // b.any
  40cc3c:	mov	x0, x25
  40cc40:	bl	402a1c <ferror@plt+0x11c>
  40cc44:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  40cc48:	str	x0, [x8, #1624]
  40cc4c:	cbz	x0, 40d0cc <ferror@plt+0xa7cc>
  40cc50:	mov	w8, #0x10b                 	// #267
  40cc54:	b	40c848 <ferror@plt+0x9f48>
  40cc58:	neg	w8, w20
  40cc5c:	b	40c918 <ferror@plt+0xa018>
  40cc60:	mov	w8, #0x21                  	// #33
  40cc64:	b	40c848 <ferror@plt+0x9f48>
  40cc68:	ldr	x19, [x23]
  40cc6c:	mov	w0, #0x18                  	// #24
  40cc70:	bl	402400 <malloc@plt>
  40cc74:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40cc78:	mov	x25, x0
  40cc7c:	mov	w8, #0x8                   	// #8
  40cc80:	b	40ce80 <ferror@plt+0xa580>
  40cc84:	ldr	x19, [x23]
  40cc88:	mov	w0, #0x18                  	// #24
  40cc8c:	bl	402400 <malloc@plt>
  40cc90:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40cc94:	mov	x25, x0
  40cc98:	mov	w8, #0x6                   	// #6
  40cc9c:	b	40ce80 <ferror@plt+0xa580>
  40cca0:	ldr	x19, [x23]
  40cca4:	mov	w0, #0x18                  	// #24
  40cca8:	bl	402400 <malloc@plt>
  40ccac:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40ccb0:	mov	w8, #0xa                   	// #10
  40ccb4:	b	40ce5c <ferror@plt+0xa55c>
  40ccb8:	mov	w0, #0x18                  	// #24
  40ccbc:	bl	402400 <malloc@plt>
  40ccc0:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40ccc4:	mov	w8, #0x9                   	// #9
  40ccc8:	str	w8, [x0]
  40cccc:	str	xzr, [x0, #16]
  40ccd0:	b	40cea0 <ferror@plt+0xa5a0>
  40ccd4:	ldr	x19, [x23]
  40ccd8:	mov	w0, #0x18                  	// #24
  40ccdc:	bl	402400 <malloc@plt>
  40cce0:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40cce4:	mov	w8, #0xb                   	// #11
  40cce8:	b	40ce5c <ferror@plt+0xa55c>
  40ccec:	ldur	x19, [x23, #-16]
  40ccf0:	mov	w0, #0x18                  	// #24
  40ccf4:	bl	402400 <malloc@plt>
  40ccf8:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40ccfc:	mov	w8, #0x2                   	// #2
  40cd00:	b	40cda8 <ferror@plt+0xa4a8>
  40cd04:	ldur	x19, [x23, #-8]
  40cd08:	b	40cd98 <ferror@plt+0xa498>
  40cd0c:	ldr	x19, [x23]
  40cd10:	mov	w0, #0x18                  	// #24
  40cd14:	bl	402400 <malloc@plt>
  40cd18:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40cd1c:	mov	w8, #0x6                   	// #6
  40cd20:	b	40ce5c <ferror@plt+0xa55c>
  40cd24:	ldr	x19, [x23]
  40cd28:	mov	w0, #0x18                  	// #24
  40cd2c:	bl	402400 <malloc@plt>
  40cd30:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40cd34:	mov	x25, x0
  40cd38:	mov	w8, #0x7                   	// #7
  40cd3c:	b	40ce80 <ferror@plt+0xa580>
  40cd40:	ldr	x19, [x23]
  40cd44:	mov	w0, #0x18                  	// #24
  40cd48:	bl	402400 <malloc@plt>
  40cd4c:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40cd50:	mov	x25, x0
  40cd54:	mov	w8, #0xa                   	// #10
  40cd58:	b	40ce80 <ferror@plt+0xa580>
  40cd5c:	adrp	x9, 433000 <stdin@@GLIBC_2.17+0x2238>
  40cd60:	ldr	x8, [x23]
  40cd64:	ldr	x9, [x9, #1864]
  40cd68:	str	x8, [x9]
  40cd6c:	ldr	x0, [x23]
  40cd70:	b	40cea4 <ferror@plt+0xa5a4>
  40cd74:	ldur	x0, [x23, #-8]
  40cd78:	b	40cea4 <ferror@plt+0xa5a4>
  40cd7c:	ldr	x19, [x23]
  40cd80:	mov	w0, #0x18                  	// #24
  40cd84:	bl	402400 <malloc@plt>
  40cd88:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40cd8c:	mov	w8, #0x5                   	// #5
  40cd90:	b	40ce5c <ferror@plt+0xa55c>
  40cd94:	ldur	x19, [x23, #-16]
  40cd98:	mov	w0, #0x18                  	// #24
  40cd9c:	bl	402400 <malloc@plt>
  40cda0:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40cda4:	mov	w8, #0x3                   	// #3
  40cda8:	ldr	x9, [x23]
  40cdac:	str	w8, [x0]
  40cdb0:	stp	xzr, x19, [x0, #8]
  40cdb4:	str	x9, [x0, #8]
  40cdb8:	b	40cea4 <ferror@plt+0xa5a4>
  40cdbc:	ldr	x19, [x23]
  40cdc0:	mov	w0, #0x18                  	// #24
  40cdc4:	bl	402400 <malloc@plt>
  40cdc8:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40cdcc:	mov	x25, x0
  40cdd0:	mov	w8, #0xb                   	// #11
  40cdd4:	b	40ce80 <ferror@plt+0xa580>
  40cdd8:	mov	x0, xzr
  40cddc:	b	40cea4 <ferror@plt+0xa5a4>
  40cde0:	ldr	x19, [x23]
  40cde4:	mov	w0, #0x18                  	// #24
  40cde8:	bl	402400 <malloc@plt>
  40cdec:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40cdf0:	mov	w8, #0x4                   	// #4
  40cdf4:	b	40ce5c <ferror@plt+0xa55c>
  40cdf8:	ldr	x19, [x23]
  40cdfc:	mov	w0, #0x18                  	// #24
  40ce00:	bl	402400 <malloc@plt>
  40ce04:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40ce08:	mov	x25, x0
  40ce0c:	mov	w8, #0x5                   	// #5
  40ce10:	b	40ce80 <ferror@plt+0xa580>
  40ce14:	ldr	x19, [x23]
  40ce18:	mov	w0, #0x18                  	// #24
  40ce1c:	bl	402400 <malloc@plt>
  40ce20:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40ce24:	mov	x25, x0
  40ce28:	str	wzr, [x0]
  40ce2c:	b	40ce84 <ferror@plt+0xa584>
  40ce30:	ldr	x19, [x23]
  40ce34:	mov	w0, #0x18                  	// #24
  40ce38:	bl	402400 <malloc@plt>
  40ce3c:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40ce40:	mov	w8, #0x8                   	// #8
  40ce44:	b	40ce5c <ferror@plt+0xa55c>
  40ce48:	ldr	x19, [x23]
  40ce4c:	mov	w0, #0x18                  	// #24
  40ce50:	bl	402400 <malloc@plt>
  40ce54:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40ce58:	mov	w8, #0x7                   	// #7
  40ce5c:	str	w8, [x0]
  40ce60:	str	x19, [x0, #16]
  40ce64:	b	40cea0 <ferror@plt+0xa5a0>
  40ce68:	ldr	x19, [x23]
  40ce6c:	mov	w0, #0x18                  	// #24
  40ce70:	bl	402400 <malloc@plt>
  40ce74:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40ce78:	mov	x25, x0
  40ce7c:	mov	w8, #0x1                   	// #1
  40ce80:	str	w8, [x25]
  40ce84:	mov	w0, #0x18                  	// #24
  40ce88:	stp	xzr, x19, [x25, #8]
  40ce8c:	bl	402400 <malloc@plt>
  40ce90:	cbz	x0, 40d0c8 <ferror@plt+0xa7c8>
  40ce94:	mov	w8, #0x4                   	// #4
  40ce98:	str	w8, [x0]
  40ce9c:	str	x25, [x0, #16]
  40cea0:	str	xzr, [x0, #8]
  40cea4:	adrp	x8, 41a000 <ferror@plt+0x17700>
  40cea8:	add	x8, x8, #0xc7d
  40ceac:	ldrsb	x8, [x8, x26]
  40ceb0:	sub	x23, x23, x20, lsl #3
  40ceb4:	adrp	x9, 41a000 <ferror@plt+0x17700>
  40ceb8:	sub	x24, x24, x20
  40cebc:	str	x0, [x23, #8]!
  40cec0:	sub	x8, x8, #0x18
  40cec4:	add	x9, x9, #0xc51
  40cec8:	ldrsb	w9, [x9, x8]
  40cecc:	ldrsb	w10, [x24]
  40ced0:	add	w9, w10, w9
  40ced4:	cmp	w9, #0x54
  40ced8:	b.hi	40cf04 <ferror@plt+0xa604>  // b.pmore
  40cedc:	adrp	x11, 41a000 <ferror@plt+0x17700>
  40cee0:	add	x11, x11, #0xb6b
  40cee4:	ldrb	w11, [x11, x9]
  40cee8:	and	w10, w10, #0xff
  40ceec:	cmp	w11, w10
  40cef0:	b.ne	40cf04 <ferror@plt+0xa604>  // b.any
  40cef4:	adrp	x8, 41a000 <ferror@plt+0x17700>
  40cef8:	add	x8, x8, #0xbc0
  40cefc:	add	x8, x8, x9
  40cf00:	b	40cf10 <ferror@plt+0xa610>
  40cf04:	adrp	x9, 41a000 <ferror@plt+0x17700>
  40cf08:	add	x9, x9, #0xc57
  40cf0c:	add	x8, x9, x8
  40cf10:	ldrsb	w20, [x8]
  40cf14:	add	x24, x24, #0x1
  40cf18:	b	40c5d8 <ferror@plt+0x9cd8>
  40cf1c:	mov	w8, #0x26                  	// #38
  40cf20:	b	40c848 <ferror@plt+0x9f48>
  40cf24:	mov	w8, #0x7c                  	// #124
  40cf28:	b	40c848 <ferror@plt+0x9f48>
  40cf2c:	mov	w8, #0x28                  	// #40
  40cf30:	b	40c848 <ferror@plt+0x9f48>
  40cf34:	mov	w8, #0x29                  	// #41
  40cf38:	b	40c848 <ferror@plt+0x9f48>
  40cf3c:	mov	w8, #0x103                 	// #259
  40cf40:	b	40cf70 <ferror@plt+0xa670>
  40cf44:	mov	w8, #0x104                 	// #260
  40cf48:	b	40cf70 <ferror@plt+0xa670>
  40cf4c:	mov	w8, #0x105                 	// #261
  40cf50:	b	40cf70 <ferror@plt+0xa670>
  40cf54:	mov	w8, #0x106                 	// #262
  40cf58:	b	40cf70 <ferror@plt+0xa670>
  40cf5c:	mov	w8, #0x10c                 	// #268
  40cf60:	b	40cf70 <ferror@plt+0xa670>
  40cf64:	mov	w8, #0x108                 	// #264
  40cf68:	b	40c848 <ferror@plt+0x9f48>
  40cf6c:	mov	w8, #0x10e                 	// #270
  40cf70:	adrp	x9, 42d000 <memcpy@GLIBC_2.17>
  40cf74:	str	w8, [x9, #1312]
  40cf78:	b	40c848 <ferror@plt+0x9f48>
  40cf7c:	mov	w8, #0x107                 	// #263
  40cf80:	b	40c848 <ferror@plt+0x9f48>
  40cf84:	mov	w8, #0x109                 	// #265
  40cf88:	b	40c848 <ferror@plt+0x9f48>
  40cf8c:	mov	w8, #0x3d                  	// #61
  40cf90:	b	40c848 <ferror@plt+0x9f48>
  40cf94:	mov	w8, #0x3e                  	// #62
  40cf98:	b	40c848 <ferror@plt+0x9f48>
  40cf9c:	mov	w8, #0x3c                  	// #60
  40cfa0:	b	40c848 <ferror@plt+0x9f48>
  40cfa4:	mov	w8, #0x10a                 	// #266
  40cfa8:	b	40cf70 <ferror@plt+0xa670>
  40cfac:	mov	x0, x25
  40cfb0:	bl	4034fc <ferror@plt+0xbfc>
  40cfb4:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  40cfb8:	str	x0, [x8, #1624]
  40cfbc:	cbz	x0, 40d0e4 <ferror@plt+0xa7e4>
  40cfc0:	mov	w8, #0x10d                 	// #269
  40cfc4:	b	40c848 <ferror@plt+0x9f48>
  40cfc8:	sub	w8, w8, #0x105
  40cfcc:	cmp	w8, #0x2
  40cfd0:	cset	w1, cc  // cc = lo, ul, last
  40cfd4:	mov	x0, x25
  40cfd8:	bl	402b30 <ferror@plt+0x230>
  40cfdc:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  40cfe0:	str	x0, [x8, #1624]
  40cfe4:	cbz	x0, 40d104 <ferror@plt+0xa804>
  40cfe8:	mov	w8, #0x102                 	// #258
  40cfec:	b	40c848 <ferror@plt+0x9f48>
  40cff0:	adrp	x2, 41a000 <ferror@plt+0x17700>
  40cff4:	mov	w19, #0x2                   	// #2
  40cff8:	add	x2, x2, #0xcaa
  40cffc:	b	40d01c <ferror@plt+0xa71c>
  40d000:	adrp	x9, 438000 <stdin@@GLIBC_2.17+0x7238>
  40d004:	ldr	w8, [x9, #1616]
  40d008:	adrp	x2, 41a000 <ferror@plt+0x17700>
  40d00c:	mov	w19, #0x1                   	// #1
  40d010:	add	x2, x2, #0xc9d
  40d014:	add	w8, w8, #0x1
  40d018:	str	w8, [x9, #1616]
  40d01c:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  40d020:	ldr	x0, [x8, #3496]
  40d024:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40d028:	add	x1, x1, #0xcc4
  40d02c:	bl	4028c0 <fprintf@plt>
  40d030:	sub	x8, x29, #0xd0
  40d034:	cmp	x27, x8
  40d038:	mov	x25, x27
  40d03c:	b.ne	40d060 <ferror@plt+0xa760>  // b.any
  40d040:	b	40d068 <ferror@plt+0xa768>
  40d044:	mov	w19, wzr
  40d048:	sub	x8, x29, #0xd0
  40d04c:	cmp	x27, x8
  40d050:	mov	x25, x27
  40d054:	b.ne	40d060 <ferror@plt+0xa760>  // b.any
  40d058:	b	40d068 <ferror@plt+0xa768>
  40d05c:	mov	w19, #0x1                   	// #1
  40d060:	mov	x0, x25
  40d064:	bl	402650 <free@plt>
  40d068:	mov	w0, w19
  40d06c:	add	sp, sp, #0x720
  40d070:	ldp	x20, x19, [sp, #80]
  40d074:	ldp	x22, x21, [sp, #64]
  40d078:	ldp	x24, x23, [sp, #48]
  40d07c:	ldp	x26, x25, [sp, #32]
  40d080:	ldp	x28, x27, [sp, #16]
  40d084:	ldp	x29, x30, [sp], #96
  40d088:	ret
  40d08c:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  40d090:	ldr	x3, [x8, #3496]
  40d094:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40d098:	add	x0, x0, #0xcf4
  40d09c:	mov	w1, #0xd                   	// #13
  40d0a0:	b	40d0b8 <ferror@plt+0xa7b8>
  40d0a4:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  40d0a8:	ldr	x3, [x8, #3496]
  40d0ac:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40d0b0:	add	x0, x0, #0xd02
  40d0b4:	mov	w1, #0x18                  	// #24
  40d0b8:	mov	w2, #0x1                   	// #1
  40d0bc:	bl	4026c0 <fwrite@plt>
  40d0c0:	mov	w0, #0xffffffff            	// #-1
  40d0c4:	bl	402260 <exit@plt>
  40d0c8:	bl	402580 <abort@plt>
  40d0cc:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  40d0d0:	ldr	x3, [x8, #3496]
  40d0d4:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40d0d8:	add	x0, x0, #0xd6f
  40d0dc:	mov	w1, #0x15                  	// #21
  40d0e0:	b	40d118 <ferror@plt+0xa818>
  40d0e4:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  40d0e8:	ldr	x0, [x8, #3496]
  40d0ec:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40d0f0:	add	x1, x1, #0xd85
  40d0f4:	mov	x2, x25
  40d0f8:	bl	4028c0 <fprintf@plt>
  40d0fc:	mov	w0, #0x1                   	// #1
  40d100:	bl	402260 <exit@plt>
  40d104:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  40d108:	ldr	x3, [x8, #3496]
  40d10c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40d110:	add	x0, x0, #0xd9c
  40d114:	mov	w1, #0x1e                  	// #30
  40d118:	mov	w2, #0x1                   	// #1
  40d11c:	bl	4026c0 <fwrite@plt>
  40d120:	mov	w0, #0x1                   	// #1
  40d124:	bl	402260 <exit@plt>
  40d128:	stp	x29, x30, [sp, #-16]!
  40d12c:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x2238>
  40d130:	add	x8, x8, #0x740
  40d134:	mov	x29, sp
  40d138:	str	w1, [x8]
  40d13c:	stp	x2, x3, [x8, #16]
  40d140:	str	x0, [x8, #8]
  40d144:	bl	40c57c <ferror@plt+0x9c7c>
  40d148:	cbnz	w0, 40d154 <ferror@plt+0xa854>
  40d14c:	ldp	x29, x30, [sp], #16
  40d150:	ret
  40d154:	adrp	x8, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  40d158:	ldr	x3, [x8, #3496]
  40d15c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40d160:	add	x0, x0, #0xcbb
  40d164:	mov	w1, #0x8                   	// #8
  40d168:	mov	w2, #0x1                   	// #1
  40d16c:	bl	4026c0 <fwrite@plt>
  40d170:	mov	w0, #0xffffffff            	// #-1
  40d174:	ldp	x29, x30, [sp], #16
  40d178:	ret
  40d17c:	sub	sp, sp, #0x110
  40d180:	stp	x20, x19, [sp, #256]
  40d184:	mov	x19, x2
  40d188:	mov	x20, x1
  40d18c:	adrp	x2, 41a000 <ferror@plt+0x17700>
  40d190:	mov	x3, x0
  40d194:	add	x2, x2, #0xe8f
  40d198:	add	x0, sp, #0x60
  40d19c:	mov	w1, #0x80                  	// #128
  40d1a0:	mov	x4, x20
  40d1a4:	stp	x29, x30, [sp, #224]
  40d1a8:	stp	x28, x21, [sp, #240]
  40d1ac:	add	x29, sp, #0xe0
  40d1b0:	bl	4023a0 <snprintf@plt>
  40d1b4:	cmp	w0, #0x1
  40d1b8:	b.lt	40d264 <ferror@plt+0xa964>  // b.tstop
  40d1bc:	cmp	w0, #0x80
  40d1c0:	b.cs	40d264 <ferror@plt+0xa964>  // b.hs, b.nlast
  40d1c4:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40d1c8:	add	x1, x1, #0x93e
  40d1cc:	add	x0, sp, #0x60
  40d1d0:	bl	402720 <fopen64@plt>
  40d1d4:	cbz	x0, 40d288 <ferror@plt+0xa988>
  40d1d8:	mov	x21, x0
  40d1dc:	add	x0, sp, #0x10
  40d1e0:	mov	w1, #0x50                  	// #80
  40d1e4:	mov	x2, x21
  40d1e8:	bl	4028d0 <fgets@plt>
  40d1ec:	cbz	x0, 40d2bc <ferror@plt+0xa9bc>
  40d1f0:	add	x0, sp, #0x10
  40d1f4:	mov	w1, #0xa                   	// #10
  40d1f8:	add	x20, sp, #0x10
  40d1fc:	bl	4026a0 <strchr@plt>
  40d200:	cbz	x0, 40d208 <ferror@plt+0xa908>
  40d204:	strb	wzr, [x0]
  40d208:	mov	x0, x21
  40d20c:	bl	4023e0 <fclose@plt>
  40d210:	add	x0, sp, #0x10
  40d214:	add	x1, sp, #0x8
  40d218:	mov	w2, wzr
  40d21c:	bl	402600 <strtol@plt>
  40d220:	ldr	x8, [sp, #8]
  40d224:	cmp	x20, x8
  40d228:	b.eq	40d2e8 <ferror@plt+0xa9e8>  // b.none
  40d22c:	ldrb	w8, [x8]
  40d230:	cbnz	w8, 40d2e8 <ferror@plt+0xa9e8>
  40d234:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  40d238:	add	x8, x0, x8
  40d23c:	mov	x20, x0
  40d240:	cmp	x8, #0x1
  40d244:	b.hi	40d258 <ferror@plt+0xa958>  // b.pmore
  40d248:	bl	402860 <__errno_location@plt>
  40d24c:	ldr	w8, [x0]
  40d250:	cmp	w8, #0x22
  40d254:	b.eq	40d308 <ferror@plt+0xaa08>  // b.none
  40d258:	mov	w0, wzr
  40d25c:	str	x20, [x19]
  40d260:	b	40d354 <ferror@plt+0xaa54>
  40d264:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40d268:	ldr	x8, [x8, #3984]
  40d26c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40d270:	add	x0, x0, #0xea4
  40d274:	mov	w1, #0x26                  	// #38
  40d278:	ldr	x3, [x8]
  40d27c:	mov	w2, #0x1                   	// #1
  40d280:	bl	4026c0 <fwrite@plt>
  40d284:	b	40d350 <ferror@plt+0xaa50>
  40d288:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40d28c:	ldr	x8, [x8, #3984]
  40d290:	ldr	x19, [x8]
  40d294:	bl	402860 <__errno_location@plt>
  40d298:	ldr	w0, [x0]
  40d29c:	bl	402530 <strerror@plt>
  40d2a0:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40d2a4:	mov	x3, x0
  40d2a8:	add	x1, x1, #0xecb
  40d2ac:	add	x2, sp, #0x60
  40d2b0:	mov	x0, x19
  40d2b4:	bl	4028c0 <fprintf@plt>
  40d2b8:	b	40d350 <ferror@plt+0xaa50>
  40d2bc:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40d2c0:	ldr	x8, [x8, #3984]
  40d2c4:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40d2c8:	add	x1, x1, #0xed9
  40d2cc:	add	x3, sp, #0x60
  40d2d0:	ldr	x0, [x8]
  40d2d4:	mov	x2, x20
  40d2d8:	bl	4028c0 <fprintf@plt>
  40d2dc:	mov	x0, x21
  40d2e0:	bl	4023e0 <fclose@plt>
  40d2e4:	b	40d334 <ferror@plt+0xaa34>
  40d2e8:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40d2ec:	ldr	x8, [x8, #3984]
  40d2f0:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40d2f4:	add	x1, x1, #0xf08
  40d2f8:	add	x2, sp, #0x10
  40d2fc:	ldr	x0, [x8]
  40d300:	add	x3, sp, #0x60
  40d304:	b	40d330 <ferror@plt+0xaa30>
  40d308:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40d30c:	ldr	x8, [x8, #3984]
  40d310:	mov	w0, #0x22                  	// #34
  40d314:	ldr	x19, [x8]
  40d318:	bl	402530 <strerror@plt>
  40d31c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40d320:	mov	x3, x0
  40d324:	add	x1, x1, #0xf2f
  40d328:	add	x2, sp, #0x60
  40d32c:	mov	x0, x19
  40d330:	bl	4028c0 <fprintf@plt>
  40d334:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40d338:	ldr	x8, [x8, #3984]
  40d33c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40d340:	add	x1, x1, #0xf3d
  40d344:	add	x2, sp, #0x60
  40d348:	ldr	x0, [x8]
  40d34c:	bl	4028c0 <fprintf@plt>
  40d350:	mov	w0, #0xffffffff            	// #-1
  40d354:	ldp	x20, x19, [sp, #256]
  40d358:	ldp	x28, x21, [sp, #240]
  40d35c:	ldp	x29, x30, [sp, #224]
  40d360:	add	sp, sp, #0x110
  40d364:	ret
  40d368:	sub	w8, w0, #0x41
  40d36c:	and	w8, w8, #0xff
  40d370:	cmp	w8, #0x6
  40d374:	and	w8, w0, #0xff
  40d378:	b.cs	40d388 <ferror@plt+0xaa88>  // b.hs, b.nlast
  40d37c:	mov	w9, #0xffffffc9            	// #-55
  40d380:	add	w0, w9, w8
  40d384:	ret
  40d388:	sub	w9, w0, #0x61
  40d38c:	and	w9, w9, #0xff
  40d390:	cmp	w9, #0x6
  40d394:	b.cs	40d3a4 <ferror@plt+0xaaa4>  // b.hs, b.nlast
  40d398:	mov	w9, #0xffffffa9            	// #-87
  40d39c:	add	w0, w9, w8
  40d3a0:	ret
  40d3a4:	sub	w9, w0, #0x30
  40d3a8:	and	w9, w9, #0xff
  40d3ac:	sub	w8, w8, #0x30
  40d3b0:	cmp	w9, #0xa
  40d3b4:	csinv	w0, w8, wzr, cc  // cc = lo, ul, last
  40d3b8:	ret
  40d3bc:	sub	sp, sp, #0x30
  40d3c0:	stp	x29, x30, [sp, #16]
  40d3c4:	stp	x20, x19, [sp, #32]
  40d3c8:	add	x29, sp, #0x10
  40d3cc:	cbz	x1, 40d420 <ferror@plt+0xab20>
  40d3d0:	ldrb	w8, [x1]
  40d3d4:	mov	x20, x1
  40d3d8:	cbz	w8, 40d420 <ferror@plt+0xab20>
  40d3dc:	mov	x19, x0
  40d3e0:	add	x1, sp, #0x8
  40d3e4:	mov	x0, x20
  40d3e8:	bl	402600 <strtol@plt>
  40d3ec:	ldr	x9, [sp, #8]
  40d3f0:	mov	x8, x0
  40d3f4:	mov	w0, #0xffffffff            	// #-1
  40d3f8:	cbz	x9, 40d410 <ferror@plt+0xab10>
  40d3fc:	cmp	x9, x20
  40d400:	b.eq	40d410 <ferror@plt+0xab10>  // b.none
  40d404:	ldrb	w9, [x9]
  40d408:	cbz	w9, 40d434 <ferror@plt+0xab34>
  40d40c:	mov	w0, #0xffffffff            	// #-1
  40d410:	ldp	x20, x19, [sp, #32]
  40d414:	ldp	x29, x30, [sp, #16]
  40d418:	add	sp, sp, #0x30
  40d41c:	ret
  40d420:	mov	w0, #0xffffffff            	// #-1
  40d424:	ldp	x20, x19, [sp, #32]
  40d428:	ldp	x29, x30, [sp, #16]
  40d42c:	add	sp, sp, #0x30
  40d430:	ret
  40d434:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  40d438:	add	x9, x8, x9
  40d43c:	cmp	x9, #0x2
  40d440:	mov	w0, #0xffffffff            	// #-1
  40d444:	b.cc	40d410 <ferror@plt+0xab10>  // b.lo, b.ul, b.last
  40d448:	mov	w9, #0x80000000            	// #-2147483648
  40d44c:	add	x9, x8, x9
  40d450:	lsr	x9, x9, #32
  40d454:	cbnz	x9, 40d410 <ferror@plt+0xab10>
  40d458:	mov	w0, wzr
  40d45c:	str	w8, [x19]
  40d460:	ldp	x20, x19, [sp, #32]
  40d464:	ldp	x29, x30, [sp, #16]
  40d468:	add	sp, sp, #0x30
  40d46c:	ret
  40d470:	rev	w8, w0
  40d474:	neg	w9, w8
  40d478:	bics	wzr, w9, w8
  40d47c:	b.eq	40d488 <ferror@plt+0xab88>  // b.none
  40d480:	mov	w0, #0xffffffff            	// #-1
  40d484:	ret
  40d488:	cbz	w0, 40d49c <ferror@plt+0xab9c>
  40d48c:	mov	w0, wzr
  40d490:	lsl	w8, w8, #1
  40d494:	add	w0, w0, #0x1
  40d498:	cbnz	w8, 40d490 <ferror@plt+0xab90>
  40d49c:	ret
  40d4a0:	sub	sp, sp, #0x30
  40d4a4:	stp	x29, x30, [sp, #16]
  40d4a8:	stp	x20, x19, [sp, #32]
  40d4ac:	add	x29, sp, #0x10
  40d4b0:	cbz	x1, 40d514 <ferror@plt+0xac14>
  40d4b4:	ldrb	w8, [x1]
  40d4b8:	mov	x20, x1
  40d4bc:	cbz	w8, 40d514 <ferror@plt+0xac14>
  40d4c0:	mov	x19, x0
  40d4c4:	add	x1, sp, #0x8
  40d4c8:	mov	x0, x20
  40d4cc:	bl	402240 <strtoul@plt>
  40d4d0:	ldr	x9, [sp, #8]
  40d4d4:	mov	x8, x0
  40d4d8:	mov	w0, #0xffffffff            	// #-1
  40d4dc:	cbz	x9, 40d504 <ferror@plt+0xac04>
  40d4e0:	cmp	x9, x20
  40d4e4:	b.eq	40d504 <ferror@plt+0xac04>  // b.none
  40d4e8:	ldrb	w9, [x9]
  40d4ec:	mov	w0, #0xffffffff            	// #-1
  40d4f0:	cbnz	w9, 40d504 <ferror@plt+0xac04>
  40d4f4:	lsr	x9, x8, #32
  40d4f8:	cbnz	x9, 40d504 <ferror@plt+0xac04>
  40d4fc:	mov	w0, wzr
  40d500:	str	w8, [x19]
  40d504:	ldp	x20, x19, [sp, #32]
  40d508:	ldp	x29, x30, [sp, #16]
  40d50c:	add	sp, sp, #0x30
  40d510:	ret
  40d514:	mov	w0, #0xffffffff            	// #-1
  40d518:	ldp	x20, x19, [sp, #32]
  40d51c:	ldp	x29, x30, [sp, #16]
  40d520:	add	sp, sp, #0x30
  40d524:	ret
  40d528:	sub	sp, sp, #0x50
  40d52c:	stp	x22, x21, [sp, #48]
  40d530:	mov	x22, x1
  40d534:	stp	x20, x19, [sp, #64]
  40d538:	mov	x19, x0
  40d53c:	mov	w1, #0x2e                  	// #46
  40d540:	mov	x0, x22
  40d544:	str	d8, [sp, #16]
  40d548:	stp	x29, x30, [sp, #24]
  40d54c:	str	x23, [sp, #40]
  40d550:	add	x29, sp, #0x10
  40d554:	mov	x21, x2
  40d558:	bl	4026a0 <strchr@plt>
  40d55c:	add	x1, sp, #0x8
  40d560:	cbz	x0, 40d5c0 <ferror@plt+0xacc0>
  40d564:	mov	x0, x22
  40d568:	bl	4022b0 <strtod@plt>
  40d56c:	fcmp	d0, #0.0
  40d570:	b.mi	40d694 <ferror@plt+0xad94>  // b.first
  40d574:	ldr	x20, [sp, #8]
  40d578:	mov	w0, #0xffffffff            	// #-1
  40d57c:	cbz	x20, 40d6c8 <ferror@plt+0xadc8>
  40d580:	cmp	x20, x22
  40d584:	b.eq	40d6c8 <ferror@plt+0xadc8>  // b.none
  40d588:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  40d58c:	mov	v8.16b, v0.16b
  40d590:	fmov	d0, x8
  40d594:	fcmp	d8, d0
  40d598:	b.ne	40d5b4 <ferror@plt+0xacb4>  // b.any
  40d59c:	bl	402860 <__errno_location@plt>
  40d5a0:	ldr	w8, [x0]
  40d5a4:	cmp	w8, #0x22
  40d5a8:	b.eq	40d694 <ferror@plt+0xad94>  // b.none
  40d5ac:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  40d5b0:	fmov	d8, x8
  40d5b4:	cmp	x20, x22
  40d5b8:	b.ne	40d608 <ferror@plt+0xad08>  // b.any
  40d5bc:	b	40d694 <ferror@plt+0xad94>
  40d5c0:	mov	x0, x22
  40d5c4:	mov	w2, wzr
  40d5c8:	bl	402240 <strtoul@plt>
  40d5cc:	ldr	x20, [sp, #8]
  40d5d0:	mov	x23, x0
  40d5d4:	mov	w0, #0xffffffff            	// #-1
  40d5d8:	cbz	x20, 40d6c8 <ferror@plt+0xadc8>
  40d5dc:	cmp	x20, x22
  40d5e0:	b.eq	40d6c8 <ferror@plt+0xadc8>  // b.none
  40d5e4:	cmn	x23, #0x1
  40d5e8:	b.ne	40d5fc <ferror@plt+0xacfc>  // b.any
  40d5ec:	bl	402860 <__errno_location@plt>
  40d5f0:	ldr	w8, [x0]
  40d5f4:	cmp	w8, #0x22
  40d5f8:	b.eq	40d694 <ferror@plt+0xad94>  // b.none
  40d5fc:	ucvtf	d8, x23
  40d600:	cmp	x20, x22
  40d604:	b.eq	40d694 <ferror@plt+0xad94>  // b.none
  40d608:	mov	w8, #0x1                   	// #1
  40d60c:	str	w8, [x21]
  40d610:	ldrb	w8, [x20]
  40d614:	cbz	w8, 40d6ac <ferror@plt+0xadac>
  40d618:	adrp	x1, 419000 <ferror@plt+0x16700>
  40d61c:	add	x1, x1, #0xdaa
  40d620:	mov	x0, x20
  40d624:	str	wzr, [x21]
  40d628:	bl	4024e0 <strcasecmp@plt>
  40d62c:	cbz	w0, 40d69c <ferror@plt+0xad9c>
  40d630:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40d634:	add	x1, x1, #0xf52
  40d638:	mov	x0, x20
  40d63c:	bl	4024e0 <strcasecmp@plt>
  40d640:	cbz	w0, 40d69c <ferror@plt+0xad9c>
  40d644:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40d648:	add	x1, x1, #0xf57
  40d64c:	mov	x0, x20
  40d650:	bl	4024e0 <strcasecmp@plt>
  40d654:	cbz	w0, 40d69c <ferror@plt+0xad9c>
  40d658:	adrp	x1, 419000 <ferror@plt+0x16700>
  40d65c:	add	x1, x1, #0xee6
  40d660:	mov	x0, x20
  40d664:	bl	4024e0 <strcasecmp@plt>
  40d668:	cbz	w0, 40d6ac <ferror@plt+0xadac>
  40d66c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40d670:	add	x1, x1, #0xf51
  40d674:	mov	x0, x20
  40d678:	bl	4024e0 <strcasecmp@plt>
  40d67c:	cbz	w0, 40d6ac <ferror@plt+0xadac>
  40d680:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40d684:	add	x1, x1, #0xf56
  40d688:	mov	x0, x20
  40d68c:	bl	4024e0 <strcasecmp@plt>
  40d690:	cbz	w0, 40d6ac <ferror@plt+0xadac>
  40d694:	mov	w0, #0xffffffff            	// #-1
  40d698:	b	40d6c8 <ferror@plt+0xadc8>
  40d69c:	mov	x8, #0x400000000000        	// #70368744177664
  40d6a0:	movk	x8, #0x408f, lsl #48
  40d6a4:	fmov	d0, x8
  40d6a8:	fmul	d8, d8, d0
  40d6ac:	fcvtzu	w8, d8
  40d6b0:	ucvtf	d0, w8
  40d6b4:	fcmp	d8, d0
  40d6b8:	cset	w9, gt
  40d6bc:	add	w8, w9, w8
  40d6c0:	mov	w0, wzr
  40d6c4:	str	w8, [x19]
  40d6c8:	ldp	x20, x19, [sp, #64]
  40d6cc:	ldp	x22, x21, [sp, #48]
  40d6d0:	ldr	x23, [sp, #40]
  40d6d4:	ldp	x29, x30, [sp, #24]
  40d6d8:	ldr	d8, [sp, #16]
  40d6dc:	add	sp, sp, #0x50
  40d6e0:	ret
  40d6e4:	stp	x29, x30, [sp, #-48]!
  40d6e8:	str	x21, [sp, #16]
  40d6ec:	stp	x20, x19, [sp, #32]
  40d6f0:	mov	x29, sp
  40d6f4:	cbz	x1, 40d760 <ferror@plt+0xae60>
  40d6f8:	ldrb	w8, [x1]
  40d6fc:	mov	x21, x1
  40d700:	cbz	w8, 40d760 <ferror@plt+0xae60>
  40d704:	mov	x19, x0
  40d708:	add	x1, x29, #0x18
  40d70c:	mov	x0, x21
  40d710:	bl	4026b0 <strtoull@plt>
  40d714:	ldr	x8, [x29, #24]
  40d718:	mov	x20, x0
  40d71c:	mov	w0, #0xffffffff            	// #-1
  40d720:	cbz	x8, 40d738 <ferror@plt+0xae38>
  40d724:	cmp	x8, x21
  40d728:	b.eq	40d738 <ferror@plt+0xae38>  // b.none
  40d72c:	ldrb	w8, [x8]
  40d730:	cbz	w8, 40d748 <ferror@plt+0xae48>
  40d734:	mov	w0, #0xffffffff            	// #-1
  40d738:	ldp	x20, x19, [sp, #32]
  40d73c:	ldr	x21, [sp, #16]
  40d740:	ldp	x29, x30, [sp], #48
  40d744:	ret
  40d748:	cmn	x20, #0x1
  40d74c:	b.ne	40d774 <ferror@plt+0xae74>  // b.any
  40d750:	bl	402860 <__errno_location@plt>
  40d754:	ldr	w8, [x0]
  40d758:	cmp	w8, #0x22
  40d75c:	b.ne	40d774 <ferror@plt+0xae74>  // b.any
  40d760:	mov	w0, #0xffffffff            	// #-1
  40d764:	ldp	x20, x19, [sp, #32]
  40d768:	ldr	x21, [sp, #16]
  40d76c:	ldp	x29, x30, [sp], #48
  40d770:	ret
  40d774:	mov	w0, wzr
  40d778:	str	x20, [x19]
  40d77c:	ldp	x20, x19, [sp, #32]
  40d780:	ldr	x21, [sp, #16]
  40d784:	ldp	x29, x30, [sp], #48
  40d788:	ret
  40d78c:	sub	sp, sp, #0x30
  40d790:	stp	x29, x30, [sp, #16]
  40d794:	stp	x20, x19, [sp, #32]
  40d798:	add	x29, sp, #0x10
  40d79c:	cbz	x1, 40d800 <ferror@plt+0xaf00>
  40d7a0:	ldrb	w8, [x1]
  40d7a4:	mov	x20, x1
  40d7a8:	cbz	w8, 40d800 <ferror@plt+0xaf00>
  40d7ac:	mov	x19, x0
  40d7b0:	add	x1, sp, #0x8
  40d7b4:	mov	x0, x20
  40d7b8:	bl	402240 <strtoul@plt>
  40d7bc:	ldr	x9, [sp, #8]
  40d7c0:	mov	x8, x0
  40d7c4:	mov	w0, #0xffffffff            	// #-1
  40d7c8:	cbz	x9, 40d7f0 <ferror@plt+0xaef0>
  40d7cc:	cmp	x9, x20
  40d7d0:	b.eq	40d7f0 <ferror@plt+0xaef0>  // b.none
  40d7d4:	ldrb	w9, [x9]
  40d7d8:	mov	w0, #0xffffffff            	// #-1
  40d7dc:	cbnz	w9, 40d7f0 <ferror@plt+0xaef0>
  40d7e0:	lsr	x9, x8, #32
  40d7e4:	cbnz	x9, 40d7f0 <ferror@plt+0xaef0>
  40d7e8:	mov	w0, wzr
  40d7ec:	str	w8, [x19]
  40d7f0:	ldp	x20, x19, [sp, #32]
  40d7f4:	ldp	x29, x30, [sp, #16]
  40d7f8:	add	sp, sp, #0x30
  40d7fc:	ret
  40d800:	mov	w0, #0xffffffff            	// #-1
  40d804:	ldp	x20, x19, [sp, #32]
  40d808:	ldp	x29, x30, [sp, #16]
  40d80c:	add	sp, sp, #0x30
  40d810:	ret
  40d814:	sub	sp, sp, #0x30
  40d818:	stp	x29, x30, [sp, #16]
  40d81c:	stp	x20, x19, [sp, #32]
  40d820:	add	x29, sp, #0x10
  40d824:	cbz	x1, 40d888 <ferror@plt+0xaf88>
  40d828:	ldrb	w8, [x1]
  40d82c:	mov	x20, x1
  40d830:	cbz	w8, 40d888 <ferror@plt+0xaf88>
  40d834:	mov	x19, x0
  40d838:	add	x1, sp, #0x8
  40d83c:	mov	x0, x20
  40d840:	bl	402240 <strtoul@plt>
  40d844:	ldr	x9, [sp, #8]
  40d848:	mov	x8, x0
  40d84c:	mov	w0, #0xffffffff            	// #-1
  40d850:	cbz	x9, 40d878 <ferror@plt+0xaf78>
  40d854:	cmp	x9, x20
  40d858:	b.eq	40d878 <ferror@plt+0xaf78>  // b.none
  40d85c:	ldrb	w9, [x9]
  40d860:	mov	w0, #0xffffffff            	// #-1
  40d864:	cbnz	w9, 40d878 <ferror@plt+0xaf78>
  40d868:	lsr	x9, x8, #16
  40d86c:	cbnz	x9, 40d878 <ferror@plt+0xaf78>
  40d870:	mov	w0, wzr
  40d874:	strh	w8, [x19]
  40d878:	ldp	x20, x19, [sp, #32]
  40d87c:	ldp	x29, x30, [sp, #16]
  40d880:	add	sp, sp, #0x30
  40d884:	ret
  40d888:	mov	w0, #0xffffffff            	// #-1
  40d88c:	ldp	x20, x19, [sp, #32]
  40d890:	ldp	x29, x30, [sp, #16]
  40d894:	add	sp, sp, #0x30
  40d898:	ret
  40d89c:	sub	sp, sp, #0x30
  40d8a0:	stp	x29, x30, [sp, #16]
  40d8a4:	stp	x20, x19, [sp, #32]
  40d8a8:	add	x29, sp, #0x10
  40d8ac:	cbz	x1, 40d910 <ferror@plt+0xb010>
  40d8b0:	ldrb	w8, [x1]
  40d8b4:	mov	x20, x1
  40d8b8:	cbz	w8, 40d910 <ferror@plt+0xb010>
  40d8bc:	mov	x19, x0
  40d8c0:	add	x1, sp, #0x8
  40d8c4:	mov	x0, x20
  40d8c8:	bl	402240 <strtoul@plt>
  40d8cc:	ldr	x9, [sp, #8]
  40d8d0:	mov	x8, x0
  40d8d4:	mov	w0, #0xffffffff            	// #-1
  40d8d8:	cbz	x9, 40d900 <ferror@plt+0xb000>
  40d8dc:	cmp	x9, x20
  40d8e0:	b.eq	40d900 <ferror@plt+0xb000>  // b.none
  40d8e4:	ldrb	w9, [x9]
  40d8e8:	mov	w0, #0xffffffff            	// #-1
  40d8ec:	cbnz	w9, 40d900 <ferror@plt+0xb000>
  40d8f0:	cmp	x8, #0xff
  40d8f4:	b.hi	40d900 <ferror@plt+0xb000>  // b.pmore
  40d8f8:	mov	w0, wzr
  40d8fc:	strb	w8, [x19]
  40d900:	ldp	x20, x19, [sp, #32]
  40d904:	ldp	x29, x30, [sp, #16]
  40d908:	add	sp, sp, #0x30
  40d90c:	ret
  40d910:	mov	w0, #0xffffffff            	// #-1
  40d914:	ldp	x20, x19, [sp, #32]
  40d918:	ldp	x29, x30, [sp, #16]
  40d91c:	add	sp, sp, #0x30
  40d920:	ret
  40d924:	sub	sp, sp, #0x40
  40d928:	stp	x29, x30, [sp, #16]
  40d92c:	stp	x22, x21, [sp, #32]
  40d930:	stp	x20, x19, [sp, #48]
  40d934:	add	x29, sp, #0x10
  40d938:	mov	w22, w2
  40d93c:	mov	x21, x1
  40d940:	mov	x19, x0
  40d944:	bl	402860 <__errno_location@plt>
  40d948:	str	wzr, [x0]
  40d94c:	cbz	x21, 40d98c <ferror@plt+0xb08c>
  40d950:	ldrb	w8, [x21]
  40d954:	cbz	w8, 40d98c <ferror@plt+0xb08c>
  40d958:	mov	x20, x0
  40d95c:	add	x1, sp, #0x8
  40d960:	mov	x0, x21
  40d964:	mov	w2, w22
  40d968:	bl	402290 <strtoll@plt>
  40d96c:	ldr	x9, [sp, #8]
  40d970:	mov	x8, x0
  40d974:	mov	w0, #0xffffffff            	// #-1
  40d978:	cbz	x9, 40d990 <ferror@plt+0xb090>
  40d97c:	cmp	x9, x21
  40d980:	b.eq	40d990 <ferror@plt+0xb090>  // b.none
  40d984:	ldrb	w9, [x9]
  40d988:	cbz	w9, 40d9a4 <ferror@plt+0xb0a4>
  40d98c:	mov	w0, #0xffffffff            	// #-1
  40d990:	ldp	x20, x19, [sp, #48]
  40d994:	ldp	x22, x21, [sp, #32]
  40d998:	ldp	x29, x30, [sp, #16]
  40d99c:	add	sp, sp, #0x40
  40d9a0:	ret
  40d9a4:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  40d9a8:	add	x9, x8, x9
  40d9ac:	cmp	x9, #0x1
  40d9b0:	b.hi	40d9c0 <ferror@plt+0xb0c0>  // b.pmore
  40d9b4:	ldr	w9, [x20]
  40d9b8:	cmp	w9, #0x22
  40d9bc:	b.eq	40d98c <ferror@plt+0xb08c>  // b.none
  40d9c0:	mov	w0, wzr
  40d9c4:	str	x8, [x19]
  40d9c8:	b	40d990 <ferror@plt+0xb090>
  40d9cc:	stp	x29, x30, [sp, #-48]!
  40d9d0:	str	x21, [sp, #16]
  40d9d4:	stp	x20, x19, [sp, #32]
  40d9d8:	mov	x29, sp
  40d9dc:	mov	w21, w2
  40d9e0:	mov	x20, x1
  40d9e4:	mov	x19, x0
  40d9e8:	bl	402860 <__errno_location@plt>
  40d9ec:	str	wzr, [x0]
  40d9f0:	cbz	x20, 40da40 <ferror@plt+0xb140>
  40d9f4:	ldrb	w8, [x20]
  40d9f8:	cbz	w8, 40da40 <ferror@plt+0xb140>
  40d9fc:	add	x1, x29, #0x18
  40da00:	mov	x0, x20
  40da04:	mov	w2, w21
  40da08:	bl	402600 <strtol@plt>
  40da0c:	ldr	x9, [x29, #24]
  40da10:	mov	x8, x0
  40da14:	mov	w0, #0xffffffff            	// #-1
  40da18:	cbz	x9, 40da30 <ferror@plt+0xb130>
  40da1c:	cmp	x9, x20
  40da20:	b.eq	40da30 <ferror@plt+0xb130>  // b.none
  40da24:	ldrb	w9, [x9]
  40da28:	cbz	w9, 40da54 <ferror@plt+0xb154>
  40da2c:	mov	w0, #0xffffffff            	// #-1
  40da30:	ldp	x20, x19, [sp, #32]
  40da34:	ldr	x21, [sp, #16]
  40da38:	ldp	x29, x30, [sp], #48
  40da3c:	ret
  40da40:	mov	w0, #0xffffffff            	// #-1
  40da44:	ldp	x20, x19, [sp, #32]
  40da48:	ldr	x21, [sp, #16]
  40da4c:	ldp	x29, x30, [sp], #48
  40da50:	ret
  40da54:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  40da58:	add	x9, x8, x9
  40da5c:	cmp	x9, #0x2
  40da60:	mov	w0, #0xffffffff            	// #-1
  40da64:	b.cc	40da30 <ferror@plt+0xb130>  // b.lo, b.ul, b.last
  40da68:	mov	w9, #0x80000000            	// #-2147483648
  40da6c:	add	x9, x8, x9
  40da70:	lsr	x9, x9, #32
  40da74:	cbnz	x9, 40da30 <ferror@plt+0xb130>
  40da78:	mov	w0, wzr
  40da7c:	str	w8, [x19]
  40da80:	ldp	x20, x19, [sp, #32]
  40da84:	ldr	x21, [sp, #16]
  40da88:	ldp	x29, x30, [sp], #48
  40da8c:	ret
  40da90:	stp	x29, x30, [sp, #-48]!
  40da94:	str	x21, [sp, #16]
  40da98:	stp	x20, x19, [sp, #32]
  40da9c:	mov	x29, sp
  40daa0:	cbz	x1, 40dad8 <ferror@plt+0xb1d8>
  40daa4:	ldrb	w8, [x1]
  40daa8:	mov	x21, x1
  40daac:	cbz	w8, 40dad8 <ferror@plt+0xb1d8>
  40dab0:	mov	x19, x0
  40dab4:	add	x1, x29, #0x18
  40dab8:	mov	x0, x21
  40dabc:	bl	4026b0 <strtoull@plt>
  40dac0:	ldr	x8, [x29, #24]
  40dac4:	cbz	x8, 40dad8 <ferror@plt+0xb1d8>
  40dac8:	cmp	x8, x21
  40dacc:	b.eq	40dad8 <ferror@plt+0xb1d8>  // b.none
  40dad0:	ldrb	w8, [x8]
  40dad4:	cbz	w8, 40daec <ferror@plt+0xb1ec>
  40dad8:	mov	w0, #0xffffffff            	// #-1
  40dadc:	ldp	x20, x19, [sp, #32]
  40dae0:	ldr	x21, [sp, #16]
  40dae4:	ldp	x29, x30, [sp], #48
  40dae8:	ret
  40daec:	mov	x20, x0
  40daf0:	cmn	x0, #0x1
  40daf4:	b.ne	40db08 <ferror@plt+0xb208>  // b.any
  40daf8:	bl	402860 <__errno_location@plt>
  40dafc:	ldr	w8, [x0]
  40db00:	cmp	w8, #0x22
  40db04:	b.eq	40dad8 <ferror@plt+0xb1d8>  // b.none
  40db08:	lsr	x9, x20, #32
  40db0c:	rev	w8, w20
  40db10:	rev	w9, w9
  40db14:	mov	w0, wzr
  40db18:	bfi	x9, x8, #32, #32
  40db1c:	str	x9, [x19]
  40db20:	ldp	x20, x19, [sp, #32]
  40db24:	ldr	x21, [sp, #16]
  40db28:	ldp	x29, x30, [sp], #48
  40db2c:	ret
  40db30:	sub	sp, sp, #0x30
  40db34:	stp	x29, x30, [sp, #16]
  40db38:	stp	x20, x19, [sp, #32]
  40db3c:	add	x29, sp, #0x10
  40db40:	cbz	x1, 40db8c <ferror@plt+0xb28c>
  40db44:	ldrb	w8, [x1]
  40db48:	mov	x20, x1
  40db4c:	cbz	w8, 40db8c <ferror@plt+0xb28c>
  40db50:	mov	x19, x0
  40db54:	add	x1, sp, #0x8
  40db58:	mov	x0, x20
  40db5c:	bl	402240 <strtoul@plt>
  40db60:	ldr	x8, [sp, #8]
  40db64:	cbz	x8, 40db8c <ferror@plt+0xb28c>
  40db68:	cmp	x8, x20
  40db6c:	b.eq	40db8c <ferror@plt+0xb28c>  // b.none
  40db70:	lsr	x9, x0, #32
  40db74:	cbnz	x9, 40db8c <ferror@plt+0xb28c>
  40db78:	ldrb	w8, [x8]
  40db7c:	cbnz	w8, 40db8c <ferror@plt+0xb28c>
  40db80:	rev	w9, w0
  40db84:	str	w9, [x19]
  40db88:	b	40db90 <ferror@plt+0xb290>
  40db8c:	mov	w8, #0xffffffff            	// #-1
  40db90:	ldp	x20, x19, [sp, #32]
  40db94:	ldp	x29, x30, [sp, #16]
  40db98:	mov	w0, w8
  40db9c:	add	sp, sp, #0x30
  40dba0:	ret
  40dba4:	sub	sp, sp, #0x30
  40dba8:	stp	x29, x30, [sp, #16]
  40dbac:	stp	x20, x19, [sp, #32]
  40dbb0:	add	x29, sp, #0x10
  40dbb4:	cbz	x1, 40dc04 <ferror@plt+0xb304>
  40dbb8:	ldrb	w8, [x1]
  40dbbc:	mov	x20, x1
  40dbc0:	cbz	w8, 40dc04 <ferror@plt+0xb304>
  40dbc4:	mov	x19, x0
  40dbc8:	add	x1, sp, #0x8
  40dbcc:	mov	x0, x20
  40dbd0:	bl	402240 <strtoul@plt>
  40dbd4:	ldr	x8, [sp, #8]
  40dbd8:	cbz	x8, 40dc04 <ferror@plt+0xb304>
  40dbdc:	cmp	x8, x20
  40dbe0:	b.eq	40dc04 <ferror@plt+0xb304>  // b.none
  40dbe4:	lsr	x9, x0, #16
  40dbe8:	cbnz	x9, 40dc04 <ferror@plt+0xb304>
  40dbec:	ldrb	w8, [x8]
  40dbf0:	cbnz	w8, 40dc04 <ferror@plt+0xb304>
  40dbf4:	rev	w9, w0
  40dbf8:	lsr	w9, w9, #16
  40dbfc:	strh	w9, [x19]
  40dc00:	b	40dc08 <ferror@plt+0xb308>
  40dc04:	mov	w8, #0xffffffff            	// #-1
  40dc08:	ldp	x20, x19, [sp, #32]
  40dc0c:	ldp	x29, x30, [sp, #16]
  40dc10:	mov	w0, w8
  40dc14:	add	sp, sp, #0x30
  40dc18:	ret
  40dc1c:	sub	sp, sp, #0x30
  40dc20:	stp	x20, x19, [sp, #32]
  40dc24:	mov	x20, x1
  40dc28:	mov	x19, x0
  40dc2c:	mov	x1, sp
  40dc30:	mov	w2, #0x10                  	// #16
  40dc34:	mov	x0, x20
  40dc38:	stp	x29, x30, [sp, #16]
  40dc3c:	add	x29, sp, #0x10
  40dc40:	bl	402240 <strtoul@plt>
  40dc44:	lsr	x8, x0, #16
  40dc48:	cbnz	x8, 40dd38 <ferror@plt+0xb438>
  40dc4c:	ldr	x8, [sp]
  40dc50:	cmp	x8, x20
  40dc54:	b.eq	40dd38 <ferror@plt+0xb438>  // b.none
  40dc58:	rev	w9, w0
  40dc5c:	lsr	w9, w9, #16
  40dc60:	strh	w9, [sp, #8]
  40dc64:	ldrb	w9, [x8]
  40dc68:	cbz	w9, 40dd4c <ferror@plt+0xb44c>
  40dc6c:	cmp	w9, #0x3a
  40dc70:	b.ne	40dd38 <ferror@plt+0xb438>  // b.any
  40dc74:	add	x20, x8, #0x1
  40dc78:	mov	x1, sp
  40dc7c:	mov	w2, #0x10                  	// #16
  40dc80:	mov	x0, x20
  40dc84:	bl	402240 <strtoul@plt>
  40dc88:	lsr	x8, x0, #16
  40dc8c:	cbnz	x8, 40dd38 <ferror@plt+0xb438>
  40dc90:	ldr	x8, [sp]
  40dc94:	cmp	x8, x20
  40dc98:	b.eq	40dd38 <ferror@plt+0xb438>  // b.none
  40dc9c:	rev	w9, w0
  40dca0:	lsr	w9, w9, #16
  40dca4:	strh	w9, [sp, #10]
  40dca8:	ldrb	w9, [x8]
  40dcac:	cbz	w9, 40dd4c <ferror@plt+0xb44c>
  40dcb0:	cmp	w9, #0x3a
  40dcb4:	b.ne	40dd38 <ferror@plt+0xb438>  // b.any
  40dcb8:	add	x20, x8, #0x1
  40dcbc:	mov	x1, sp
  40dcc0:	mov	w2, #0x10                  	// #16
  40dcc4:	mov	x0, x20
  40dcc8:	bl	402240 <strtoul@plt>
  40dccc:	lsr	x8, x0, #16
  40dcd0:	cbnz	x8, 40dd38 <ferror@plt+0xb438>
  40dcd4:	ldr	x8, [sp]
  40dcd8:	cmp	x8, x20
  40dcdc:	b.eq	40dd38 <ferror@plt+0xb438>  // b.none
  40dce0:	rev	w9, w0
  40dce4:	lsr	w9, w9, #16
  40dce8:	strh	w9, [sp, #12]
  40dcec:	ldrb	w9, [x8]
  40dcf0:	cbz	w9, 40dd4c <ferror@plt+0xb44c>
  40dcf4:	cmp	w9, #0x3a
  40dcf8:	b.ne	40dd38 <ferror@plt+0xb438>  // b.any
  40dcfc:	add	x20, x8, #0x1
  40dd00:	mov	x1, sp
  40dd04:	mov	w2, #0x10                  	// #16
  40dd08:	mov	x0, x20
  40dd0c:	bl	402240 <strtoul@plt>
  40dd10:	lsr	x8, x0, #16
  40dd14:	cbnz	x8, 40dd38 <ferror@plt+0xb438>
  40dd18:	ldr	x8, [sp]
  40dd1c:	cmp	x8, x20
  40dd20:	b.eq	40dd38 <ferror@plt+0xb438>  // b.none
  40dd24:	rev	w9, w0
  40dd28:	lsr	w9, w9, #16
  40dd2c:	strh	w9, [sp, #14]
  40dd30:	ldrb	w8, [x8]
  40dd34:	cbz	w8, 40dd4c <ferror@plt+0xb44c>
  40dd38:	mov	w0, #0xffffffff            	// #-1
  40dd3c:	ldp	x20, x19, [sp, #32]
  40dd40:	ldp	x29, x30, [sp, #16]
  40dd44:	add	sp, sp, #0x30
  40dd48:	ret
  40dd4c:	ldr	x8, [sp, #8]
  40dd50:	mov	w0, #0x1                   	// #1
  40dd54:	str	x8, [x19]
  40dd58:	ldp	x20, x19, [sp, #32]
  40dd5c:	ldp	x29, x30, [sp, #16]
  40dd60:	add	sp, sp, #0x30
  40dd64:	ret
  40dd68:	stp	x29, x30, [sp, #-48]!
  40dd6c:	stp	x20, x19, [sp, #32]
  40dd70:	mov	x20, x1
  40dd74:	movi	v0.2d, #0x0
  40dd78:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40dd7c:	str	x21, [sp, #16]
  40dd80:	mov	x19, x0
  40dd84:	str	xzr, [x0, #256]
  40dd88:	stp	q0, q0, [x0, #224]
  40dd8c:	stp	q0, q0, [x0, #192]
  40dd90:	stp	q0, q0, [x0, #160]
  40dd94:	stp	q0, q0, [x0, #128]
  40dd98:	stp	q0, q0, [x0, #96]
  40dd9c:	stp	q0, q0, [x0, #64]
  40dda0:	stp	q0, q0, [x0, #32]
  40dda4:	stp	q0, q0, [x0]
  40dda8:	add	x1, x1, #0x2a4
  40ddac:	mov	x0, x20
  40ddb0:	mov	x29, sp
  40ddb4:	mov	w21, w2
  40ddb8:	bl	4025e0 <strcmp@plt>
  40ddbc:	cbz	w0, 40de38 <ferror@plt+0xb538>
  40ddc0:	adrp	x1, 418000 <ferror@plt+0x15700>
  40ddc4:	add	x1, x1, #0xc7c
  40ddc8:	mov	x0, x20
  40ddcc:	bl	4025e0 <strcmp@plt>
  40ddd0:	cbz	w0, 40de1c <ferror@plt+0xb51c>
  40ddd4:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40ddd8:	add	x1, x1, #0x2ac
  40dddc:	mov	x0, x20
  40dde0:	bl	4025e0 <strcmp@plt>
  40dde4:	cbz	w0, 40de1c <ferror@plt+0xb51c>
  40dde8:	cmp	w21, #0x11
  40ddec:	b.ne	40de90 <ferror@plt+0xb590>  // b.any
  40ddf0:	add	x0, x19, #0x8
  40ddf4:	mov	w1, #0x100                 	// #256
  40ddf8:	mov	x2, x20
  40ddfc:	bl	4127fc <ferror@plt+0xfefc>
  40de00:	tbnz	w0, #31, 40de44 <ferror@plt+0xb544>
  40de04:	mov	w8, #0x11                  	// #17
  40de08:	lsl	w9, w0, #3
  40de0c:	strh	w0, [x19, #2]
  40de10:	strh	w8, [x19, #6]
  40de14:	strh	w9, [x19, #4]
  40de18:	b	40df5c <ferror@plt+0xb65c>
  40de1c:	orr	w8, w21, #0x10
  40de20:	cmp	w8, #0x1c
  40de24:	b.eq	40de44 <ferror@plt+0xb544>  // b.none
  40de28:	strh	w21, [x19, #6]
  40de2c:	mov	w8, #0xfffe0000            	// #-131072
  40de30:	stur	w8, [x19, #2]
  40de34:	b	40df5c <ferror@plt+0xb65c>
  40de38:	orr	w8, w21, #0x10
  40de3c:	cmp	w8, #0x1c
  40de40:	b.ne	40de58 <ferror@plt+0xb558>  // b.any
  40de44:	mov	w0, #0xffffffff            	// #-1
  40de48:	ldp	x20, x19, [sp, #32]
  40de4c:	ldr	x21, [sp, #16]
  40de50:	ldp	x29, x30, [sp], #48
  40de54:	ret
  40de58:	and	w8, w21, #0xffff
  40de5c:	sub	w8, w8, #0x2
  40de60:	cmp	w8, #0x1a
  40de64:	strh	w21, [x19, #6]
  40de68:	b.hi	40df3c <ferror@plt+0xb63c>  // b.pmore
  40de6c:	adrp	x9, 41a000 <ferror@plt+0x17700>
  40de70:	add	x9, x9, #0xdbb
  40de74:	adr	x10, 40de88 <ferror@plt+0xb588>
  40de78:	ldrb	w11, [x9, x8]
  40de7c:	add	x10, x10, x11, lsl #2
  40de80:	mov	w8, #0x10                  	// #16
  40de84:	br	x10
  40de88:	mov	w8, #0x2                   	// #2
  40de8c:	b	40df48 <ferror@plt+0xb648>
  40de90:	mov	w1, #0x3a                  	// #58
  40de94:	mov	x0, x20
  40de98:	bl	4026a0 <strchr@plt>
  40de9c:	cbz	x0, 40ded4 <ferror@plt+0xb5d4>
  40dea0:	mov	w8, #0xa                   	// #10
  40dea4:	cmp	w21, #0xa
  40dea8:	strh	w8, [x19, #6]
  40deac:	b.eq	40deb4 <ferror@plt+0xb5b4>  // b.none
  40deb0:	cbnz	w21, 40de44 <ferror@plt+0xb544>
  40deb4:	add	x2, x19, #0x8
  40deb8:	mov	w0, #0xa                   	// #10
  40debc:	mov	x1, x20
  40dec0:	bl	402660 <inet_pton@plt>
  40dec4:	cmp	w0, #0x1
  40dec8:	b.lt	40de44 <ferror@plt+0xb544>  // b.tstop
  40decc:	mov	w8, #0xffff0010            	// #-65520
  40ded0:	b	40de30 <ferror@plt+0xb530>
  40ded4:	cmp	w21, #0x1c
  40ded8:	b.ne	40e010 <ferror@plt+0xb710>  // b.any
  40dedc:	add	x21, x19, #0x8
  40dee0:	mov	w8, #0x1c                  	// #28
  40dee4:	mov	w0, #0x1c                  	// #28
  40dee8:	mov	w3, #0x100                 	// #256
  40deec:	mov	x1, x20
  40def0:	mov	x2, x21
  40def4:	strh	w8, [x19, #6]
  40def8:	bl	413d08 <ferror@plt+0x11408>
  40defc:	cmp	w0, #0x1
  40df00:	b.lt	40de44 <ferror@plt+0xb544>  // b.tstop
  40df04:	mov	w9, #0x4                   	// #4
  40df08:	mov	x8, xzr
  40df0c:	movk	w9, #0x14, lsl #16
  40df10:	stur	w9, [x19, #2]
  40df14:	cmp	x8, #0x40
  40df18:	b.eq	40df5c <ferror@plt+0xb65c>  // b.none
  40df1c:	ldr	w9, [x21, x8, lsl #2]
  40df20:	add	x8, x8, #0x1
  40df24:	tbz	w9, #16, 40df14 <ferror@plt+0xb614>
  40df28:	lsl	w8, w8, #2
  40df2c:	strh	w8, [x19, #2]
  40df30:	b	40df5c <ferror@plt+0xb65c>
  40df34:	mov	w8, #0x4                   	// #4
  40df38:	b	40df48 <ferror@plt+0xb648>
  40df3c:	mov	w8, wzr
  40df40:	b	40df48 <ferror@plt+0xb648>
  40df44:	mov	w8, #0xa                   	// #10
  40df48:	strh	w8, [x19, #2]
  40df4c:	mov	w8, #0xfffe                	// #65534
  40df50:	mov	w9, #0x1                   	// #1
  40df54:	strh	w8, [x19, #4]
  40df58:	strh	w9, [x19]
  40df5c:	ldrh	w8, [x19, #6]
  40df60:	cmp	w8, #0xa
  40df64:	b.eq	40df8c <ferror@plt+0xb68c>  // b.none
  40df68:	cmp	w8, #0x2
  40df6c:	b.ne	40dfb4 <ferror@plt+0xb6b4>  // b.any
  40df70:	ldr	w9, [x19, #8]
  40df74:	cbz	w9, 40dff0 <ferror@plt+0xb6f0>
  40df78:	ldrh	w8, [x19]
  40df7c:	and	w9, w9, #0xf0
  40df80:	cmp	w9, #0xe0
  40df84:	b.eq	40dfa4 <ferror@plt+0xb6a4>  // b.none
  40df88:	b	40dfe4 <ferror@plt+0xb6e4>
  40df8c:	ldr	w9, [x19, #8]
  40df90:	cbz	w9, 40dfc8 <ferror@plt+0xb6c8>
  40df94:	ldrh	w8, [x19]
  40df98:	mvn	w9, w9
  40df9c:	tst	w9, #0xff
  40dfa0:	b.ne	40dfe4 <ferror@plt+0xb6e4>  // b.any
  40dfa4:	mov	w9, #0xa                   	// #10
  40dfa8:	mov	w0, wzr
  40dfac:	orr	w8, w8, w9
  40dfb0:	b	40dffc <ferror@plt+0xb6fc>
  40dfb4:	mov	w0, wzr
  40dfb8:	ldp	x20, x19, [sp, #32]
  40dfbc:	ldr	x21, [sp, #16]
  40dfc0:	ldp	x29, x30, [sp], #48
  40dfc4:	ret
  40dfc8:	ldr	w8, [x19, #12]
  40dfcc:	cbnz	w8, 40dfe0 <ferror@plt+0xb6e0>
  40dfd0:	ldr	w8, [x19, #16]
  40dfd4:	cbnz	w8, 40dfe0 <ferror@plt+0xb6e0>
  40dfd8:	ldr	w8, [x19, #20]
  40dfdc:	cbz	w8, 40dff0 <ferror@plt+0xb6f0>
  40dfe0:	ldrh	w8, [x19]
  40dfe4:	mov	w0, wzr
  40dfe8:	orr	w8, w8, #0x2
  40dfec:	b	40dffc <ferror@plt+0xb6fc>
  40dff0:	ldrh	w8, [x19]
  40dff4:	mov	w0, wzr
  40dff8:	orr	w8, w8, #0x6
  40dffc:	strh	w8, [x19]
  40e000:	ldp	x20, x19, [sp, #32]
  40e004:	ldr	x21, [sp, #16]
  40e008:	ldp	x29, x30, [sp], #48
  40e00c:	ret
  40e010:	mov	w8, #0x2                   	// #2
  40e014:	tst	w21, #0xfffffffd
  40e018:	strh	w8, [x19, #6]
  40e01c:	b.ne	40de44 <ferror@plt+0xb544>  // b.any
  40e020:	add	x1, x29, #0x18
  40e024:	mov	x0, x20
  40e028:	mov	w2, wzr
  40e02c:	bl	402240 <strtoul@plt>
  40e030:	cmp	x0, #0xff
  40e034:	b.hi	40de44 <ferror@plt+0xb544>  // b.pmore
  40e038:	ldr	x8, [x29, #24]
  40e03c:	cmp	x8, x20
  40e040:	b.eq	40de44 <ferror@plt+0xb544>  // b.none
  40e044:	strb	w0, [x19, #8]
  40e048:	ldrb	w9, [x8]
  40e04c:	cbz	w9, 40e104 <ferror@plt+0xb804>
  40e050:	cmp	w9, #0x2e
  40e054:	b.ne	40de44 <ferror@plt+0xb544>  // b.any
  40e058:	add	x20, x8, #0x1
  40e05c:	add	x1, x29, #0x18
  40e060:	mov	x0, x20
  40e064:	mov	w2, wzr
  40e068:	bl	402240 <strtoul@plt>
  40e06c:	cmp	x0, #0xff
  40e070:	b.hi	40de44 <ferror@plt+0xb544>  // b.pmore
  40e074:	ldr	x8, [x29, #24]
  40e078:	cmp	x8, x20
  40e07c:	b.eq	40de44 <ferror@plt+0xb544>  // b.none
  40e080:	strb	w0, [x19, #9]
  40e084:	ldrb	w9, [x8]
  40e088:	cbz	w9, 40e104 <ferror@plt+0xb804>
  40e08c:	cmp	w9, #0x2e
  40e090:	b.ne	40de44 <ferror@plt+0xb544>  // b.any
  40e094:	add	x20, x8, #0x1
  40e098:	add	x1, x29, #0x18
  40e09c:	mov	x0, x20
  40e0a0:	mov	w2, wzr
  40e0a4:	bl	402240 <strtoul@plt>
  40e0a8:	cmp	x0, #0xff
  40e0ac:	b.hi	40de44 <ferror@plt+0xb544>  // b.pmore
  40e0b0:	ldr	x8, [x29, #24]
  40e0b4:	cmp	x8, x20
  40e0b8:	b.eq	40de44 <ferror@plt+0xb544>  // b.none
  40e0bc:	strb	w0, [x19, #10]
  40e0c0:	ldrb	w9, [x8]
  40e0c4:	cbz	w9, 40e104 <ferror@plt+0xb804>
  40e0c8:	cmp	w9, #0x2e
  40e0cc:	b.ne	40de44 <ferror@plt+0xb544>  // b.any
  40e0d0:	add	x20, x8, #0x1
  40e0d4:	add	x1, x29, #0x18
  40e0d8:	mov	x0, x20
  40e0dc:	mov	w2, wzr
  40e0e0:	bl	402240 <strtoul@plt>
  40e0e4:	cmp	x0, #0xff
  40e0e8:	b.hi	40de44 <ferror@plt+0xb544>  // b.pmore
  40e0ec:	ldr	x8, [x29, #24]
  40e0f0:	cmp	x8, x20
  40e0f4:	b.eq	40de44 <ferror@plt+0xb544>  // b.none
  40e0f8:	strb	w0, [x19, #11]
  40e0fc:	ldrb	w8, [x8]
  40e100:	cbnz	w8, 40de44 <ferror@plt+0xb544>
  40e104:	mov	w8, #0xffff0004            	// #-65532
  40e108:	b	40de30 <ferror@plt+0xb530>
  40e10c:	sub	w8, w0, #0x2
  40e110:	cmp	w8, #0x1a
  40e114:	b.hi	40e13c <ferror@plt+0xb83c>  // b.pmore
  40e118:	adrp	x9, 41a000 <ferror@plt+0x17700>
  40e11c:	add	x9, x9, #0xdd6
  40e120:	adr	x10, 40e134 <ferror@plt+0xb834>
  40e124:	ldrb	w11, [x9, x8]
  40e128:	add	x10, x10, x11, lsl #2
  40e12c:	mov	w0, #0x80                  	// #128
  40e130:	br	x10
  40e134:	mov	w0, #0x20                  	// #32
  40e138:	ret
  40e13c:	mov	w0, wzr
  40e140:	ret
  40e144:	mov	w0, #0x50                  	// #80
  40e148:	ret
  40e14c:	mov	w0, #0x10                  	// #16
  40e150:	ret
  40e154:	mov	w0, #0x14                  	// #20
  40e158:	ret
  40e15c:	sub	sp, sp, #0x150
  40e160:	stp	x22, x21, [sp, #304]
  40e164:	mov	x22, x1
  40e168:	stp	x20, x19, [sp, #320]
  40e16c:	mov	x19, x0
  40e170:	mov	w1, #0x2f                  	// #47
  40e174:	mov	x0, x22
  40e178:	stp	x29, x30, [sp, #272]
  40e17c:	stp	x28, x23, [sp, #288]
  40e180:	add	x29, sp, #0x110
  40e184:	mov	w21, w2
  40e188:	mov	w23, #0x2f                  	// #47
  40e18c:	bl	4026a0 <strchr@plt>
  40e190:	mov	x20, x0
  40e194:	cbz	x0, 40e1bc <ferror@plt+0xb8bc>
  40e198:	mov	x0, x19
  40e19c:	mov	x1, x22
  40e1a0:	mov	w2, w21
  40e1a4:	strb	wzr, [x20]
  40e1a8:	bl	40dd68 <ferror@plt+0xb468>
  40e1ac:	mov	w8, w0
  40e1b0:	strb	w23, [x20]
  40e1b4:	cbnz	w8, 40e2fc <ferror@plt+0xb9fc>
  40e1b8:	b	40e1d4 <ferror@plt+0xb8d4>
  40e1bc:	mov	x0, x19
  40e1c0:	mov	x1, x22
  40e1c4:	mov	w2, w21
  40e1c8:	bl	40dd68 <ferror@plt+0xb468>
  40e1cc:	mov	w8, w0
  40e1d0:	cbnz	w8, 40e2fc <ferror@plt+0xb9fc>
  40e1d4:	ldrh	w8, [x19, #6]
  40e1d8:	sub	w8, w8, #0x2
  40e1dc:	cmp	w8, #0x1a
  40e1e0:	b.hi	40e210 <ferror@plt+0xb910>  // b.pmore
  40e1e4:	adrp	x9, 41a000 <ferror@plt+0x17700>
  40e1e8:	add	x9, x9, #0xdf1
  40e1ec:	adr	x10, 40e200 <ferror@plt+0xb900>
  40e1f0:	ldrb	w11, [x9, x8]
  40e1f4:	add	x10, x10, x11, lsl #2
  40e1f8:	mov	w21, #0x80                  	// #128
  40e1fc:	br	x10
  40e200:	mov	w21, #0x20                  	// #32
  40e204:	ldrh	w8, [x19, #4]
  40e208:	cbnz	x20, 40e23c <ferror@plt+0xb93c>
  40e20c:	b	40e2d8 <ferror@plt+0xb9d8>
  40e210:	mov	w21, wzr
  40e214:	ldrh	w8, [x19, #4]
  40e218:	cbnz	x20, 40e23c <ferror@plt+0xb93c>
  40e21c:	b	40e2d8 <ferror@plt+0xb9d8>
  40e220:	mov	w21, #0x50                  	// #80
  40e224:	ldrh	w8, [x19, #4]
  40e228:	cbnz	x20, 40e23c <ferror@plt+0xb93c>
  40e22c:	b	40e2d8 <ferror@plt+0xb9d8>
  40e230:	mov	w21, #0x10                  	// #16
  40e234:	ldrh	w8, [x19, #4]
  40e238:	cbz	x20, 40e2d8 <ferror@plt+0xb9d8>
  40e23c:	mov	w9, #0xfffe                	// #65534
  40e240:	cmp	w8, w9
  40e244:	b.eq	40e2c4 <ferror@plt+0xb9c4>  // b.none
  40e248:	ldrb	w8, [x20, #1]!
  40e24c:	cbz	w8, 40e290 <ferror@plt+0xb990>
  40e250:	sub	x1, x29, #0x8
  40e254:	mov	x0, x20
  40e258:	mov	w2, wzr
  40e25c:	bl	402240 <strtoul@plt>
  40e260:	ldur	x8, [x29, #-8]
  40e264:	cbz	x8, 40e290 <ferror@plt+0xb990>
  40e268:	cmp	x8, x20
  40e26c:	b.eq	40e290 <ferror@plt+0xb990>  // b.none
  40e270:	lsr	x9, x0, #32
  40e274:	cbnz	x9, 40e290 <ferror@plt+0xb990>
  40e278:	ldrb	w8, [x8]
  40e27c:	cbnz	w8, 40e290 <ferror@plt+0xb990>
  40e280:	cmp	w0, w21
  40e284:	cset	w9, ls  // ls = plast
  40e288:	b.hi	40e2c4 <ferror@plt+0xb9c4>  // b.pmore
  40e28c:	b	40e2e8 <ferror@plt+0xb9e8>
  40e290:	mov	x0, sp
  40e294:	mov	w2, #0x2                   	// #2
  40e298:	mov	x1, x20
  40e29c:	bl	40dd68 <ferror@plt+0xb468>
  40e2a0:	cbnz	w0, 40e2c4 <ferror@plt+0xb9c4>
  40e2a4:	ldrh	w8, [sp, #6]
  40e2a8:	cmp	w8, #0x2
  40e2ac:	b.ne	40e2c4 <ferror@plt+0xb9c4>  // b.any
  40e2b0:	ldr	w9, [sp, #8]
  40e2b4:	rev	w8, w9
  40e2b8:	neg	w10, w8
  40e2bc:	bics	wzr, w10, w8
  40e2c0:	b.eq	40e318 <ferror@plt+0xba18>  // b.none
  40e2c4:	mov	w8, #0xffffffff            	// #-1
  40e2c8:	b	40e2fc <ferror@plt+0xb9fc>
  40e2cc:	mov	w21, #0x14                  	// #20
  40e2d0:	ldrh	w8, [x19, #4]
  40e2d4:	cbnz	x20, 40e23c <ferror@plt+0xb93c>
  40e2d8:	mov	w10, #0xfffe                	// #65534
  40e2dc:	cmp	w8, w10
  40e2e0:	mov	w9, wzr
  40e2e4:	csel	w0, wzr, w21, eq  // eq = none
  40e2e8:	ldrh	w10, [x19]
  40e2ec:	mov	w8, wzr
  40e2f0:	strh	w0, [x19, #4]
  40e2f4:	orr	w9, w10, w9
  40e2f8:	strh	w9, [x19]
  40e2fc:	ldp	x20, x19, [sp, #320]
  40e300:	ldp	x22, x21, [sp, #304]
  40e304:	ldp	x28, x23, [sp, #288]
  40e308:	ldp	x29, x30, [sp, #272]
  40e30c:	mov	w0, w8
  40e310:	add	sp, sp, #0x150
  40e314:	ret
  40e318:	mov	w0, wzr
  40e31c:	cbz	w9, 40e330 <ferror@plt+0xba30>
  40e320:	lsl	w8, w8, #1
  40e324:	add	w0, w0, #0x1
  40e328:	cbnz	w8, 40e320 <ferror@plt+0xba20>
  40e32c:	b	40e280 <ferror@plt+0xb980>
  40e330:	mov	w9, #0x1                   	// #1
  40e334:	b	40e2e8 <ferror@plt+0xb9e8>
  40e338:	stp	x29, x30, [sp, #-48]!
  40e33c:	str	x21, [sp, #16]
  40e340:	stp	x20, x19, [sp, #32]
  40e344:	mov	x29, sp
  40e348:	mov	w20, w2
  40e34c:	mov	x19, x1
  40e350:	bl	40dd68 <ferror@plt+0xb468>
  40e354:	cbnz	w0, 40e368 <ferror@plt+0xba68>
  40e358:	ldp	x20, x19, [sp, #32]
  40e35c:	ldr	x21, [sp, #16]
  40e360:	ldp	x29, x30, [sp], #48
  40e364:	ret
  40e368:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40e36c:	ldr	x8, [x8, #3984]
  40e370:	mov	w0, w20
  40e374:	ldr	x21, [x8]
  40e378:	bl	40e39c <ferror@plt+0xba9c>
  40e37c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40e380:	mov	x2, x0
  40e384:	add	x1, x1, #0xf5c
  40e388:	mov	x0, x21
  40e38c:	mov	x3, x19
  40e390:	bl	4028c0 <fprintf@plt>
  40e394:	mov	w0, #0x1                   	// #1
  40e398:	bl	402260 <exit@plt>
  40e39c:	cmp	w0, #0x1c
  40e3a0:	b.hi	40e3d4 <ferror@plt+0xbad4>  // b.pmore
  40e3a4:	adrp	x9, 41a000 <ferror@plt+0x17700>
  40e3a8:	mov	w8, w0
  40e3ac:	add	x9, x9, #0xe0c
  40e3b0:	adr	x10, 40e3c8 <ferror@plt+0xbac8>
  40e3b4:	ldrb	w11, [x9, x8]
  40e3b8:	add	x10, x10, x11, lsl #2
  40e3bc:	adrp	x0, 41b000 <ferror@plt+0x18700>
  40e3c0:	add	x0, x0, #0x2b0
  40e3c4:	br	x10
  40e3c8:	adrp	x0, 418000 <ferror@plt+0x15700>
  40e3cc:	add	x0, x0, #0xba4
  40e3d0:	ret
  40e3d4:	adrp	x0, 419000 <ferror@plt+0x16700>
  40e3d8:	add	x0, x0, #0xdb7
  40e3dc:	ret
  40e3e0:	adrp	x0, 41b000 <ferror@plt+0x18700>
  40e3e4:	add	x0, x0, #0x1a2
  40e3e8:	ret
  40e3ec:	adrp	x0, 41b000 <ferror@plt+0x18700>
  40e3f0:	add	x0, x0, #0x1ab
  40e3f4:	ret
  40e3f8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40e3fc:	add	x0, x0, #0x70b
  40e400:	ret
  40e404:	adrp	x0, 41b000 <ferror@plt+0x18700>
  40e408:	add	x0, x0, #0x1a6
  40e40c:	ret
  40e410:	adrp	x0, 418000 <ferror@plt+0x15700>
  40e414:	add	x0, x0, #0xba9
  40e418:	ret
  40e41c:	ldrh	w8, [x1], #4
  40e420:	sub	w8, w8, #0x6
  40e424:	ror	w9, w8, #1
  40e428:	cmp	w9, #0x7
  40e42c:	mov	w8, #0xffffffff            	// #-1
  40e430:	b.hi	40e564 <ferror@plt+0xbc64>  // b.pmore
  40e434:	adrp	x10, 41a000 <ferror@plt+0x17700>
  40e438:	add	x10, x10, #0xe29
  40e43c:	adr	x11, 40e44c <ferror@plt+0xbb4c>
  40e440:	ldrb	w12, [x10, x9]
  40e444:	add	x11, x11, x12, lsl #2
  40e448:	br	x11
  40e44c:	mov	w8, #0xc                   	// #12
  40e450:	mov	w9, #0x2                   	// #2
  40e454:	strh	w8, [x0, #6]
  40e458:	strh	w9, [x0, #2]
  40e45c:	ldrh	w9, [x1]
  40e460:	strh	w9, [x0, #8]
  40e464:	cbnz	w2, 40e4d0 <ferror@plt+0xbbd0>
  40e468:	b	40e4e0 <ferror@plt+0xbbe0>
  40e46c:	mov	w8, #0x2                   	// #2
  40e470:	mov	w9, #0x4                   	// #4
  40e474:	strh	w8, [x0, #6]
  40e478:	strh	w9, [x0, #2]
  40e47c:	ldr	w9, [x1]
  40e480:	str	w9, [x0, #8]
  40e484:	cbnz	w2, 40e4d0 <ferror@plt+0xbbd0>
  40e488:	b	40e4e0 <ferror@plt+0xbbe0>
  40e48c:	mov	w8, #0x4                   	// #4
  40e490:	mov	w9, #0xa                   	// #10
  40e494:	strh	w8, [x0, #6]
  40e498:	strh	w9, [x0, #2]
  40e49c:	ldrh	w9, [x1, #8]
  40e4a0:	ldr	x10, [x1]
  40e4a4:	strh	w9, [x0, #16]
  40e4a8:	str	x10, [x0, #8]
  40e4ac:	cbnz	w2, 40e4d0 <ferror@plt+0xbbd0>
  40e4b0:	b	40e4e0 <ferror@plt+0xbbe0>
  40e4b4:	mov	w8, #0xa                   	// #10
  40e4b8:	mov	w9, #0x10                  	// #16
  40e4bc:	strh	w8, [x0, #6]
  40e4c0:	strh	w9, [x0, #2]
  40e4c4:	ldr	q0, [x1]
  40e4c8:	stur	q0, [x0, #8]
  40e4cc:	cbz	w2, 40e4e0 <ferror@plt+0xbbe0>
  40e4d0:	cmp	w8, w2
  40e4d4:	b.eq	40e4e0 <ferror@plt+0xbbe0>  // b.none
  40e4d8:	mov	w0, #0xfffffffe            	// #-2
  40e4dc:	ret
  40e4e0:	mov	w9, #0xffff                	// #65535
  40e4e4:	cmp	w8, #0xa
  40e4e8:	strh	w9, [x0, #4]
  40e4ec:	strh	wzr, [x0]
  40e4f0:	b.eq	40e518 <ferror@plt+0xbc18>  // b.none
  40e4f4:	cmp	w8, #0x2
  40e4f8:	mov	w8, wzr
  40e4fc:	b.ne	40e564 <ferror@plt+0xbc64>  // b.any
  40e500:	ldr	w8, [x0, #8]
  40e504:	cbz	w8, 40e55c <ferror@plt+0xbc5c>
  40e508:	and	w8, w8, #0xf0
  40e50c:	cmp	w8, #0xe0
  40e510:	b.eq	40e52c <ferror@plt+0xbc2c>  // b.none
  40e514:	b	40e550 <ferror@plt+0xbc50>
  40e518:	ldr	w8, [x0, #8]
  40e51c:	cbz	w8, 40e538 <ferror@plt+0xbc38>
  40e520:	mvn	w8, w8
  40e524:	tst	w8, #0xff
  40e528:	b.ne	40e550 <ferror@plt+0xbc50>  // b.any
  40e52c:	mov	w8, wzr
  40e530:	mov	w9, #0xa                   	// #10
  40e534:	b	40e560 <ferror@plt+0xbc60>
  40e538:	ldr	w8, [x0, #12]
  40e53c:	cbnz	w8, 40e550 <ferror@plt+0xbc50>
  40e540:	ldr	w8, [x0, #16]
  40e544:	cbnz	w8, 40e550 <ferror@plt+0xbc50>
  40e548:	ldr	w8, [x0, #20]
  40e54c:	cbz	w8, 40e55c <ferror@plt+0xbc5c>
  40e550:	mov	w8, wzr
  40e554:	mov	w9, #0x2                   	// #2
  40e558:	b	40e560 <ferror@plt+0xbc60>
  40e55c:	mov	w9, #0x6                   	// #6
  40e560:	strh	w9, [x0]
  40e564:	mov	w0, w8
  40e568:	ret
  40e56c:	stp	x29, x30, [sp, #-48]!
  40e570:	stp	x20, x19, [sp, #32]
  40e574:	mov	x19, x1
  40e578:	cmp	w2, #0x11
  40e57c:	str	x21, [sp, #16]
  40e580:	mov	x29, sp
  40e584:	b.eq	40e5a8 <ferror@plt+0xbca8>  // b.none
  40e588:	mov	x1, x19
  40e58c:	mov	w20, w2
  40e590:	bl	40e15c <ferror@plt+0xb85c>
  40e594:	cbnz	w0, 40e5cc <ferror@plt+0xbccc>
  40e598:	ldp	x20, x19, [sp, #32]
  40e59c:	ldr	x21, [sp, #16]
  40e5a0:	ldp	x29, x30, [sp], #48
  40e5a4:	ret
  40e5a8:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40e5ac:	ldr	x8, [x8, #3984]
  40e5b0:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40e5b4:	add	x1, x1, #0xf8d
  40e5b8:	mov	x2, x19
  40e5bc:	ldr	x0, [x8]
  40e5c0:	bl	4028c0 <fprintf@plt>
  40e5c4:	mov	w0, #0x1                   	// #1
  40e5c8:	bl	402260 <exit@plt>
  40e5cc:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40e5d0:	ldr	x8, [x8, #3984]
  40e5d4:	mov	w0, w20
  40e5d8:	ldr	x21, [x8]
  40e5dc:	bl	40e39c <ferror@plt+0xba9c>
  40e5e0:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40e5e4:	mov	x2, x0
  40e5e8:	add	x1, x1, #0xfd5
  40e5ec:	mov	x0, x21
  40e5f0:	mov	x3, x19
  40e5f4:	bl	4028c0 <fprintf@plt>
  40e5f8:	mov	w0, #0x1                   	// #1
  40e5fc:	bl	402260 <exit@plt>
  40e600:	sub	sp, sp, #0x130
  40e604:	stp	x28, x19, [sp, #288]
  40e608:	mov	x19, x0
  40e60c:	add	x0, sp, #0x8
  40e610:	mov	w2, #0x2                   	// #2
  40e614:	mov	x1, x19
  40e618:	stp	x29, x30, [sp, #272]
  40e61c:	add	x29, sp, #0x110
  40e620:	bl	40dd68 <ferror@plt+0xb468>
  40e624:	cbnz	w0, 40e63c <ferror@plt+0xbd3c>
  40e628:	ldr	w0, [sp, #16]
  40e62c:	ldp	x28, x19, [sp, #288]
  40e630:	ldp	x29, x30, [sp, #272]
  40e634:	add	sp, sp, #0x130
  40e638:	ret
  40e63c:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40e640:	ldr	x8, [x8, #3984]
  40e644:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40e648:	add	x1, x1, #0x5
  40e64c:	mov	x2, x19
  40e650:	ldr	x0, [x8]
  40e654:	bl	4028c0 <fprintf@plt>
  40e658:	mov	w0, #0x1                   	// #1
  40e65c:	bl	402260 <exit@plt>
  40e660:	stp	x29, x30, [sp, #-16]!
  40e664:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40e668:	ldr	x8, [x8, #3984]
  40e66c:	adrp	x0, 41b000 <ferror@plt+0x18700>
  40e670:	add	x0, x0, #0x38
  40e674:	mov	w1, #0x30                  	// #48
  40e678:	ldr	x3, [x8]
  40e67c:	mov	w2, #0x1                   	// #1
  40e680:	mov	x29, sp
  40e684:	bl	4026c0 <fwrite@plt>
  40e688:	mov	w0, #0xffffffff            	// #-1
  40e68c:	bl	402260 <exit@plt>
  40e690:	stp	x29, x30, [sp, #-16]!
  40e694:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40e698:	ldr	x8, [x8, #3984]
  40e69c:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40e6a0:	mov	x2, x0
  40e6a4:	add	x1, x1, #0x69
  40e6a8:	ldr	x8, [x8]
  40e6ac:	mov	x29, sp
  40e6b0:	mov	x0, x8
  40e6b4:	bl	4028c0 <fprintf@plt>
  40e6b8:	mov	w0, #0xffffffff            	// #-1
  40e6bc:	bl	402260 <exit@plt>
  40e6c0:	stp	x29, x30, [sp, #-16]!
  40e6c4:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40e6c8:	ldr	x8, [x8, #3984]
  40e6cc:	mov	x2, x1
  40e6d0:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40e6d4:	mov	x3, x0
  40e6d8:	ldr	x8, [x8]
  40e6dc:	add	x1, x1, #0x8b
  40e6e0:	mov	x29, sp
  40e6e4:	mov	x0, x8
  40e6e8:	bl	4028c0 <fprintf@plt>
  40e6ec:	mov	w0, #0xffffffff            	// #-1
  40e6f0:	bl	402260 <exit@plt>
  40e6f4:	stp	x29, x30, [sp, #-16]!
  40e6f8:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40e6fc:	ldr	x8, [x8, #3984]
  40e700:	mov	x3, x1
  40e704:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40e708:	mov	x2, x0
  40e70c:	ldr	x8, [x8]
  40e710:	add	x1, x1, #0xae
  40e714:	mov	x29, sp
  40e718:	mov	x0, x8
  40e71c:	bl	4028c0 <fprintf@plt>
  40e720:	mov	w0, #0xffffffff            	// #-1
  40e724:	bl	402260 <exit@plt>
  40e728:	stp	x29, x30, [sp, #-16]!
  40e72c:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40e730:	ldr	x8, [x8, #3984]
  40e734:	mov	x3, x1
  40e738:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40e73c:	mov	x2, x0
  40e740:	ldr	x8, [x8]
  40e744:	add	x1, x1, #0xe0
  40e748:	mov	x29, sp
  40e74c:	mov	x0, x8
  40e750:	bl	4028c0 <fprintf@plt>
  40e754:	mov	w0, #0xffffffff            	// #-1
  40e758:	bl	402260 <exit@plt>
  40e75c:	stp	x29, x30, [sp, #-16]!
  40e760:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40e764:	ldr	x8, [x8, #3984]
  40e768:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40e76c:	mov	x2, x0
  40e770:	add	x1, x1, #0x118
  40e774:	ldr	x8, [x8]
  40e778:	mov	x29, sp
  40e77c:	mov	x0, x8
  40e780:	bl	4028c0 <fprintf@plt>
  40e784:	mov	w0, #0xffffffff            	// #-1
  40e788:	ldp	x29, x30, [sp], #16
  40e78c:	ret
  40e790:	stp	x29, x30, [sp, #-32]!
  40e794:	stp	x20, x19, [sp, #16]
  40e798:	mov	x29, sp
  40e79c:	mov	x19, x0
  40e7a0:	bl	402250 <strlen@plt>
  40e7a4:	cmp	x0, #0xf
  40e7a8:	b.hi	40e7f8 <ferror@plt+0xbef8>  // b.pmore
  40e7ac:	ldrb	w20, [x19]
  40e7b0:	cbz	w20, 40e7f8 <ferror@plt+0xbef8>
  40e7b4:	add	x19, x19, #0x1
  40e7b8:	ands	w8, w20, #0xff
  40e7bc:	b.eq	40e7e8 <ferror@plt+0xbee8>  // b.none
  40e7c0:	cmp	w8, #0x2f
  40e7c4:	b.eq	40e7f8 <ferror@plt+0xbef8>  // b.none
  40e7c8:	bl	4025f0 <__ctype_b_loc@plt>
  40e7cc:	ldr	x8, [x0]
  40e7d0:	and	x9, x20, #0xff
  40e7d4:	ldrh	w8, [x8, x9, lsl #1]
  40e7d8:	tbnz	w8, #13, 40e7f8 <ferror@plt+0xbef8>
  40e7dc:	ldrb	w20, [x19], #1
  40e7e0:	ands	w8, w20, #0xff
  40e7e4:	b.ne	40e7c0 <ferror@plt+0xbec0>  // b.any
  40e7e8:	mov	w0, wzr
  40e7ec:	ldp	x20, x19, [sp, #16]
  40e7f0:	ldp	x29, x30, [sp], #32
  40e7f4:	ret
  40e7f8:	mov	w0, #0xffffffff            	// #-1
  40e7fc:	ldp	x20, x19, [sp, #16]
  40e800:	ldp	x29, x30, [sp], #32
  40e804:	ret
  40e808:	stp	x29, x30, [sp, #-32]!
  40e80c:	stp	x20, x19, [sp, #16]
  40e810:	ldrb	w20, [x0]
  40e814:	mov	x29, sp
  40e818:	cbz	w20, 40e860 <ferror@plt+0xbf60>
  40e81c:	add	x19, x0, #0x1
  40e820:	ands	w8, w20, #0xff
  40e824:	b.eq	40e850 <ferror@plt+0xbf50>  // b.none
  40e828:	cmp	w8, #0x2f
  40e82c:	b.eq	40e860 <ferror@plt+0xbf60>  // b.none
  40e830:	bl	4025f0 <__ctype_b_loc@plt>
  40e834:	ldr	x8, [x0]
  40e838:	and	x9, x20, #0xff
  40e83c:	ldrh	w8, [x8, x9, lsl #1]
  40e840:	tbnz	w8, #13, 40e860 <ferror@plt+0xbf60>
  40e844:	ldrb	w20, [x19], #1
  40e848:	ands	w8, w20, #0xff
  40e84c:	b.ne	40e828 <ferror@plt+0xbf28>  // b.any
  40e850:	mov	w0, wzr
  40e854:	ldp	x20, x19, [sp, #16]
  40e858:	ldp	x29, x30, [sp], #32
  40e85c:	ret
  40e860:	mov	w0, #0xffffffff            	// #-1
  40e864:	ldp	x20, x19, [sp, #16]
  40e868:	ldp	x29, x30, [sp], #32
  40e86c:	ret
  40e870:	stp	x29, x30, [sp, #-48]!
  40e874:	stp	x20, x19, [sp, #32]
  40e878:	mov	x20, x0
  40e87c:	mov	x0, x1
  40e880:	stp	x22, x21, [sp, #16]
  40e884:	mov	x29, sp
  40e888:	mov	x19, x1
  40e88c:	bl	402250 <strlen@plt>
  40e890:	cmp	x0, #0xf
  40e894:	b.hi	40e8fc <ferror@plt+0xbffc>  // b.pmore
  40e898:	ldrb	w22, [x19]
  40e89c:	cbz	w22, 40e8fc <ferror@plt+0xbffc>
  40e8a0:	mov	w21, #0x1                   	// #1
  40e8a4:	ands	w8, w22, #0xff
  40e8a8:	b.eq	40e8d8 <ferror@plt+0xbfd8>  // b.none
  40e8ac:	cmp	w8, #0x2f
  40e8b0:	b.eq	40e8fc <ferror@plt+0xbffc>  // b.none
  40e8b4:	bl	4025f0 <__ctype_b_loc@plt>
  40e8b8:	ldr	x8, [x0]
  40e8bc:	and	x9, x22, #0xff
  40e8c0:	ldrh	w8, [x8, x9, lsl #1]
  40e8c4:	tbnz	w8, #13, 40e8fc <ferror@plt+0xbffc>
  40e8c8:	ldrb	w22, [x19, x21]
  40e8cc:	add	x21, x21, #0x1
  40e8d0:	ands	w8, w22, #0xff
  40e8d4:	b.ne	40e8ac <ferror@plt+0xbfac>  // b.any
  40e8d8:	mov	w2, #0x10                  	// #16
  40e8dc:	mov	x0, x20
  40e8e0:	mov	x1, x19
  40e8e4:	bl	402800 <strncpy@plt>
  40e8e8:	mov	w0, wzr
  40e8ec:	ldp	x20, x19, [sp, #32]
  40e8f0:	ldp	x22, x21, [sp, #16]
  40e8f4:	ldp	x29, x30, [sp], #48
  40e8f8:	ret
  40e8fc:	mov	w0, #0xffffffff            	// #-1
  40e900:	ldp	x20, x19, [sp, #32]
  40e904:	ldp	x22, x21, [sp, #16]
  40e908:	ldp	x29, x30, [sp], #48
  40e90c:	ret
  40e910:	stp	x29, x30, [sp, #-48]!
  40e914:	str	x21, [sp, #16]
  40e918:	stp	x20, x19, [sp, #32]
  40e91c:	mov	x29, sp
  40e920:	cbz	x1, 40e97c <ferror@plt+0xc07c>
  40e924:	add	x19, x1, #0x4
  40e928:	mov	x0, x19
  40e92c:	bl	402250 <strlen@plt>
  40e930:	cmp	x0, #0xf
  40e934:	b.hi	40e9b8 <ferror@plt+0xc0b8>  // b.pmore
  40e938:	ldrb	w21, [x19]
  40e93c:	cbz	w21, 40e9b8 <ferror@plt+0xc0b8>
  40e940:	mov	w20, #0x1                   	// #1
  40e944:	ands	w8, w21, #0xff
  40e948:	b.eq	40e9bc <ferror@plt+0xc0bc>  // b.none
  40e94c:	cmp	w8, #0x2f
  40e950:	b.eq	40e9b8 <ferror@plt+0xc0b8>  // b.none
  40e954:	bl	4025f0 <__ctype_b_loc@plt>
  40e958:	ldr	x8, [x0]
  40e95c:	and	x9, x21, #0xff
  40e960:	ldrh	w8, [x8, x9, lsl #1]
  40e964:	tbnz	w8, #13, 40e9b8 <ferror@plt+0xc0b8>
  40e968:	ldrb	w21, [x19, x20]
  40e96c:	add	x20, x20, #0x1
  40e970:	ands	w8, w21, #0xff
  40e974:	b.ne	40e94c <ferror@plt+0xc04c>  // b.any
  40e978:	b	40e9bc <ferror@plt+0xc0bc>
  40e97c:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40e980:	ldr	x8, [x8, #3984]
  40e984:	mov	w19, w0
  40e988:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40e98c:	add	x1, x1, #0x131
  40e990:	ldr	x0, [x8]
  40e994:	mov	w2, w19
  40e998:	bl	4028c0 <fprintf@plt>
  40e99c:	mov	w0, w19
  40e9a0:	bl	411c50 <ferror@plt+0xf350>
  40e9a4:	mov	x19, x0
  40e9a8:	mov	x0, x19
  40e9ac:	bl	402250 <strlen@plt>
  40e9b0:	cmp	x0, #0xf
  40e9b4:	b.ls	40e938 <ferror@plt+0xc038>  // b.plast
  40e9b8:	mov	x19, xzr
  40e9bc:	mov	x0, x19
  40e9c0:	ldp	x20, x19, [sp, #32]
  40e9c4:	ldr	x21, [sp, #16]
  40e9c8:	ldp	x29, x30, [sp], #48
  40e9cc:	ret
  40e9d0:	ldrb	w9, [x0]
  40e9d4:	cbz	w9, 40ea18 <ferror@plt+0xc118>
  40e9d8:	ldrb	w10, [x1]
  40e9dc:	mov	x8, x0
  40e9e0:	mov	w0, #0x1                   	// #1
  40e9e4:	cbz	w10, 40ea14 <ferror@plt+0xc114>
  40e9e8:	cmp	w9, w10
  40e9ec:	b.ne	40ea14 <ferror@plt+0xc114>  // b.any
  40e9f0:	add	x8, x8, #0x1
  40e9f4:	add	x9, x1, #0x1
  40e9f8:	ldrb	w11, [x9], #1
  40e9fc:	ldrb	w10, [x8], #1
  40ea00:	cbz	w11, 40ea0c <ferror@plt+0xc10c>
  40ea04:	cmp	w10, w11
  40ea08:	b.eq	40e9f8 <ferror@plt+0xc0f8>  // b.none
  40ea0c:	cmp	w10, #0x0
  40ea10:	cset	w0, ne  // ne = any
  40ea14:	ret
  40ea18:	mov	w0, #0x1                   	// #1
  40ea1c:	ret
  40ea20:	stp	x29, x30, [sp, #-48]!
  40ea24:	stp	x22, x21, [sp, #16]
  40ea28:	stp	x20, x19, [sp, #32]
  40ea2c:	mov	w21, w2
  40ea30:	mov	x19, x1
  40ea34:	asr	w22, w2, #5
  40ea38:	mov	x20, x0
  40ea3c:	mov	x29, sp
  40ea40:	cbz	w22, 40ea70 <ferror@plt+0xc170>
  40ea44:	lsl	w8, w22, #2
  40ea48:	add	x1, x19, #0x8
  40ea4c:	add	x0, x20, #0x8
  40ea50:	sxtw	x2, w8
  40ea54:	bl	4024d0 <bcmp@plt>
  40ea58:	cbz	w0, 40ea70 <ferror@plt+0xc170>
  40ea5c:	mov	w0, #0xffffffff            	// #-1
  40ea60:	ldp	x20, x19, [sp, #32]
  40ea64:	ldp	x22, x21, [sp, #16]
  40ea68:	ldp	x29, x30, [sp], #48
  40ea6c:	ret
  40ea70:	and	w8, w21, #0x1f
  40ea74:	cbz	w8, 40eabc <ferror@plt+0xc1bc>
  40ea78:	sbfiz	x9, x22, #2, #32
  40ea7c:	add	x10, x20, x9
  40ea80:	add	x9, x19, x9
  40ea84:	ldr	w10, [x10, #8]
  40ea88:	ldr	w9, [x9, #8]
  40ea8c:	neg	w8, w8
  40ea90:	mov	w11, #0xffffffff            	// #-1
  40ea94:	lsl	w8, w11, w8
  40ea98:	rev	w8, w8
  40ea9c:	eor	w9, w9, w10
  40eaa0:	tst	w9, w8
  40eaa4:	b.eq	40eabc <ferror@plt+0xc1bc>  // b.none
  40eaa8:	mov	w0, #0x1                   	// #1
  40eaac:	ldp	x20, x19, [sp, #32]
  40eab0:	ldp	x22, x21, [sp, #16]
  40eab4:	ldp	x29, x30, [sp], #48
  40eab8:	ret
  40eabc:	mov	w0, wzr
  40eac0:	ldp	x20, x19, [sp, #32]
  40eac4:	ldp	x22, x21, [sp, #16]
  40eac8:	ldp	x29, x30, [sp], #48
  40eacc:	ret
  40ead0:	sub	sp, sp, #0x140
  40ead4:	stp	x29, x30, [sp, #272]
  40ead8:	stp	x28, x21, [sp, #288]
  40eadc:	stp	x20, x19, [sp, #304]
  40eae0:	add	x29, sp, #0x110
  40eae4:	cbz	x1, 40ecb4 <ferror@plt+0xc3b4>
  40eae8:	ldrh	w8, [x0, #6]
  40eaec:	mov	x19, x0
  40eaf0:	cbz	w8, 40ecb4 <ferror@plt+0xc3b4>
  40eaf4:	ldrsh	w20, [x19, #4]
  40eaf8:	cmp	w20, #0x1
  40eafc:	b.lt	40ecb4 <ferror@plt+0xc3b4>  // b.tstop
  40eb00:	ldrh	w9, [x1], #4
  40eb04:	mov	w0, #0xffffffff            	// #-1
  40eb08:	sub	w9, w9, #0x6
  40eb0c:	ror	w9, w9, #1
  40eb10:	cmp	w9, #0x7
  40eb14:	b.hi	40ecb8 <ferror@plt+0xc3b8>  // b.pmore
  40eb18:	adrp	x10, 41a000 <ferror@plt+0x17700>
  40eb1c:	add	x10, x10, #0xe31
  40eb20:	adr	x11, 40eb30 <ferror@plt+0xc230>
  40eb24:	ldrb	w12, [x10, x9]
  40eb28:	add	x11, x11, x12, lsl #2
  40eb2c:	br	x11
  40eb30:	mov	w9, #0xc                   	// #12
  40eb34:	mov	w10, #0x2                   	// #2
  40eb38:	strh	w9, [sp, #14]
  40eb3c:	strh	w10, [sp, #10]
  40eb40:	ldrh	w10, [x1]
  40eb44:	strh	w10, [sp, #16]
  40eb48:	cmp	w9, w8
  40eb4c:	b.ne	40ec64 <ferror@plt+0xc364>  // b.any
  40eb50:	b	40ebc4 <ferror@plt+0xc2c4>
  40eb54:	mov	w9, #0x2                   	// #2
  40eb58:	mov	w10, #0x4                   	// #4
  40eb5c:	strh	w9, [sp, #14]
  40eb60:	strh	w10, [sp, #10]
  40eb64:	ldr	w10, [x1]
  40eb68:	str	w10, [sp, #16]
  40eb6c:	cmp	w9, w8
  40eb70:	b.ne	40ec64 <ferror@plt+0xc364>  // b.any
  40eb74:	b	40ebc4 <ferror@plt+0xc2c4>
  40eb78:	mov	w9, #0x4                   	// #4
  40eb7c:	mov	w10, #0xa                   	// #10
  40eb80:	strh	w9, [sp, #14]
  40eb84:	strh	w10, [sp, #10]
  40eb88:	ldrh	w10, [x1, #8]
  40eb8c:	ldr	x11, [x1]
  40eb90:	strh	w10, [sp, #24]
  40eb94:	str	x11, [sp, #16]
  40eb98:	cmp	w9, w8
  40eb9c:	b.eq	40ebc4 <ferror@plt+0xc2c4>  // b.none
  40eba0:	b	40ec64 <ferror@plt+0xc364>
  40eba4:	mov	w9, #0xa                   	// #10
  40eba8:	mov	w10, #0x10                  	// #16
  40ebac:	strh	w9, [sp, #14]
  40ebb0:	strh	w10, [sp, #10]
  40ebb4:	ldr	q0, [x1]
  40ebb8:	stur	q0, [sp, #16]
  40ebbc:	cmp	w9, w8
  40ebc0:	b.ne	40ec64 <ferror@plt+0xc364>  // b.any
  40ebc4:	and	w8, w8, #0xf
  40ebc8:	and	x9, x20, #0xffff
  40ebcc:	mov	w10, #0xffff                	// #65535
  40ebd0:	cmp	w8, #0xa
  40ebd4:	strh	w10, [sp, #12]
  40ebd8:	strh	wzr, [sp, #8]
  40ebdc:	b.eq	40ec00 <ferror@plt+0xc300>  // b.none
  40ebe0:	cmp	w8, #0x2
  40ebe4:	b.ne	40ec44 <ferror@plt+0xc344>  // b.any
  40ebe8:	ldr	w8, [sp, #16]
  40ebec:	cbz	w8, 40ec3c <ferror@plt+0xc33c>
  40ebf0:	and	w8, w8, #0xf0
  40ebf4:	cmp	w8, #0xe0
  40ebf8:	b.eq	40ec14 <ferror@plt+0xc314>  // b.none
  40ebfc:	b	40ec34 <ferror@plt+0xc334>
  40ec00:	ldr	w8, [sp, #16]
  40ec04:	cbz	w8, 40ec1c <ferror@plt+0xc31c>
  40ec08:	mvn	w8, w8
  40ec0c:	tst	w8, #0xff
  40ec10:	b.ne	40ec34 <ferror@plt+0xc334>  // b.any
  40ec14:	mov	w8, #0xa                   	// #10
  40ec18:	b	40ec40 <ferror@plt+0xc340>
  40ec1c:	ldr	w8, [sp, #20]
  40ec20:	cbnz	w8, 40ec34 <ferror@plt+0xc334>
  40ec24:	ldr	w8, [sp, #24]
  40ec28:	cbnz	w8, 40ec34 <ferror@plt+0xc334>
  40ec2c:	ldr	w8, [sp, #28]
  40ec30:	cbz	w8, 40ec3c <ferror@plt+0xc33c>
  40ec34:	mov	w8, #0x2                   	// #2
  40ec38:	b	40ec40 <ferror@plt+0xc340>
  40ec3c:	mov	w8, #0x6                   	// #6
  40ec40:	strh	w8, [sp, #8]
  40ec44:	lsr	x21, x9, #5
  40ec48:	cbz	w21, 40ec6c <ferror@plt+0xc36c>
  40ec4c:	add	x8, sp, #0x8
  40ec50:	add	x1, x19, #0x8
  40ec54:	add	x0, x8, #0x8
  40ec58:	lsl	x2, x21, #2
  40ec5c:	bl	4024d0 <bcmp@plt>
  40ec60:	cbz	w0, 40ec6c <ferror@plt+0xc36c>
  40ec64:	mov	w0, #0xffffffff            	// #-1
  40ec68:	b	40ecb8 <ferror@plt+0xc3b8>
  40ec6c:	and	w8, w20, #0xffff
  40ec70:	and	w8, w8, #0x1f
  40ec74:	cbz	w8, 40ecb4 <ferror@plt+0xc3b4>
  40ec78:	lsl	x9, x21, #2
  40ec7c:	add	x10, sp, #0x8
  40ec80:	add	x10, x10, x9
  40ec84:	add	x9, x19, x9
  40ec88:	ldr	w10, [x10, #8]
  40ec8c:	ldr	w9, [x9, #8]
  40ec90:	neg	w8, w8
  40ec94:	mov	w11, #0xffffffff            	// #-1
  40ec98:	lsl	w8, w11, w8
  40ec9c:	rev	w8, w8
  40eca0:	eor	w9, w9, w10
  40eca4:	tst	w9, w8
  40eca8:	b.eq	40ecb4 <ferror@plt+0xc3b4>  // b.none
  40ecac:	mov	w0, #0x1                   	// #1
  40ecb0:	b	40ecb8 <ferror@plt+0xc3b8>
  40ecb4:	mov	w0, wzr
  40ecb8:	ldp	x20, x19, [sp, #304]
  40ecbc:	ldp	x28, x21, [sp, #288]
  40ecc0:	ldp	x29, x30, [sp, #272]
  40ecc4:	add	sp, sp, #0x140
  40ecc8:	ret
  40eccc:	stp	x29, x30, [sp, #-64]!
  40ecd0:	str	x28, [sp, #16]
  40ecd4:	stp	x22, x21, [sp, #32]
  40ecd8:	stp	x20, x19, [sp, #48]
  40ecdc:	mov	x29, sp
  40ece0:	sub	sp, sp, #0x400
  40ece4:	adrp	x0, 41b000 <ferror@plt+0x18700>
  40ece8:	add	x0, x0, #0x15d
  40ecec:	bl	402870 <getenv@plt>
  40ecf0:	cbz	x0, 40ed10 <ferror@plt+0xc410>
  40ecf4:	mov	w2, #0xa                   	// #10
  40ecf8:	mov	x1, xzr
  40ecfc:	bl	402600 <strtol@plt>
  40ed00:	cmp	w0, #0x0
  40ed04:	mov	w8, #0x64                  	// #100
  40ed08:	csel	w19, w8, w0, eq  // eq = none
  40ed0c:	b	40edb4 <ferror@plt+0xc4b4>
  40ed10:	adrp	x0, 41b000 <ferror@plt+0x18700>
  40ed14:	add	x0, x0, #0x160
  40ed18:	bl	402870 <getenv@plt>
  40ed1c:	cbz	x0, 40ed30 <ferror@plt+0xc430>
  40ed20:	adrp	x2, 419000 <ferror@plt+0x16700>
  40ed24:	mov	x3, x0
  40ed28:	add	x2, x2, #0xda9
  40ed2c:	b	40ed4c <ferror@plt+0xc44c>
  40ed30:	adrp	x0, 418000 <ferror@plt+0x15700>
  40ed34:	add	x0, x0, #0xded
  40ed38:	bl	402870 <getenv@plt>
  40ed3c:	cbz	x0, 40edd0 <ferror@plt+0xc4d0>
  40ed40:	adrp	x2, 41b000 <ferror@plt+0x18700>
  40ed44:	mov	x3, x0
  40ed48:	add	x2, x2, #0x170
  40ed4c:	mov	x0, sp
  40ed50:	mov	w1, #0x3ff                 	// #1023
  40ed54:	bl	4023a0 <snprintf@plt>
  40ed58:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40ed5c:	add	x1, x1, #0x93e
  40ed60:	mov	x0, sp
  40ed64:	bl	402720 <fopen64@plt>
  40ed68:	cbz	x0, 40edb0 <ferror@plt+0xc4b0>
  40ed6c:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40ed70:	add	x1, x1, #0x18f
  40ed74:	add	x2, x29, #0x1c
  40ed78:	add	x3, x29, #0x18
  40ed7c:	mov	x20, x0
  40ed80:	bl	402430 <__isoc99_fscanf@plt>
  40ed84:	ldp	w19, w22, [x29, #24]
  40ed88:	mov	w21, w0
  40ed8c:	mov	x0, x20
  40ed90:	bl	4023e0 <fclose@plt>
  40ed94:	cmp	w21, #0x2
  40ed98:	b.ne	40edb0 <ferror@plt+0xc4b0>  // b.any
  40ed9c:	mov	w8, #0x4240                	// #16960
  40eda0:	movk	w8, #0xf, lsl #16
  40eda4:	cmp	w22, w8
  40eda8:	b.ne	40edb0 <ferror@plt+0xc4b0>  // b.any
  40edac:	cbnz	w19, 40edb4 <ferror@plt+0xc4b4>
  40edb0:	mov	w19, #0x64                  	// #100
  40edb4:	mov	w0, w19
  40edb8:	add	sp, sp, #0x400
  40edbc:	ldp	x20, x19, [sp, #48]
  40edc0:	ldp	x22, x21, [sp, #32]
  40edc4:	ldr	x28, [sp, #16]
  40edc8:	ldp	x29, x30, [sp], #64
  40edcc:	ret
  40edd0:	adrp	x8, 41b000 <ferror@plt+0x18700>
  40edd4:	add	x8, x8, #0x17e
  40edd8:	ldr	q0, [x8]
  40eddc:	strb	wzr, [sp, #16]
  40ede0:	str	q0, [sp]
  40ede4:	b	40ed58 <ferror@plt+0xc458>
  40ede8:	stp	x29, x30, [sp, #-16]!
  40edec:	mov	w0, #0x2                   	// #2
  40edf0:	mov	x29, sp
  40edf4:	bl	402760 <sysconf@plt>
  40edf8:	ldp	x29, x30, [sp], #16
  40edfc:	ret
  40ee00:	sub	w9, w0, #0x2
  40ee04:	cmp	w9, #0x1a
  40ee08:	b.hi	40ee60 <ferror@plt+0xc560>  // b.pmore
  40ee0c:	adrp	x10, 41a000 <ferror@plt+0x17700>
  40ee10:	add	x10, x10, #0xe39
  40ee14:	adr	x11, 40ee28 <ferror@plt+0xc528>
  40ee18:	ldrb	w12, [x10, x9]
  40ee1c:	add	x11, x11, x12, lsl #2
  40ee20:	mov	x8, x2
  40ee24:	br	x11
  40ee28:	mov	x1, x8
  40ee2c:	mov	x2, x3
  40ee30:	mov	w3, w4
  40ee34:	b	4028e0 <inet_ntop@plt>
  40ee38:	ldrh	w9, [x8]
  40ee3c:	cmp	w9, #0xa
  40ee40:	b.eq	40ee90 <ferror@plt+0xc590>  // b.none
  40ee44:	cmp	w9, #0x2
  40ee48:	b.ne	40ee60 <ferror@plt+0xc560>  // b.any
  40ee4c:	add	x1, x8, #0x4
  40ee50:	mov	w0, #0x2                   	// #2
  40ee54:	mov	x2, x3
  40ee58:	mov	w3, w4
  40ee5c:	b	4028e0 <inet_ntop@plt>
  40ee60:	adrp	x0, 419000 <ferror@plt+0x16700>
  40ee64:	add	x0, x0, #0xdb7
  40ee68:	ret
  40ee6c:	mov	w2, #0xffff                	// #65535
  40ee70:	mov	x0, x8
  40ee74:	b	4126d8 <ferror@plt+0xfdd8>
  40ee78:	sxtw	x9, w4
  40ee7c:	mov	w0, #0x1c                  	// #28
  40ee80:	mov	x1, x8
  40ee84:	mov	x2, x3
  40ee88:	mov	x3, x9
  40ee8c:	b	413c10 <ferror@plt+0x11310>
  40ee90:	add	x1, x8, #0x8
  40ee94:	mov	w0, #0xa                   	// #10
  40ee98:	mov	x2, x3
  40ee9c:	mov	w3, w4
  40eea0:	b	4028e0 <inet_ntop@plt>
  40eea4:	adrp	x3, 433000 <stdin@@GLIBC_2.17+0x2238>
  40eea8:	add	x3, x3, #0xb60
  40eeac:	mov	w4, #0x100                 	// #256
  40eeb0:	b	40ee00 <ferror@plt+0xc500>
  40eeb4:	stp	x29, x30, [sp, #-32]!
  40eeb8:	adrp	x1, 418000 <ferror@plt+0x15700>
  40eebc:	add	x1, x1, #0xba4
  40eec0:	str	x19, [sp, #16]
  40eec4:	mov	x29, sp
  40eec8:	mov	x19, x0
  40eecc:	bl	4025e0 <strcmp@plt>
  40eed0:	cbz	w0, 40ef4c <ferror@plt+0xc64c>
  40eed4:	adrp	x1, 418000 <ferror@plt+0x15700>
  40eed8:	add	x1, x1, #0xba9
  40eedc:	mov	x0, x19
  40eee0:	bl	4025e0 <strcmp@plt>
  40eee4:	cbz	w0, 40ef5c <ferror@plt+0xc65c>
  40eee8:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40eeec:	add	x1, x1, #0x70b
  40eef0:	mov	x0, x19
  40eef4:	bl	4025e0 <strcmp@plt>
  40eef8:	cbz	w0, 40ef6c <ferror@plt+0xc66c>
  40eefc:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40ef00:	add	x1, x1, #0x1a2
  40ef04:	mov	x0, x19
  40ef08:	bl	4025e0 <strcmp@plt>
  40ef0c:	cbz	w0, 40ef7c <ferror@plt+0xc67c>
  40ef10:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40ef14:	add	x1, x1, #0x1a6
  40ef18:	mov	x0, x19
  40ef1c:	bl	4025e0 <strcmp@plt>
  40ef20:	cbz	w0, 40ef8c <ferror@plt+0xc68c>
  40ef24:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40ef28:	add	x1, x1, #0x1ab
  40ef2c:	mov	x0, x19
  40ef30:	bl	4025e0 <strcmp@plt>
  40ef34:	cmp	w0, #0x0
  40ef38:	mov	w8, #0x7                   	// #7
  40ef3c:	csel	w0, w8, wzr, eq  // eq = none
  40ef40:	ldr	x19, [sp, #16]
  40ef44:	ldp	x29, x30, [sp], #32
  40ef48:	ret
  40ef4c:	mov	w0, #0x2                   	// #2
  40ef50:	ldr	x19, [sp, #16]
  40ef54:	ldp	x29, x30, [sp], #32
  40ef58:	ret
  40ef5c:	mov	w0, #0xa                   	// #10
  40ef60:	ldr	x19, [sp, #16]
  40ef64:	ldp	x29, x30, [sp], #32
  40ef68:	ret
  40ef6c:	mov	w0, #0x11                  	// #17
  40ef70:	ldr	x19, [sp, #16]
  40ef74:	ldp	x29, x30, [sp], #32
  40ef78:	ret
  40ef7c:	mov	w0, #0x4                   	// #4
  40ef80:	ldr	x19, [sp, #16]
  40ef84:	ldp	x29, x30, [sp], #32
  40ef88:	ret
  40ef8c:	mov	w0, #0x1c                  	// #28
  40ef90:	ldr	x19, [sp, #16]
  40ef94:	ldp	x29, x30, [sp], #32
  40ef98:	ret
  40ef9c:	sub	w8, w0, #0x2
  40efa0:	cmp	w8, #0x1a
  40efa4:	b.hi	40efd4 <ferror@plt+0xc6d4>  // b.pmore
  40efa8:	adrp	x9, 41a000 <ferror@plt+0x17700>
  40efac:	add	x9, x9, #0xe54
  40efb0:	adr	x10, 40efc8 <ferror@plt+0xc6c8>
  40efb4:	ldrb	w11, [x9, x8]
  40efb8:	add	x10, x10, x11, lsl #2
  40efbc:	adrp	x0, 418000 <ferror@plt+0x15700>
  40efc0:	add	x0, x0, #0xba4
  40efc4:	br	x10
  40efc8:	adrp	x0, 41b000 <ferror@plt+0x18700>
  40efcc:	add	x0, x0, #0x1a2
  40efd0:	ret
  40efd4:	adrp	x0, 419000 <ferror@plt+0x16700>
  40efd8:	add	x0, x0, #0xdb7
  40efdc:	ret
  40efe0:	adrp	x0, 41b000 <ferror@plt+0x18700>
  40efe4:	add	x0, x0, #0x1ab
  40efe8:	ret
  40efec:	adrp	x0, 418000 <ferror@plt+0x15700>
  40eff0:	add	x0, x0, #0xba9
  40eff4:	ret
  40eff8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40effc:	add	x0, x0, #0x70b
  40f000:	ret
  40f004:	adrp	x0, 41b000 <ferror@plt+0x18700>
  40f008:	add	x0, x0, #0x1a6
  40f00c:	ret
  40f010:	sub	sp, sp, #0x70
  40f014:	stp	x29, x30, [sp, #16]
  40f018:	stp	x28, x27, [sp, #32]
  40f01c:	stp	x26, x25, [sp, #48]
  40f020:	stp	x24, x23, [sp, #64]
  40f024:	stp	x22, x21, [sp, #80]
  40f028:	stp	x20, x19, [sp, #96]
  40f02c:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40f030:	ldr	x8, [x8, #4064]
  40f034:	mov	x21, x2
  40f038:	mov	w22, w0
  40f03c:	add	x29, sp, #0x10
  40f040:	ldr	w8, [x8]
  40f044:	cbz	w8, 40f078 <ferror@plt+0xc778>
  40f048:	cmp	w1, #0x0
  40f04c:	b.le	40f080 <ferror@plt+0xc780>
  40f050:	cmp	w22, #0xa
  40f054:	mov	w12, w1
  40f058:	mov	w8, w1
  40f05c:	mov	w23, w22
  40f060:	mov	x24, x21
  40f064:	b.ne	40f11c <ferror@plt+0xc81c>  // b.any
  40f068:	ldr	w8, [x21]
  40f06c:	cbz	w8, 40f0c8 <ferror@plt+0xc7c8>
  40f070:	mov	w23, #0xa                   	// #10
  40f074:	b	40f0d4 <ferror@plt+0xc7d4>
  40f078:	mov	w2, w1
  40f07c:	b	40f274 <ferror@plt+0xc974>
  40f080:	sub	w8, w22, #0x2
  40f084:	cmp	w8, #0x1a
  40f088:	mov	w2, wzr
  40f08c:	b.hi	40f274 <ferror@plt+0xc974>  // b.pmore
  40f090:	adrp	x9, 41a000 <ferror@plt+0x17700>
  40f094:	add	x9, x9, #0xe6f
  40f098:	adr	x10, 40f068 <ferror@plt+0xc768>
  40f09c:	ldrb	w11, [x9, x8]
  40f0a0:	add	x10, x10, x11, lsl #2
  40f0a4:	mov	w12, #0x4                   	// #4
  40f0a8:	mov	w1, #0x10                  	// #16
  40f0ac:	mov	w8, #0x4                   	// #4
  40f0b0:	mov	w23, w22
  40f0b4:	mov	x24, x21
  40f0b8:	br	x10
  40f0bc:	mov	w12, #0x2                   	// #2
  40f0c0:	mov	w8, #0x2                   	// #2
  40f0c4:	b	40f0ec <ferror@plt+0xc7ec>
  40f0c8:	ldr	w8, [x21, #4]
  40f0cc:	mov	w23, #0xa                   	// #10
  40f0d0:	cbz	w8, 40f0f8 <ferror@plt+0xc7f8>
  40f0d4:	mov	w12, w1
  40f0d8:	mov	w8, w1
  40f0dc:	mov	x24, x21
  40f0e0:	b	40f11c <ferror@plt+0xc81c>
  40f0e4:	mov	w12, #0xa                   	// #10
  40f0e8:	mov	w8, #0xa                   	// #10
  40f0ec:	mov	w23, w22
  40f0f0:	mov	x24, x21
  40f0f4:	b	40f11c <ferror@plt+0xc81c>
  40f0f8:	ldr	w8, [x21, #8]
  40f0fc:	add	x9, x21, #0xc
  40f100:	mov	w10, #0x4                   	// #4
  40f104:	mov	w11, #0x2                   	// #2
  40f108:	cmn	w8, #0x10, lsl #12
  40f10c:	csel	w8, w10, w1, eq  // eq = none
  40f110:	csel	w23, w11, w23, eq  // eq = none
  40f114:	csel	x24, x9, x21, eq  // eq = none
  40f118:	mov	w12, w1
  40f11c:	mov	w25, w8
  40f120:	add	x8, x24, x25
  40f124:	ldur	w8, [x8, #-4]
  40f128:	mov	w9, #0xff01                	// #65281
  40f12c:	movk	w9, #0xff00, lsl #16
  40f130:	adrp	x28, 433000 <stdin@@GLIBC_2.17+0x2238>
  40f134:	mul	x9, x8, x9
  40f138:	lsr	x9, x9, #40
  40f13c:	add	w9, w9, w9, lsl #8
  40f140:	sub	w19, w8, w9
  40f144:	add	x28, x28, #0xd60
  40f148:	add	x8, x28, w19, uxtw #3
  40f14c:	ldr	x20, [x8, #8]
  40f150:	mov	w27, w4
  40f154:	str	w12, [sp, #4]
  40f158:	str	x3, [sp, #8]
  40f15c:	cbz	x20, 40f1a0 <ferror@plt+0xc8a0>
  40f160:	mov	x26, x20
  40f164:	b	40f170 <ferror@plt+0xc870>
  40f168:	ldr	x26, [x26]
  40f16c:	cbz	x26, 40f1a0 <ferror@plt+0xc8a0>
  40f170:	ldrh	w8, [x26, #22]
  40f174:	cmp	w23, w8
  40f178:	b.ne	40f168 <ferror@plt+0xc868>  // b.any
  40f17c:	ldrh	w8, [x26, #18]
  40f180:	cmp	w25, w8
  40f184:	b.ne	40f168 <ferror@plt+0xc868>  // b.any
  40f188:	add	x0, x26, #0x18
  40f18c:	mov	x1, x24
  40f190:	mov	x2, x25
  40f194:	bl	4024d0 <bcmp@plt>
  40f198:	cbnz	w0, 40f168 <ferror@plt+0xc868>
  40f19c:	b	40f234 <ferror@plt+0xc934>
  40f1a0:	mov	w0, #0x118                 	// #280
  40f1a4:	bl	402400 <malloc@plt>
  40f1a8:	cbz	x0, 40f268 <ferror@plt+0xc968>
  40f1ac:	mov	x26, x0
  40f1b0:	strh	w23, [x0, #22]
  40f1b4:	strh	w25, [x0, #18]
  40f1b8:	str	xzr, [x0, #8]
  40f1bc:	add	x0, x0, #0x18
  40f1c0:	mov	x1, x24
  40f1c4:	mov	x2, x25
  40f1c8:	bl	402220 <memcpy@plt>
  40f1cc:	add	x8, x28, x19, lsl #3
  40f1d0:	str	x26, [x8, #8]
  40f1d4:	ldr	w8, [x28]
  40f1d8:	str	x20, [x26]
  40f1dc:	add	w9, w8, #0x1
  40f1e0:	str	w9, [x28]
  40f1e4:	cbnz	w8, 40f1f0 <ferror@plt+0xc8f0>
  40f1e8:	mov	w0, #0x1                   	// #1
  40f1ec:	bl	4022d0 <sethostent@plt>
  40f1f0:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40f1f4:	ldr	x8, [x8, #4016]
  40f1f8:	ldr	x0, [x8]
  40f1fc:	bl	4026f0 <fflush@plt>
  40f200:	mov	x0, x24
  40f204:	mov	w1, w25
  40f208:	mov	w2, w23
  40f20c:	bl	402630 <gethostbyaddr@plt>
  40f210:	cbz	x0, 40f234 <ferror@plt+0xc934>
  40f214:	ldr	x0, [x0]
  40f218:	bl	402510 <strdup@plt>
  40f21c:	str	x0, [x26, #8]
  40f220:	ldr	x3, [sp, #8]
  40f224:	ldr	w2, [sp, #4]
  40f228:	mov	w4, w27
  40f22c:	cbnz	x0, 40f248 <ferror@plt+0xc948>
  40f230:	b	40f274 <ferror@plt+0xc974>
  40f234:	ldr	x0, [x26, #8]
  40f238:	ldr	x3, [sp, #8]
  40f23c:	ldr	w2, [sp, #4]
  40f240:	mov	w4, w27
  40f244:	cbz	x0, 40f274 <ferror@plt+0xc974>
  40f248:	ldp	x20, x19, [sp, #96]
  40f24c:	ldp	x22, x21, [sp, #80]
  40f250:	ldp	x24, x23, [sp, #64]
  40f254:	ldp	x26, x25, [sp, #48]
  40f258:	ldp	x28, x27, [sp, #32]
  40f25c:	ldp	x29, x30, [sp, #16]
  40f260:	add	sp, sp, #0x70
  40f264:	ret
  40f268:	ldr	w2, [sp, #4]
  40f26c:	ldr	x3, [sp, #8]
  40f270:	mov	w4, w27
  40f274:	mov	w0, w22
  40f278:	mov	w1, w2
  40f27c:	mov	x2, x21
  40f280:	ldp	x20, x19, [sp, #96]
  40f284:	ldp	x22, x21, [sp, #80]
  40f288:	ldp	x24, x23, [sp, #64]
  40f28c:	ldp	x26, x25, [sp, #48]
  40f290:	ldp	x28, x27, [sp, #32]
  40f294:	ldp	x29, x30, [sp, #16]
  40f298:	add	sp, sp, #0x70
  40f29c:	b	40ee00 <ferror@plt+0xc500>
  40f2a0:	adrp	x3, 433000 <stdin@@GLIBC_2.17+0x2238>
  40f2a4:	add	x3, x3, #0xc60
  40f2a8:	mov	w4, #0x100                 	// #256
  40f2ac:	b	40f010 <ferror@plt+0xc710>
  40f2b0:	stp	x29, x30, [sp, #-80]!
  40f2b4:	stp	x20, x19, [sp, #64]
  40f2b8:	mov	x19, x2
  40f2bc:	cmp	w3, #0x3
  40f2c0:	str	x25, [sp, #16]
  40f2c4:	stp	x24, x23, [sp, #32]
  40f2c8:	stp	x22, x21, [sp, #48]
  40f2cc:	mov	x29, sp
  40f2d0:	b.lt	40f324 <ferror@plt+0xca24>  // b.tstop
  40f2d4:	cmp	w1, #0x1
  40f2d8:	b.lt	40f324 <ferror@plt+0xca24>  // b.tstop
  40f2dc:	adrp	x22, 41b000 <ferror@plt+0x18700>
  40f2e0:	mov	w20, w3
  40f2e4:	mov	x21, x0
  40f2e8:	mov	x24, xzr
  40f2ec:	mov	w25, w1
  40f2f0:	add	x22, x22, #0x68f
  40f2f4:	mov	x23, x19
  40f2f8:	ldrb	w2, [x21, x24]
  40f2fc:	mov	x0, x23
  40f300:	mov	x1, x22
  40f304:	bl	402320 <sprintf@plt>
  40f308:	cmp	w20, #0x5
  40f30c:	b.lt	40f324 <ferror@plt+0xca24>  // b.tstop
  40f310:	add	x24, x24, #0x1
  40f314:	add	x23, x23, #0x2
  40f318:	cmp	x24, x25
  40f31c:	sub	w20, w20, #0x2
  40f320:	b.cc	40f2f8 <ferror@plt+0xc9f8>  // b.lo, b.ul, b.last
  40f324:	mov	x0, x19
  40f328:	ldp	x20, x19, [sp, #64]
  40f32c:	ldp	x22, x21, [sp, #48]
  40f330:	ldp	x24, x23, [sp, #32]
  40f334:	ldr	x25, [sp, #16]
  40f338:	ldp	x29, x30, [sp], #80
  40f33c:	ret
  40f340:	sub	sp, sp, #0x50
  40f344:	stp	x29, x30, [sp, #16]
  40f348:	stp	x24, x23, [sp, #32]
  40f34c:	stp	x22, x21, [sp, #48]
  40f350:	stp	x20, x19, [sp, #64]
  40f354:	add	x29, sp, #0x10
  40f358:	mov	x20, x3
  40f35c:	mov	w22, w2
  40f360:	mov	x19, x1
  40f364:	mov	x21, x0
  40f368:	bl	402250 <strlen@plt>
  40f36c:	tbnz	w0, #0, 40f3f4 <ferror@plt+0xcaf4>
  40f370:	cbz	w22, 40f3fc <ferror@plt+0xcafc>
  40f374:	mov	x23, xzr
  40f378:	mov	w24, w22
  40f37c:	mov	x0, x21
  40f380:	bl	402250 <strlen@plt>
  40f384:	cmp	x0, #0x2
  40f388:	b.cc	40f400 <ferror@plt+0xcb00>  // b.lo, b.ul, b.last
  40f38c:	add	x0, sp, #0x4
  40f390:	mov	w2, #0x2                   	// #2
  40f394:	mov	x1, x21
  40f398:	bl	402800 <strncpy@plt>
  40f39c:	strb	wzr, [sp, #6]
  40f3a0:	bl	402860 <__errno_location@plt>
  40f3a4:	mov	x22, x0
  40f3a8:	str	wzr, [x0]
  40f3ac:	add	x0, sp, #0x4
  40f3b0:	add	x1, sp, #0x8
  40f3b4:	mov	w2, #0x10                  	// #16
  40f3b8:	bl	402240 <strtoul@plt>
  40f3bc:	ldr	w8, [x22]
  40f3c0:	cbnz	w8, 40f3f4 <ferror@plt+0xcaf4>
  40f3c4:	cmp	w0, #0xff
  40f3c8:	b.hi	40f3f4 <ferror@plt+0xcaf4>  // b.pmore
  40f3cc:	ldr	x8, [sp, #8]
  40f3d0:	ldrb	w8, [x8]
  40f3d4:	cbnz	w8, 40f3f4 <ferror@plt+0xcaf4>
  40f3d8:	strb	w0, [x19, x23]
  40f3dc:	add	x23, x23, #0x1
  40f3e0:	cmp	x24, x23
  40f3e4:	add	x21, x21, #0x2
  40f3e8:	b.ne	40f37c <ferror@plt+0xca7c>  // b.any
  40f3ec:	mov	w23, w24
  40f3f0:	b	40f400 <ferror@plt+0xcb00>
  40f3f4:	mov	x19, xzr
  40f3f8:	b	40f408 <ferror@plt+0xcb08>
  40f3fc:	mov	w23, wzr
  40f400:	cbz	x20, 40f408 <ferror@plt+0xcb08>
  40f404:	str	w23, [x20]
  40f408:	mov	x0, x19
  40f40c:	ldp	x20, x19, [sp, #64]
  40f410:	ldp	x22, x21, [sp, #48]
  40f414:	ldp	x24, x23, [sp, #32]
  40f418:	ldp	x29, x30, [sp, #16]
  40f41c:	add	sp, sp, #0x50
  40f420:	ret
  40f424:	cmp	w2, #0x1
  40f428:	b.lt	40f4c8 <ferror@plt+0xcbc8>  // b.tstop
  40f42c:	mov	w8, w2
  40f430:	add	x9, x0, #0x1
  40f434:	ldurb	w10, [x9, #-1]
  40f438:	sub	w11, w10, #0x41
  40f43c:	cmp	w11, #0x5
  40f440:	b.hi	40f44c <ferror@plt+0xcb4c>  // b.pmore
  40f444:	sub	w10, w10, #0x37
  40f448:	b	40f46c <ferror@plt+0xcb6c>
  40f44c:	sub	w11, w10, #0x61
  40f450:	cmp	w11, #0x5
  40f454:	b.hi	40f460 <ferror@plt+0xcb60>  // b.pmore
  40f458:	sub	w10, w10, #0x57
  40f45c:	b	40f46c <ferror@plt+0xcb6c>
  40f460:	sub	w10, w10, #0x30
  40f464:	cmp	w10, #0x9
  40f468:	b.hi	40f4d0 <ferror@plt+0xcbd0>  // b.pmore
  40f46c:	tbnz	w10, #31, 40f4d0 <ferror@plt+0xcbd0>
  40f470:	lsl	w10, w10, #4
  40f474:	strb	w10, [x1]
  40f478:	ldrb	w11, [x9]
  40f47c:	sub	w12, w11, #0x41
  40f480:	cmp	w12, #0x5
  40f484:	b.hi	40f490 <ferror@plt+0xcb90>  // b.pmore
  40f488:	sub	w11, w11, #0x37
  40f48c:	b	40f4b0 <ferror@plt+0xcbb0>
  40f490:	sub	w12, w11, #0x61
  40f494:	cmp	w12, #0x5
  40f498:	b.hi	40f4a4 <ferror@plt+0xcba4>  // b.pmore
  40f49c:	sub	w11, w11, #0x57
  40f4a0:	b	40f4b0 <ferror@plt+0xcbb0>
  40f4a4:	sub	w11, w11, #0x30
  40f4a8:	cmp	w11, #0x9
  40f4ac:	b.hi	40f4d0 <ferror@plt+0xcbd0>  // b.pmore
  40f4b0:	tbnz	w11, #31, 40f4d0 <ferror@plt+0xcbd0>
  40f4b4:	orr	w10, w10, w11
  40f4b8:	subs	x8, x8, #0x1
  40f4bc:	strb	w10, [x1], #1
  40f4c0:	add	x9, x9, #0x2
  40f4c4:	b.ne	40f434 <ferror@plt+0xcb34>  // b.any
  40f4c8:	mov	w0, wzr
  40f4cc:	ret
  40f4d0:	mov	w0, #0xffffffff            	// #-1
  40f4d4:	ret
  40f4d8:	stp	x29, x30, [sp, #-48]!
  40f4dc:	stp	x22, x21, [sp, #16]
  40f4e0:	mov	x21, x0
  40f4e4:	stp	x20, x19, [sp, #32]
  40f4e8:	mov	x19, x2
  40f4ec:	rev	w8, w21
  40f4f0:	adrp	x2, 41b000 <ferror@plt+0x18700>
  40f4f4:	adrp	x4, 419000 <ferror@plt+0x16700>
  40f4f8:	mov	x20, x1
  40f4fc:	lsr	w3, w8, #16
  40f500:	add	x2, x2, #0x1b2
  40f504:	add	x4, x4, #0xb80
  40f508:	mov	x0, x1
  40f50c:	mov	x1, x19
  40f510:	mov	x29, sp
  40f514:	bl	4023a0 <snprintf@plt>
  40f518:	tbnz	w0, #31, 40f5a8 <ferror@plt+0xcca8>
  40f51c:	ubfx	x8, x21, #16, #16
  40f520:	mov	w22, w0
  40f524:	adrp	x2, 41b000 <ferror@plt+0x18700>
  40f528:	adrp	x4, 419000 <ferror@plt+0x16700>
  40f52c:	rev16	w3, w8
  40f530:	add	x0, x20, x22
  40f534:	sub	x1, x19, x22
  40f538:	add	x2, x2, #0x1b2
  40f53c:	add	x4, x4, #0xb80
  40f540:	bl	4023a0 <snprintf@plt>
  40f544:	tbnz	w0, #31, 40f5a8 <ferror@plt+0xcca8>
  40f548:	lsr	x8, x21, #32
  40f54c:	add	x22, x22, w0, uxtw
  40f550:	rev	w8, w8
  40f554:	adrp	x2, 41b000 <ferror@plt+0x18700>
  40f558:	adrp	x4, 419000 <ferror@plt+0x16700>
  40f55c:	add	x0, x20, x22
  40f560:	lsr	w3, w8, #16
  40f564:	sub	x1, x19, x22
  40f568:	add	x2, x2, #0x1b2
  40f56c:	add	x4, x4, #0xb80
  40f570:	bl	4023a0 <snprintf@plt>
  40f574:	tbnz	w0, #31, 40f5a8 <ferror@plt+0xcca8>
  40f578:	lsr	x8, x21, #48
  40f57c:	add	x21, x22, w0, uxtw
  40f580:	adrp	x2, 41b000 <ferror@plt+0x18700>
  40f584:	adrp	x4, 419000 <ferror@plt+0x16700>
  40f588:	rev16	w3, w8
  40f58c:	add	x0, x20, x21
  40f590:	sub	x1, x19, x21
  40f594:	add	x2, x2, #0x1b2
  40f598:	add	x4, x4, #0xd3b
  40f59c:	bl	4023a0 <snprintf@plt>
  40f5a0:	tbnz	w0, #31, 40f5a8 <ferror@plt+0xcca8>
  40f5a4:	add	w0, w0, w21
  40f5a8:	ldp	x20, x19, [sp, #32]
  40f5ac:	ldp	x22, x21, [sp, #16]
  40f5b0:	ldp	x29, x30, [sp], #48
  40f5b4:	ret
  40f5b8:	stp	x29, x30, [sp, #-64]!
  40f5bc:	stp	x24, x23, [sp, #16]
  40f5c0:	stp	x22, x21, [sp, #32]
  40f5c4:	stp	x20, x19, [sp, #48]
  40f5c8:	mov	x29, sp
  40f5cc:	cbz	x1, 40f644 <ferror@plt+0xcd44>
  40f5d0:	mov	x19, x2
  40f5d4:	mov	x20, x1
  40f5d8:	mov	x21, x0
  40f5dc:	bl	4025f0 <__ctype_b_loc@plt>
  40f5e0:	adrp	x23, 41b000 <ferror@plt+0x18700>
  40f5e4:	mov	x22, x0
  40f5e8:	add	x23, x23, #0x1b7
  40f5ec:	b	40f608 <ferror@plt+0xcd08>
  40f5f0:	mov	x0, x23
  40f5f4:	mov	w1, w24
  40f5f8:	bl	402840 <printf@plt>
  40f5fc:	subs	x20, x20, #0x1
  40f600:	add	x21, x21, #0x1
  40f604:	b.eq	40f644 <ferror@plt+0xcd44>  // b.none
  40f608:	ldrb	w24, [x21]
  40f60c:	cmp	x24, #0x5c
  40f610:	b.eq	40f5f0 <ferror@plt+0xccf0>  // b.none
  40f614:	ldr	x8, [x22]
  40f618:	ldrh	w8, [x8, x24, lsl #1]
  40f61c:	tbz	w8, #14, 40f5f0 <ferror@plt+0xccf0>
  40f620:	mov	x0, x19
  40f624:	mov	w1, w24
  40f628:	bl	4026a0 <strchr@plt>
  40f62c:	cbnz	x0, 40f5f0 <ferror@plt+0xccf0>
  40f630:	mov	w0, w24
  40f634:	bl	402880 <putchar@plt>
  40f638:	subs	x20, x20, #0x1
  40f63c:	add	x21, x21, #0x1
  40f640:	b.ne	40f608 <ferror@plt+0xcd08>  // b.any
  40f644:	ldp	x20, x19, [sp, #48]
  40f648:	ldp	x22, x21, [sp, #32]
  40f64c:	ldp	x24, x23, [sp, #16]
  40f650:	ldp	x29, x30, [sp], #64
  40f654:	ret
  40f658:	sub	sp, sp, #0x60
  40f65c:	stp	x29, x30, [sp, #64]
  40f660:	add	x29, sp, #0x40
  40f664:	stp	x20, x19, [sp, #80]
  40f668:	mov	x19, x0
  40f66c:	sub	x0, x29, #0x10
  40f670:	mov	x1, xzr
  40f674:	bl	402490 <gettimeofday@plt>
  40f678:	sub	x0, x29, #0x10
  40f67c:	bl	4023d0 <localtime@plt>
  40f680:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40f684:	ldr	x8, [x8, #4032]
  40f688:	mov	x3, x0
  40f68c:	ldr	w8, [x8]
  40f690:	cbz	w8, 40f6c0 <ferror@plt+0xcdc0>
  40f694:	adrp	x2, 41b000 <ferror@plt+0x18700>
  40f698:	add	x2, x2, #0x1bd
  40f69c:	add	x0, sp, #0x8
  40f6a0:	mov	w1, #0x28                  	// #40
  40f6a4:	bl	402360 <strftime@plt>
  40f6a8:	ldur	x3, [x29, #-8]
  40f6ac:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40f6b0:	add	x1, x1, #0x1cf
  40f6b4:	add	x2, sp, #0x8
  40f6b8:	mov	x0, x19
  40f6bc:	b	40f6ec <ferror@plt+0xcdec>
  40f6c0:	mov	x0, x3
  40f6c4:	bl	402780 <asctime@plt>
  40f6c8:	mov	x20, x0
  40f6cc:	bl	402250 <strlen@plt>
  40f6d0:	add	x8, x0, x20
  40f6d4:	sturb	wzr, [x8, #-1]
  40f6d8:	ldur	x3, [x29, #-8]
  40f6dc:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40f6e0:	add	x1, x1, #0x1db
  40f6e4:	mov	x0, x19
  40f6e8:	mov	x2, x20
  40f6ec:	bl	4028c0 <fprintf@plt>
  40f6f0:	ldp	x20, x19, [sp, #80]
  40f6f4:	ldp	x29, x30, [sp, #64]
  40f6f8:	mov	w0, wzr
  40f6fc:	add	sp, sp, #0x60
  40f700:	ret
  40f704:	sub	sp, sp, #0x70
  40f708:	stp	x29, x30, [sp, #64]
  40f70c:	stp	x22, x21, [sp, #80]
  40f710:	stp	x20, x19, [sp, #96]
  40f714:	ldr	x8, [x2, #40]
  40f718:	mov	x20, x1
  40f71c:	mov	x19, x0
  40f720:	add	x29, sp, #0x40
  40f724:	cbz	x8, 40f75c <ferror@plt+0xce5c>
  40f728:	ldr	w22, [x8, #4]
  40f72c:	cbz	w22, 40f764 <ferror@plt+0xce64>
  40f730:	ldr	x8, [x2, #296]
  40f734:	cbz	x8, 40f790 <ferror@plt+0xce90>
  40f738:	bl	413048 <ferror@plt+0x10748>
  40f73c:	tbz	w0, #0, 40f7dc <ferror@plt+0xcedc>
  40f740:	adrp	x2, 41b000 <ferror@plt+0x18700>
  40f744:	add	x2, x2, #0x1f3
  40f748:	mov	w0, #0x2                   	// #2
  40f74c:	mov	w1, #0x6                   	// #6
  40f750:	mov	x3, xzr
  40f754:	mov	w4, w22
  40f758:	bl	413170 <ferror@plt+0x10870>
  40f75c:	mov	w22, wzr
  40f760:	b	40f820 <ferror@plt+0xcf20>
  40f764:	bl	413048 <ferror@plt+0x10748>
  40f768:	tbz	w0, #0, 40f7f4 <ferror@plt+0xcef4>
  40f76c:	adrp	x2, 41a000 <ferror@plt+0x17700>
  40f770:	add	x2, x2, #0x70b
  40f774:	mov	w0, #0x2                   	// #2
  40f778:	mov	w1, #0x6                   	// #6
  40f77c:	mov	x3, xzr
  40f780:	mov	x4, xzr
  40f784:	bl	413864 <ferror@plt+0x10f64>
  40f788:	mov	w22, wzr
  40f78c:	b	40f820 <ferror@plt+0xcf20>
  40f790:	mov	w0, w22
  40f794:	bl	411c8c <ferror@plt+0xf38c>
  40f798:	mov	x21, x0
  40f79c:	bl	413048 <ferror@plt+0x10748>
  40f7a0:	tbz	w0, #0, 40f7c4 <ferror@plt+0xcec4>
  40f7a4:	adrp	x2, 41a000 <ferror@plt+0x17700>
  40f7a8:	add	x2, x2, #0x70b
  40f7ac:	mov	w0, #0x2                   	// #2
  40f7b0:	mov	w1, #0x6                   	// #6
  40f7b4:	mov	x3, xzr
  40f7b8:	mov	x4, x21
  40f7bc:	bl	41360c <ferror@plt+0x10d0c>
  40f7c0:	mov	x21, xzr
  40f7c4:	mov	w0, w22
  40f7c8:	bl	411eb0 <ferror@plt+0xf5b0>
  40f7cc:	mvn	w8, w0
  40f7d0:	and	w22, w8, #0x1
  40f7d4:	cbnz	x21, 40f800 <ferror@plt+0xcf00>
  40f7d8:	b	40f820 <ferror@plt+0xcf20>
  40f7dc:	mov	w0, w22
  40f7e0:	bl	411c50 <ferror@plt+0xf350>
  40f7e4:	mov	x21, x0
  40f7e8:	mov	w22, wzr
  40f7ec:	cbnz	x21, 40f800 <ferror@plt+0xcf00>
  40f7f0:	b	40f820 <ferror@plt+0xcf20>
  40f7f4:	adrp	x21, 41b000 <ferror@plt+0x18700>
  40f7f8:	mov	w22, wzr
  40f7fc:	add	x21, x21, #0x1fe
  40f800:	adrp	x2, 41b000 <ferror@plt+0x18700>
  40f804:	add	x2, x2, #0x203
  40f808:	mov	x0, sp
  40f80c:	mov	w1, #0x40                  	// #64
  40f810:	mov	x3, x20
  40f814:	mov	x4, x21
  40f818:	bl	4023a0 <snprintf@plt>
  40f81c:	mov	x20, sp
  40f820:	adrp	x2, 41b000 <ferror@plt+0x18700>
  40f824:	add	x2, x2, #0x209
  40f828:	mov	w0, #0x4                   	// #4
  40f82c:	mov	w1, wzr
  40f830:	mov	x3, x19
  40f834:	mov	x4, x20
  40f838:	bl	41360c <ferror@plt+0x10d0c>
  40f83c:	mov	w0, w22
  40f840:	ldp	x20, x19, [sp, #96]
  40f844:	ldp	x22, x21, [sp, #80]
  40f848:	ldp	x29, x30, [sp, #64]
  40f84c:	add	sp, sp, #0x70
  40f850:	ret
  40f854:	sub	sp, sp, #0x70
  40f858:	stp	x22, x21, [sp, #80]
  40f85c:	mov	x21, x2
  40f860:	mov	w2, #0xa                   	// #10
  40f864:	mov	x3, x21
  40f868:	stp	x29, x30, [sp, #16]
  40f86c:	stp	x28, x27, [sp, #32]
  40f870:	stp	x26, x25, [sp, #48]
  40f874:	stp	x24, x23, [sp, #64]
  40f878:	stp	x20, x19, [sp, #96]
  40f87c:	add	x29, sp, #0x10
  40f880:	mov	x19, x1
  40f884:	mov	x22, x0
  40f888:	bl	402890 <__getdelim@plt>
  40f88c:	mov	x20, x0
  40f890:	tbnz	x0, #63, 40f9e4 <ferror@plt+0xd0e4>
  40f894:	adrp	x28, 42c000 <ferror@plt+0x29700>
  40f898:	ldr	x28, [x28, #3992]
  40f89c:	mov	w1, #0x23                  	// #35
  40f8a0:	ldr	w8, [x28]
  40f8a4:	add	w8, w8, #0x1
  40f8a8:	str	w8, [x28]
  40f8ac:	ldr	x23, [x22]
  40f8b0:	mov	x0, x23
  40f8b4:	bl	4026a0 <strchr@plt>
  40f8b8:	cbz	x0, 40f8c4 <ferror@plt+0xcfc4>
  40f8bc:	strb	wzr, [x0]
  40f8c0:	ldr	x23, [x22]
  40f8c4:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40f8c8:	add	x1, x1, #0x210
  40f8cc:	mov	x0, x23
  40f8d0:	bl	4027d0 <strstr@plt>
  40f8d4:	cbz	x0, 40f9e4 <ferror@plt+0xd0e4>
  40f8d8:	adrp	x23, 41b000 <ferror@plt+0x18700>
  40f8dc:	mov	x25, x0
  40f8e0:	add	x23, x23, #0x210
  40f8e4:	add	x0, sp, #0x8
  40f8e8:	mov	x1, sp
  40f8ec:	mov	w2, #0xa                   	// #10
  40f8f0:	mov	x3, x21
  40f8f4:	stp	xzr, xzr, [sp]
  40f8f8:	bl	402890 <__getdelim@plt>
  40f8fc:	mov	x24, x0
  40f900:	tbnz	x0, #63, 40f994 <ferror@plt+0xd094>
  40f904:	ldr	w8, [x28]
  40f908:	mov	w1, #0x23                  	// #35
  40f90c:	add	w8, w8, #0x1
  40f910:	str	w8, [x28]
  40f914:	strb	wzr, [x25]
  40f918:	ldr	x25, [sp, #8]
  40f91c:	mov	x0, x25
  40f920:	bl	4026a0 <strchr@plt>
  40f924:	cbz	x0, 40f930 <ferror@plt+0xd030>
  40f928:	strb	wzr, [x0]
  40f92c:	ldr	x25, [sp, #8]
  40f930:	ldr	x26, [x22]
  40f934:	mov	x0, x26
  40f938:	bl	402250 <strlen@plt>
  40f93c:	mov	x27, x0
  40f940:	mov	x0, x25
  40f944:	bl	402250 <strlen@plt>
  40f948:	add	x8, x27, x0
  40f94c:	add	x1, x8, #0x1
  40f950:	mov	x0, x26
  40f954:	str	x1, [x19]
  40f958:	bl	4024f0 <realloc@plt>
  40f95c:	str	x0, [x22]
  40f960:	cbz	x0, 40f9bc <ferror@plt+0xd0bc>
  40f964:	ldr	x1, [sp, #8]
  40f968:	add	x8, x20, x24
  40f96c:	sub	x20, x8, #0x2
  40f970:	bl	402460 <strcat@plt>
  40f974:	ldr	x0, [sp, #8]
  40f978:	bl	402650 <free@plt>
  40f97c:	ldr	x0, [x22]
  40f980:	mov	x1, x23
  40f984:	bl	4027d0 <strstr@plt>
  40f988:	mov	x25, x0
  40f98c:	cbnz	x0, 40f8e4 <ferror@plt+0xcfe4>
  40f990:	b	40f9e4 <ferror@plt+0xd0e4>
  40f994:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40f998:	ldr	x8, [x8, #3984]
  40f99c:	adrp	x0, 41b000 <ferror@plt+0x18700>
  40f9a0:	add	x0, x0, #0x213
  40f9a4:	mov	w1, #0x1a                  	// #26
  40f9a8:	ldr	x3, [x8]
  40f9ac:	mov	w2, #0x1                   	// #1
  40f9b0:	bl	4026c0 <fwrite@plt>
  40f9b4:	mov	x20, x24
  40f9b8:	b	40f9e4 <ferror@plt+0xd0e4>
  40f9bc:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40f9c0:	ldr	x8, [x8, #3984]
  40f9c4:	adrp	x0, 41b000 <ferror@plt+0x18700>
  40f9c8:	add	x0, x0, #0x22e
  40f9cc:	mov	w1, #0xe                   	// #14
  40f9d0:	ldr	x3, [x8]
  40f9d4:	mov	w2, #0x1                   	// #1
  40f9d8:	bl	4026c0 <fwrite@plt>
  40f9dc:	str	xzr, [x19]
  40f9e0:	mov	x20, #0xffffffffffffffff    	// #-1
  40f9e4:	mov	x0, x20
  40f9e8:	ldp	x20, x19, [sp, #96]
  40f9ec:	ldp	x22, x21, [sp, #80]
  40f9f0:	ldp	x24, x23, [sp, #64]
  40f9f4:	ldp	x26, x25, [sp, #48]
  40f9f8:	ldp	x28, x27, [sp, #32]
  40f9fc:	ldp	x29, x30, [sp, #16]
  40fa00:	add	sp, sp, #0x70
  40fa04:	ret
  40fa08:	stp	x29, x30, [sp, #-64]!
  40fa0c:	stp	x24, x23, [sp, #16]
  40fa10:	stp	x22, x21, [sp, #32]
  40fa14:	stp	x20, x19, [sp, #48]
  40fa18:	ldrb	w8, [x0]
  40fa1c:	mov	x19, x1
  40fa20:	mov	x29, sp
  40fa24:	cbz	w8, 40facc <ferror@plt+0xd1cc>
  40fa28:	adrp	x21, 41a000 <ferror@plt+0x17700>
  40fa2c:	mov	x22, x0
  40fa30:	mov	w20, wzr
  40fa34:	sub	w23, w2, #0x1
  40fa38:	add	x21, x21, #0xe8a
  40fa3c:	b	40fa74 <ferror@plt+0xd174>
  40fa40:	mov	x0, x22
  40fa44:	mov	x1, x21
  40fa48:	add	w24, w20, #0x1
  40fa4c:	str	x22, [x19, w20, sxtw #3]
  40fa50:	bl	402820 <strcspn@plt>
  40fa54:	add	x0, x22, x0
  40fa58:	ldrb	w8, [x0]
  40fa5c:	mov	w20, w24
  40fa60:	cbz	w8, 40fad0 <ferror@plt+0xd1d0>
  40fa64:	mov	x22, x0
  40fa68:	ldrb	w8, [x22, #1]!
  40fa6c:	strb	wzr, [x0]
  40fa70:	cbz	w8, 40fad0 <ferror@plt+0xd1d0>
  40fa74:	mov	x0, x22
  40fa78:	mov	x1, x21
  40fa7c:	bl	402690 <strspn@plt>
  40fa80:	add	x22, x22, x0
  40fa84:	ldrb	w1, [x22]
  40fa88:	cbz	w1, 40fad0 <ferror@plt+0xd1d0>
  40fa8c:	cmp	w20, w23
  40fa90:	b.ge	40faec <ferror@plt+0xd1ec>  // b.tcont
  40fa94:	cmp	w1, #0x27
  40fa98:	b.eq	40faa4 <ferror@plt+0xd1a4>  // b.none
  40fa9c:	cmp	w1, #0x22
  40faa0:	b.ne	40fa40 <ferror@plt+0xd140>  // b.any
  40faa4:	add	x0, x22, #0x1
  40faa8:	str	x0, [x19, w20, sxtw #3]
  40faac:	bl	4026a0 <strchr@plt>
  40fab0:	cbz	x0, 40fb04 <ferror@plt+0xd204>
  40fab4:	add	w20, w20, #0x1
  40fab8:	mov	x22, x0
  40fabc:	ldrb	w8, [x22, #1]!
  40fac0:	strb	wzr, [x0]
  40fac4:	cbnz	w8, 40fa74 <ferror@plt+0xd174>
  40fac8:	b	40fad0 <ferror@plt+0xd1d0>
  40facc:	mov	w20, wzr
  40fad0:	str	xzr, [x19, w20, sxtw #3]
  40fad4:	mov	w0, w20
  40fad8:	ldp	x20, x19, [sp, #48]
  40fadc:	ldp	x22, x21, [sp, #32]
  40fae0:	ldp	x24, x23, [sp, #16]
  40fae4:	ldp	x29, x30, [sp], #64
  40fae8:	ret
  40faec:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40faf0:	ldr	x8, [x8, #3984]
  40faf4:	adrp	x0, 41b000 <ferror@plt+0x18700>
  40faf8:	add	x0, x0, #0x23d
  40fafc:	mov	w1, #0x1e                  	// #30
  40fb00:	b	40fb18 <ferror@plt+0xd218>
  40fb04:	adrp	x8, 42c000 <ferror@plt+0x29700>
  40fb08:	ldr	x8, [x8, #3984]
  40fb0c:	adrp	x0, 41b000 <ferror@plt+0x18700>
  40fb10:	add	x0, x0, #0x25c
  40fb14:	mov	w1, #0x1b                  	// #27
  40fb18:	ldr	x3, [x8]
  40fb1c:	mov	w2, #0x1                   	// #1
  40fb20:	bl	4026c0 <fwrite@plt>
  40fb24:	mov	w0, #0x1                   	// #1
  40fb28:	bl	402260 <exit@plt>
  40fb2c:	stp	x29, x30, [sp, #-48]!
  40fb30:	str	x21, [sp, #16]
  40fb34:	stp	x20, x19, [sp, #32]
  40fb38:	ldp	w8, w19, [x1, #16]
  40fb3c:	mov	x29, sp
  40fb40:	mov	x20, x0
  40fb44:	add	x0, x29, #0x18
  40fb48:	str	x8, [x29, #24]
  40fb4c:	bl	4023d0 <localtime@plt>
  40fb50:	bl	402780 <asctime@plt>
  40fb54:	mov	x21, x0
  40fb58:	bl	402250 <strlen@plt>
  40fb5c:	adrp	x1, 41b000 <ferror@plt+0x18700>
  40fb60:	add	x8, x0, x21
  40fb64:	add	x1, x1, #0x278
  40fb68:	mov	x0, x20
  40fb6c:	mov	x2, x21
  40fb70:	mov	x3, x19
  40fb74:	sturb	wzr, [x8, #-1]
  40fb78:	bl	4028c0 <fprintf@plt>
  40fb7c:	ldp	x20, x19, [sp, #32]
  40fb80:	ldr	x21, [sp, #16]
  40fb84:	ldp	x29, x30, [sp], #48
  40fb88:	ret
  40fb8c:	stp	x29, x30, [sp, #-32]!
  40fb90:	str	x19, [sp, #16]
  40fb94:	mov	x19, x1
  40fb98:	adrp	x1, 419000 <ferror@plt+0x16700>
  40fb9c:	mov	w2, w0
  40fba0:	add	x1, x1, #0xd01
  40fba4:	mov	x0, x19
  40fba8:	mov	x29, sp
  40fbac:	bl	402320 <sprintf@plt>
  40fbb0:	mov	x0, x19
  40fbb4:	ldr	x19, [sp, #16]
  40fbb8:	ldp	x29, x30, [sp], #32
  40fbbc:	ret
  40fbc0:	stp	x29, x30, [sp, #-48]!
  40fbc4:	stp	x20, x19, [sp, #32]
  40fbc8:	mov	x19, x0
  40fbcc:	mov	x0, x1
  40fbd0:	str	x21, [sp, #16]
  40fbd4:	mov	x29, sp
  40fbd8:	mov	x20, x1
  40fbdc:	bl	402250 <strlen@plt>
  40fbe0:	cmp	x0, #0x17
  40fbe4:	b.ne	40fe34 <ferror@plt+0xd534>  // b.any
  40fbe8:	mov	x21, x20
  40fbec:	ldrb	w8, [x21, #2]!
  40fbf0:	cmp	w8, #0x3a
  40fbf4:	b.ne	40fe48 <ferror@plt+0xd548>  // b.any
  40fbf8:	ldrb	w8, [x20, #5]
  40fbfc:	cmp	w8, #0x3a
  40fc00:	b.ne	40fe48 <ferror@plt+0xd548>  // b.any
  40fc04:	ldrb	w8, [x20, #8]
  40fc08:	cmp	w8, #0x3a
  40fc0c:	b.ne	40fe48 <ferror@plt+0xd548>  // b.any
  40fc10:	ldrb	w8, [x20, #11]
  40fc14:	cmp	w8, #0x3a
  40fc18:	b.ne	40fe48 <ferror@plt+0xd548>  // b.any
  40fc1c:	ldrb	w8, [x20, #14]
  40fc20:	cmp	w8, #0x3a
  40fc24:	b.ne	40fe48 <ferror@plt+0xd548>  // b.any
  40fc28:	ldrb	w8, [x20, #17]
  40fc2c:	cmp	w8, #0x3a
  40fc30:	b.ne	40fe48 <ferror@plt+0xd548>  // b.any
  40fc34:	ldrb	w8, [x20, #20]
  40fc38:	cmp	w8, #0x3a
  40fc3c:	b.ne	40fe48 <ferror@plt+0xd548>  // b.any
  40fc40:	add	x1, x29, #0x18
  40fc44:	mov	w2, #0x10                  	// #16
  40fc48:	mov	x0, x20
  40fc4c:	str	xzr, [x19]
  40fc50:	bl	402240 <strtoul@plt>
  40fc54:	mov	x8, x0
  40fc58:	cmp	x0, #0xff
  40fc5c:	mov	w0, #0xffffffff            	// #-1
  40fc60:	b.hi	40fe38 <ferror@plt+0xd538>  // b.pmore
  40fc64:	ldr	x9, [x29, #24]
  40fc68:	cmp	x9, x21
  40fc6c:	b.ne	40fe38 <ferror@plt+0xd538>  // b.any
  40fc70:	ldr	x9, [x19]
  40fc74:	add	x0, x20, #0x3
  40fc78:	add	x1, x29, #0x18
  40fc7c:	mov	w2, #0x10                  	// #16
  40fc80:	orr	x8, x9, x8, lsl #56
  40fc84:	str	x8, [x19]
  40fc88:	bl	402240 <strtoul@plt>
  40fc8c:	mov	x8, x0
  40fc90:	cmp	x0, #0xff
  40fc94:	mov	w0, #0xffffffff            	// #-1
  40fc98:	b.hi	40fe38 <ferror@plt+0xd538>  // b.pmore
  40fc9c:	ldr	x9, [x29, #24]
  40fca0:	add	x10, x20, #0x5
  40fca4:	cmp	x9, x10
  40fca8:	b.ne	40fe38 <ferror@plt+0xd538>  // b.any
  40fcac:	ldr	x9, [x19]
  40fcb0:	add	x0, x20, #0x6
  40fcb4:	add	x1, x29, #0x18
  40fcb8:	mov	w2, #0x10                  	// #16
  40fcbc:	orr	x8, x9, x8, lsl #48
  40fcc0:	str	x8, [x19]
  40fcc4:	bl	402240 <strtoul@plt>
  40fcc8:	mov	x8, x0
  40fccc:	cmp	x0, #0xff
  40fcd0:	mov	w0, #0xffffffff            	// #-1
  40fcd4:	b.hi	40fe38 <ferror@plt+0xd538>  // b.pmore
  40fcd8:	ldr	x9, [x29, #24]
  40fcdc:	add	x10, x20, #0x8
  40fce0:	cmp	x9, x10
  40fce4:	b.ne	40fe38 <ferror@plt+0xd538>  // b.any
  40fce8:	ldr	x9, [x19]
  40fcec:	add	x0, x20, #0x9
  40fcf0:	add	x1, x29, #0x18
  40fcf4:	mov	w2, #0x10                  	// #16
  40fcf8:	orr	x8, x9, x8, lsl #40
  40fcfc:	str	x8, [x19]
  40fd00:	bl	402240 <strtoul@plt>
  40fd04:	mov	x8, x0
  40fd08:	cmp	x0, #0xff
  40fd0c:	mov	w0, #0xffffffff            	// #-1
  40fd10:	b.hi	40fe38 <ferror@plt+0xd538>  // b.pmore
  40fd14:	ldr	x9, [x29, #24]
  40fd18:	add	x10, x20, #0xb
  40fd1c:	cmp	x9, x10
  40fd20:	b.ne	40fe38 <ferror@plt+0xd538>  // b.any
  40fd24:	ldr	x9, [x19]
  40fd28:	add	x0, x20, #0xc
  40fd2c:	add	x1, x29, #0x18
  40fd30:	mov	w2, #0x10                  	// #16
  40fd34:	orr	x8, x9, x8, lsl #32
  40fd38:	str	x8, [x19]
  40fd3c:	bl	402240 <strtoul@plt>
  40fd40:	mov	x8, x0
  40fd44:	cmp	x0, #0xff
  40fd48:	mov	w0, #0xffffffff            	// #-1
  40fd4c:	b.hi	40fe38 <ferror@plt+0xd538>  // b.pmore
  40fd50:	ldr	x9, [x29, #24]
  40fd54:	add	x10, x20, #0xe
  40fd58:	cmp	x9, x10
  40fd5c:	b.ne	40fe38 <ferror@plt+0xd538>  // b.any
  40fd60:	ldr	x9, [x19]
  40fd64:	add	x0, x20, #0xf
  40fd68:	add	x1, x29, #0x18
  40fd6c:	mov	w2, #0x10                  	// #16
  40fd70:	orr	x8, x9, x8, lsl #24
  40fd74:	str	x8, [x19]
  40fd78:	bl	402240 <strtoul@plt>
  40fd7c:	mov	x8, x0
  40fd80:	cmp	x0, #0xff
  40fd84:	mov	w0, #0xffffffff            	// #-1
  40fd88:	b.hi	40fe38 <ferror@plt+0xd538>  // b.pmore
  40fd8c:	ldr	x9, [x29, #24]
  40fd90:	add	x10, x20, #0x11
  40fd94:	cmp	x9, x10
  40fd98:	b.ne	40fe38 <ferror@plt+0xd538>  // b.any
  40fd9c:	ldr	x9, [x19]
  40fda0:	add	x0, x20, #0x12
  40fda4:	add	x1, x29, #0x18
  40fda8:	mov	w2, #0x10                  	// #16
  40fdac:	orr	x8, x9, x8, lsl #16
  40fdb0:	str	x8, [x19]
  40fdb4:	bl	402240 <strtoul@plt>
  40fdb8:	mov	x8, x0
  40fdbc:	cmp	x0, #0xff
  40fdc0:	mov	w0, #0xffffffff            	// #-1
  40fdc4:	b.hi	40fe38 <ferror@plt+0xd538>  // b.pmore
  40fdc8:	ldr	x9, [x29, #24]
  40fdcc:	add	x10, x20, #0x14
  40fdd0:	cmp	x9, x10
  40fdd4:	b.ne	40fe38 <ferror@plt+0xd538>  // b.any
  40fdd8:	ldr	x9, [x19]
  40fddc:	add	x0, x20, #0x15
  40fde0:	add	x1, x29, #0x18
  40fde4:	mov	w2, #0x10                  	// #16
  40fde8:	orr	x8, x9, x8, lsl #8
  40fdec:	str	x8, [x19]
  40fdf0:	bl	402240 <strtoul@plt>
  40fdf4:	mov	x8, x0
  40fdf8:	cmp	x0, #0xff
  40fdfc:	mov	w0, #0xffffffff            	// #-1
  40fe00:	b.hi	40fe38 <ferror@plt+0xd538>  // b.pmore
  40fe04:	ldr	x9, [x29, #24]
  40fe08:	add	x10, x20, #0x17
  40fe0c:	cmp	x9, x10
  40fe10:	b.ne	40fe38 <ferror@plt+0xd538>  // b.any
  40fe14:	ldr	x9, [x19]
  40fe18:	mov	w0, wzr
  40fe1c:	orr	x8, x9, x8
  40fe20:	str	x8, [x19]
  40fe24:	ldp	x20, x19, [sp, #32]
  40fe28:	ldr	x21, [sp, #16]
  40fe2c:	ldp	x29, x30, [sp], #48
  40fe30:	ret
  40fe34:	mov	w0, #0xffffffff            	// #-1
  40fe38:	ldp	x20, x19, [sp, #32]
  40fe3c:	ldr	x21, [sp, #16]
  40fe40:	ldp	x29, x30, [sp], #48
  40fe44:	ret
  40fe48:	mov	w0, #0xffffffff            	// #-1
  40fe4c:	ldp	x20, x19, [sp, #32]
  40fe50:	ldr	x21, [sp, #16]
  40fe54:	ldp	x29, x30, [sp], #48
  40fe58:	ret
  40fe5c:	cmp	w0, #0x5
  40fe60:	mov	w0, w1
  40fe64:	b.ne	40fe7c <ferror@plt+0xd57c>  // b.any
  40fe68:	cmp	w0, #0x80
  40fe6c:	b.eq	40fe80 <ferror@plt+0xd580>  // b.none
  40fe70:	cmp	w0, #0x81
  40fe74:	b.ne	40fe7c <ferror@plt+0xd57c>  // b.any
  40fe78:	mov	w0, #0xa                   	// #10
  40fe7c:	ret
  40fe80:	mov	w0, #0x2                   	// #2
  40fe84:	ret
  40fe88:	stp	x29, x30, [sp, #-64]!
  40fe8c:	stp	x28, x23, [sp, #16]
  40fe90:	stp	x22, x21, [sp, #32]
  40fe94:	stp	x20, x19, [sp, #48]
  40fe98:	mov	x29, sp
  40fe9c:	sub	sp, sp, #0x9b0
  40fea0:	ldr	x23, [x1, #184]
  40fea4:	mov	x19, x0
  40fea8:	cbz	x23, 40fed8 <ferror@plt+0xd5d8>
  40feac:	mov	w20, #0xc0                  	// #192
  40feb0:	mov	x21, x19
  40feb4:	ldrh	w8, [x23]
  40feb8:	sub	x22, x8, #0x4
  40febc:	subs	w8, w20, w22
  40fec0:	b.le	40fef8 <ferror@plt+0xd5f8>
  40fec4:	add	x0, x21, x22
  40fec8:	sxtw	x2, w8
  40fecc:	mov	w1, wzr
  40fed0:	bl	402480 <memset@plt>
  40fed4:	b	40fefc <ferror@plt+0xd5fc>
  40fed8:	ldr	x23, [x1, #56]
  40fedc:	cbz	x23, 40ff9c <ferror@plt+0xd69c>
  40fee0:	sub	x21, x29, #0x60
  40fee4:	mov	w20, #0x60                  	// #96
  40fee8:	ldrh	w8, [x23]
  40feec:	sub	x22, x8, #0x4
  40fef0:	subs	w8, w20, w22
  40fef4:	b.gt	40fec4 <ferror@plt+0xd5c4>
  40fef8:	mov	x22, x20
  40fefc:	add	x1, x23, #0x4
  40ff00:	mov	x0, x21
  40ff04:	mov	x2, x22
  40ff08:	bl	402220 <memcpy@plt>
  40ff0c:	cmp	x21, x19
  40ff10:	b.eq	40ff80 <ferror@plt+0xd680>  // b.none
  40ff14:	add	x8, x21, #0x60
  40ff18:	add	x9, x21, #0x4
  40ff1c:	cmp	x8, x9
  40ff20:	csel	x9, x8, x9, hi  // hi = pmore
  40ff24:	mvn	x10, x21
  40ff28:	add	x9, x9, x10
  40ff2c:	lsr	x9, x9, #2
  40ff30:	cbz	x9, 40ff68 <ferror@plt+0xd668>
  40ff34:	add	x11, x9, #0x1
  40ff38:	and	x12, x11, #0x7ffffffffffffffe
  40ff3c:	add	x9, x19, x12, lsl #3
  40ff40:	add	x10, x21, x12, lsl #2
  40ff44:	mov	x13, x12
  40ff48:	ldr	d0, [x21], #8
  40ff4c:	subs	x13, x13, #0x2
  40ff50:	uxtl	v0.2d, v0.2s
  40ff54:	str	q0, [x19], #16
  40ff58:	b.ne	40ff48 <ferror@plt+0xd648>  // b.any
  40ff5c:	cmp	x11, x12
  40ff60:	b.ne	40ff70 <ferror@plt+0xd670>  // b.any
  40ff64:	b	40ff80 <ferror@plt+0xd680>
  40ff68:	mov	x9, x19
  40ff6c:	mov	x10, x21
  40ff70:	ldr	w11, [x10], #4
  40ff74:	cmp	x10, x8
  40ff78:	str	x11, [x9], #8
  40ff7c:	b.cc	40ff70 <ferror@plt+0xd670>  // b.lo, b.ul, b.last
  40ff80:	mov	w0, w20
  40ff84:	add	sp, sp, #0x9b0
  40ff88:	ldp	x20, x19, [sp, #48]
  40ff8c:	ldp	x22, x21, [sp, #32]
  40ff90:	ldp	x28, x23, [sp, #16]
  40ff94:	ldp	x29, x30, [sp], #64
  40ff98:	ret
  40ff9c:	ldr	x2, [x1, #96]
  40ffa0:	cbz	x2, 410024 <ferror@plt+0xd724>
  40ffa4:	ldrh	w8, [x2], #4
  40ffa8:	add	x0, sp, #0x8
  40ffac:	mov	w1, #0x128                 	// #296
  40ffb0:	sub	w3, w8, #0x4
  40ffb4:	bl	416c44 <ferror@plt+0x14344>
  40ffb8:	ldr	x8, [sp, #32]
  40ffbc:	cbz	x8, 41001c <ferror@plt+0xd71c>
  40ffc0:	movi	v0.2d, #0x0
  40ffc4:	stp	q0, q0, [x19, #160]
  40ffc8:	stp	q0, q0, [x19, #128]
  40ffcc:	stp	q0, q0, [x19, #96]
  40ffd0:	stp	q0, q0, [x19, #64]
  40ffd4:	stp	q0, q0, [x19, #32]
  40ffd8:	stp	q0, q0, [x19]
  40ffdc:	ldur	x9, [x8, #12]
  40ffe0:	str	x9, [x19]
  40ffe4:	ldur	x9, [x8, #20]
  40ffe8:	str	x9, [x19, #16]
  40ffec:	ldur	x9, [x8, #44]
  40fff0:	str	x9, [x19, #8]
  40fff4:	ldur	x9, [x8, #52]
  40fff8:	str	x9, [x19, #24]
  40fffc:	ldur	x9, [x8, #108]
  410000:	str	x9, [x19, #32]
  410004:	ldur	x9, [x8, #116]
  410008:	str	x9, [x19, #40]
  41000c:	ldur	x9, [x8, #188]
  410010:	str	x9, [x19, #64]
  410014:	ldur	x8, [x8, #252]
  410018:	str	x8, [x19, #104]
  41001c:	mov	w20, #0xc0                  	// #192
  410020:	b	40ff80 <ferror@plt+0xd680>
  410024:	mov	w20, #0xffffffff            	// #-1
  410028:	b	40ff80 <ferror@plt+0xd680>
  41002c:	stp	x29, x30, [sp, #-48]!
  410030:	stp	x20, x19, [sp, #32]
  410034:	mov	x19, x0
  410038:	mov	x0, x1
  41003c:	stp	x22, x21, [sp, #16]
  410040:	mov	x29, sp
  410044:	mov	x22, x2
  410048:	mov	x21, x1
  41004c:	bl	402250 <strlen@plt>
  410050:	mov	x20, x0
  410054:	cbz	x22, 410078 <ferror@plt+0xd778>
  410058:	sub	x8, x22, #0x1
  41005c:	cmp	x20, x8
  410060:	csel	x22, x20, x8, cc  // cc = lo, ul, last
  410064:	mov	x0, x19
  410068:	mov	x1, x21
  41006c:	mov	x2, x22
  410070:	bl	402220 <memcpy@plt>
  410074:	strb	wzr, [x19, x22]
  410078:	mov	x0, x20
  41007c:	ldp	x20, x19, [sp, #32]
  410080:	ldp	x22, x21, [sp, #16]
  410084:	ldp	x29, x30, [sp], #48
  410088:	ret
  41008c:	stp	x29, x30, [sp, #-64]!
  410090:	str	x23, [sp, #16]
  410094:	stp	x22, x21, [sp, #32]
  410098:	stp	x20, x19, [sp, #48]
  41009c:	mov	x29, sp
  4100a0:	mov	x21, x2
  4100a4:	mov	x20, x1
  4100a8:	mov	x22, x0
  4100ac:	bl	402250 <strlen@plt>
  4100b0:	mov	x19, x0
  4100b4:	cmp	x0, x21
  4100b8:	b.cs	4100f8 <ferror@plt+0xd7f8>  // b.hs, b.nlast
  4100bc:	mov	x0, x20
  4100c0:	sub	x23, x21, x19
  4100c4:	bl	402250 <strlen@plt>
  4100c8:	mov	x21, x0
  4100cc:	cbz	x23, 410104 <ferror@plt+0xd804>
  4100d0:	sub	x8, x23, #0x1
  4100d4:	cmp	x21, x8
  4100d8:	add	x22, x22, x19
  4100dc:	csel	x23, x21, x8, cc  // cc = lo, ul, last
  4100e0:	mov	x0, x22
  4100e4:	mov	x1, x20
  4100e8:	mov	x2, x23
  4100ec:	bl	402220 <memcpy@plt>
  4100f0:	strb	wzr, [x22, x23]
  4100f4:	b	410104 <ferror@plt+0xd804>
  4100f8:	mov	x0, x20
  4100fc:	bl	402250 <strlen@plt>
  410100:	mov	x21, x0
  410104:	add	x0, x21, x19
  410108:	ldp	x20, x19, [sp, #48]
  41010c:	ldp	x22, x21, [sp, #32]
  410110:	ldr	x23, [sp, #16]
  410114:	ldp	x29, x30, [sp], #64
  410118:	ret
  41011c:	stp	x29, x30, [sp, #-32]!
  410120:	str	x19, [sp, #16]
  410124:	mov	x29, sp
  410128:	bl	402330 <getuid@plt>
  41012c:	cbz	w0, 410180 <ferror@plt+0xd880>
  410130:	bl	4022c0 <geteuid@plt>
  410134:	cbz	w0, 410180 <ferror@plt+0xd880>
  410138:	bl	402610 <cap_get_proc@plt>
  41013c:	cbz	x0, 41018c <ferror@plt+0xd88c>
  410140:	add	x3, x29, #0x1c
  410144:	mov	w1, #0xc                   	// #12
  410148:	mov	w2, #0x2                   	// #2
  41014c:	mov	x19, x0
  410150:	bl	4024c0 <cap_get_flag@plt>
  410154:	cbnz	w0, 41018c <ferror@plt+0xd88c>
  410158:	ldr	w8, [x29, #28]
  41015c:	cbnz	w8, 410178 <ferror@plt+0xd878>
  410160:	mov	x0, x19
  410164:	bl	402740 <cap_clear@plt>
  410168:	cbnz	w0, 41018c <ferror@plt+0xd88c>
  41016c:	mov	x0, x19
  410170:	bl	402500 <cap_set_proc@plt>
  410174:	cbnz	w0, 41018c <ferror@plt+0xd88c>
  410178:	mov	x0, x19
  41017c:	bl	402790 <cap_free@plt>
  410180:	ldr	x19, [sp, #16]
  410184:	ldp	x29, x30, [sp], #32
  410188:	ret
  41018c:	mov	w0, #0x1                   	// #1
  410190:	bl	402260 <exit@plt>
  410194:	sub	sp, sp, #0x40
  410198:	str	x21, [sp, #40]
  41019c:	mov	x21, x1
  4101a0:	stp	x20, x19, [sp, #48]
  4101a4:	mov	x19, x0
  4101a8:	add	x1, sp, #0x8
  4101ac:	mov	x0, x21
  4101b0:	str	d8, [sp, #16]
  4101b4:	stp	x29, x30, [sp, #24]
  4101b8:	add	x29, sp, #0x10
  4101bc:	bl	4022b0 <strtod@plt>
  4101c0:	ldr	x20, [sp, #8]
  4101c4:	cmp	x20, x21
  4101c8:	b.eq	41028c <ferror@plt+0xd98c>  // b.none
  4101cc:	ldrb	w8, [x20]
  4101d0:	mov	v8.16b, v0.16b
  4101d4:	cbz	w8, 4102a4 <ferror@plt+0xd9a4>
  4101d8:	adrp	x1, 419000 <ferror@plt+0x16700>
  4101dc:	add	x1, x1, #0xdaa
  4101e0:	mov	x0, x20
  4101e4:	bl	4024e0 <strcasecmp@plt>
  4101e8:	cbz	w0, 410294 <ferror@plt+0xd994>
  4101ec:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4101f0:	add	x1, x1, #0xf52
  4101f4:	mov	x0, x20
  4101f8:	bl	4024e0 <strcasecmp@plt>
  4101fc:	cbz	w0, 410294 <ferror@plt+0xd994>
  410200:	adrp	x1, 41a000 <ferror@plt+0x17700>
  410204:	add	x1, x1, #0xf57
  410208:	mov	x0, x20
  41020c:	bl	4024e0 <strcasecmp@plt>
  410210:	cbz	w0, 410294 <ferror@plt+0xd994>
  410214:	adrp	x1, 419000 <ferror@plt+0x16700>
  410218:	add	x1, x1, #0xee6
  41021c:	mov	x0, x20
  410220:	bl	4024e0 <strcasecmp@plt>
  410224:	cbz	w0, 4102c8 <ferror@plt+0xd9c8>
  410228:	adrp	x1, 41a000 <ferror@plt+0x17700>
  41022c:	add	x1, x1, #0xf51
  410230:	mov	x0, x20
  410234:	bl	4024e0 <strcasecmp@plt>
  410238:	cbz	w0, 4102c8 <ferror@plt+0xd9c8>
  41023c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  410240:	add	x1, x1, #0xf56
  410244:	mov	x0, x20
  410248:	bl	4024e0 <strcasecmp@plt>
  41024c:	cbz	w0, 4102c8 <ferror@plt+0xd9c8>
  410250:	adrp	x1, 41b000 <ferror@plt+0x18700>
  410254:	add	x1, x1, #0x2dd
  410258:	mov	x0, x20
  41025c:	bl	4024e0 <strcasecmp@plt>
  410260:	cbz	w0, 4102a4 <ferror@plt+0xd9a4>
  410264:	adrp	x1, 41b000 <ferror@plt+0x18700>
  410268:	add	x1, x1, #0x28e
  41026c:	mov	x0, x20
  410270:	bl	4024e0 <strcasecmp@plt>
  410274:	cbz	w0, 4102a4 <ferror@plt+0xd9a4>
  410278:	adrp	x1, 41b000 <ferror@plt+0x18700>
  41027c:	add	x1, x1, #0x293
  410280:	mov	x0, x20
  410284:	bl	4024e0 <strcasecmp@plt>
  410288:	cbz	w0, 4102a4 <ferror@plt+0xd9a4>
  41028c:	mov	w0, #0xffffffff            	// #-1
  410290:	b	4102b0 <ferror@plt+0xd9b0>
  410294:	mov	x8, #0x848000000000        	// #145685290680320
  410298:	movk	x8, #0x412e, lsl #48
  41029c:	fmov	d0, x8
  4102a0:	fmul	d8, d8, d0
  4102a4:	fcvtzu	w8, d8
  4102a8:	mov	w0, wzr
  4102ac:	str	w8, [x19]
  4102b0:	ldp	x20, x19, [sp, #48]
  4102b4:	ldr	x21, [sp, #40]
  4102b8:	ldp	x29, x30, [sp, #24]
  4102bc:	ldr	d8, [sp, #16]
  4102c0:	add	sp, sp, #0x40
  4102c4:	ret
  4102c8:	mov	x8, #0x400000000000        	// #70368744177664
  4102cc:	movk	x8, #0x408f, lsl #48
  4102d0:	b	41029c <ferror@plt+0xd99c>
  4102d4:	stp	x29, x30, [sp, #-32]!
  4102d8:	mov	w8, #0x4240                	// #16960
  4102dc:	movk	w8, #0xf, lsl #16
  4102e0:	str	x19, [sp, #16]
  4102e4:	mov	x19, x1
  4102e8:	cmp	w0, w8
  4102ec:	ucvtf	d0, w0
  4102f0:	mov	x29, sp
  4102f4:	b.cc	410314 <ferror@plt+0xda14>  // b.lo, b.ul, b.last
  4102f8:	mov	x8, #0x848000000000        	// #145685290680320
  4102fc:	movk	x8, #0x412e, lsl #48
  410300:	fmov	d1, x8
  410304:	adrp	x2, 41b000 <ferror@plt+0x18700>
  410308:	fdiv	d0, d0, d1
  41030c:	add	x2, x2, #0x2ba
  410310:	b	410338 <ferror@plt+0xda38>
  410314:	mov	w3, w0
  410318:	cmp	w0, #0x3e8
  41031c:	b.cc	410354 <ferror@plt+0xda54>  // b.lo, b.ul, b.last
  410320:	mov	x8, #0x400000000000        	// #70368744177664
  410324:	movk	x8, #0x408f, lsl #48
  410328:	fmov	d1, x8
  41032c:	adrp	x2, 41b000 <ferror@plt+0x18700>
  410330:	fdiv	d0, d0, d1
  410334:	add	x2, x2, #0x2c0
  410338:	mov	w1, #0x3f                  	// #63
  41033c:	mov	x0, x19
  410340:	bl	4023a0 <snprintf@plt>
  410344:	mov	x0, x19
  410348:	ldr	x19, [sp, #16]
  41034c:	ldp	x29, x30, [sp], #32
  410350:	ret
  410354:	adrp	x2, 41b000 <ferror@plt+0x18700>
  410358:	add	x2, x2, #0x2c7
  41035c:	mov	w1, #0x3f                  	// #63
  410360:	mov	x0, x19
  410364:	bl	4023a0 <snprintf@plt>
  410368:	mov	x0, x19
  41036c:	ldr	x19, [sp, #16]
  410370:	ldp	x29, x30, [sp], #32
  410374:	ret
  410378:	sub	sp, sp, #0x40
  41037c:	str	x21, [sp, #40]
  410380:	mov	x21, x1
  410384:	stp	x20, x19, [sp, #48]
  410388:	mov	x19, x0
  41038c:	add	x1, sp, #0x8
  410390:	mov	x0, x21
  410394:	str	d8, [sp, #16]
  410398:	stp	x29, x30, [sp, #24]
  41039c:	add	x29, sp, #0x10
  4103a0:	bl	4022b0 <strtod@plt>
  4103a4:	ldr	x20, [sp, #8]
  4103a8:	cmp	x20, x21
  4103ac:	b.eq	4104ac <ferror@plt+0xdbac>  // b.none
  4103b0:	ldrb	w8, [x20]
  4103b4:	mov	v8.16b, v0.16b
  4103b8:	cbz	w8, 4104c4 <ferror@plt+0xdbc4>
  4103bc:	adrp	x1, 419000 <ferror@plt+0x16700>
  4103c0:	add	x1, x1, #0xdaa
  4103c4:	mov	x0, x20
  4103c8:	bl	4024e0 <strcasecmp@plt>
  4103cc:	cbz	w0, 4104b4 <ferror@plt+0xdbb4>
  4103d0:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4103d4:	add	x1, x1, #0xf52
  4103d8:	mov	x0, x20
  4103dc:	bl	4024e0 <strcasecmp@plt>
  4103e0:	cbz	w0, 4104b4 <ferror@plt+0xdbb4>
  4103e4:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4103e8:	add	x1, x1, #0xf57
  4103ec:	mov	x0, x20
  4103f0:	bl	4024e0 <strcasecmp@plt>
  4103f4:	cbz	w0, 4104b4 <ferror@plt+0xdbb4>
  4103f8:	adrp	x1, 419000 <ferror@plt+0x16700>
  4103fc:	add	x1, x1, #0xee6
  410400:	mov	x0, x20
  410404:	bl	4024e0 <strcasecmp@plt>
  410408:	cbz	w0, 4104e8 <ferror@plt+0xdbe8>
  41040c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  410410:	add	x1, x1, #0xf51
  410414:	mov	x0, x20
  410418:	bl	4024e0 <strcasecmp@plt>
  41041c:	cbz	w0, 4104e8 <ferror@plt+0xdbe8>
  410420:	adrp	x1, 41a000 <ferror@plt+0x17700>
  410424:	add	x1, x1, #0xf56
  410428:	mov	x0, x20
  41042c:	bl	4024e0 <strcasecmp@plt>
  410430:	cbz	w0, 4104e8 <ferror@plt+0xdbe8>
  410434:	adrp	x1, 41b000 <ferror@plt+0x18700>
  410438:	add	x1, x1, #0x2dd
  41043c:	mov	x0, x20
  410440:	bl	4024e0 <strcasecmp@plt>
  410444:	cbz	w0, 4104f4 <ferror@plt+0xdbf4>
  410448:	adrp	x1, 41b000 <ferror@plt+0x18700>
  41044c:	add	x1, x1, #0x28e
  410450:	mov	x0, x20
  410454:	bl	4024e0 <strcasecmp@plt>
  410458:	cbz	w0, 4104f4 <ferror@plt+0xdbf4>
  41045c:	adrp	x1, 41b000 <ferror@plt+0x18700>
  410460:	add	x1, x1, #0x293
  410464:	mov	x0, x20
  410468:	bl	4024e0 <strcasecmp@plt>
  41046c:	cbz	w0, 4104f4 <ferror@plt+0xdbf4>
  410470:	adrp	x1, 41b000 <ferror@plt+0x18700>
  410474:	add	x1, x1, #0x548
  410478:	mov	x0, x20
  41047c:	bl	4024e0 <strcasecmp@plt>
  410480:	cbz	w0, 4104c4 <ferror@plt+0xdbc4>
  410484:	adrp	x1, 41b000 <ferror@plt+0x18700>
  410488:	add	x1, x1, #0x299
  41048c:	mov	x0, x20
  410490:	bl	4024e0 <strcasecmp@plt>
  410494:	cbz	w0, 4104c4 <ferror@plt+0xdbc4>
  410498:	adrp	x1, 41b000 <ferror@plt+0x18700>
  41049c:	add	x1, x1, #0x29e
  4104a0:	mov	x0, x20
  4104a4:	bl	4024e0 <strcasecmp@plt>
  4104a8:	cbz	w0, 4104c4 <ferror@plt+0xdbc4>
  4104ac:	mov	w0, #0xffffffff            	// #-1
  4104b0:	b	4104d0 <ferror@plt+0xdbd0>
  4104b4:	mov	x8, #0xcd6500000000        	// #225833675390976
  4104b8:	movk	x8, #0x41cd, lsl #48
  4104bc:	fmov	d0, x8
  4104c0:	fmul	d8, d8, d0
  4104c4:	fcvtzs	x8, d8
  4104c8:	mov	w0, wzr
  4104cc:	str	x8, [x19]
  4104d0:	ldp	x20, x19, [sp, #48]
  4104d4:	ldr	x21, [sp, #40]
  4104d8:	ldp	x29, x30, [sp, #24]
  4104dc:	ldr	d8, [sp, #16]
  4104e0:	add	sp, sp, #0x40
  4104e4:	ret
  4104e8:	mov	x8, #0x848000000000        	// #145685290680320
  4104ec:	movk	x8, #0x412e, lsl #48
  4104f0:	b	4104bc <ferror@plt+0xdbbc>
  4104f4:	mov	x8, #0x400000000000        	// #70368744177664
  4104f8:	movk	x8, #0x408f, lsl #48
  4104fc:	b	4104bc <ferror@plt+0xdbbc>
  410500:	stp	x29, x30, [sp, #-32]!
  410504:	mov	w8, #0xca00                	// #51712
  410508:	movk	w8, #0x3b9a, lsl #16
  41050c:	str	x19, [sp, #16]
  410510:	mov	x19, x1
  410514:	cmp	x0, x8
  410518:	scvtf	d0, x0
  41051c:	mov	x29, sp
  410520:	b.lt	410540 <ferror@plt+0xdc40>  // b.tstop
  410524:	mov	x8, #0xcd6500000000        	// #225833675390976
  410528:	movk	x8, #0x41cd, lsl #48
  41052c:	fmov	d1, x8
  410530:	adrp	x2, 41b000 <ferror@plt+0x18700>
  410534:	fdiv	d0, d0, d1
  410538:	add	x2, x2, #0x2cc
  41053c:	b	410590 <ferror@plt+0xdc90>
  410540:	mov	w8, #0x4240                	// #16960
  410544:	movk	w8, #0xf, lsl #16
  410548:	mov	x3, x0
  41054c:	cmp	x0, x8
  410550:	b.lt	410570 <ferror@plt+0xdc70>  // b.tstop
  410554:	mov	x8, #0x848000000000        	// #145685290680320
  410558:	movk	x8, #0x412e, lsl #48
  41055c:	fmov	d1, x8
  410560:	adrp	x2, 41b000 <ferror@plt+0x18700>
  410564:	fdiv	d0, d0, d1
  410568:	add	x2, x2, #0x2d2
  41056c:	b	410590 <ferror@plt+0xdc90>
  410570:	cmp	x3, #0x3e8
  410574:	b.lt	4105ac <ferror@plt+0xdcac>  // b.tstop
  410578:	mov	x8, #0x400000000000        	// #70368744177664
  41057c:	movk	x8, #0x408f, lsl #48
  410580:	fmov	d1, x8
  410584:	adrp	x2, 41b000 <ferror@plt+0x18700>
  410588:	fdiv	d0, d0, d1
  41058c:	add	x2, x2, #0x2d9
  410590:	mov	w1, #0x3f                  	// #63
  410594:	mov	x0, x19
  410598:	bl	4023a0 <snprintf@plt>
  41059c:	mov	x0, x19
  4105a0:	ldr	x19, [sp, #16]
  4105a4:	ldp	x29, x30, [sp], #32
  4105a8:	ret
  4105ac:	adrp	x2, 41b000 <ferror@plt+0x18700>
  4105b0:	add	x2, x2, #0x2e0
  4105b4:	mov	w1, #0x3f                  	// #63
  4105b8:	mov	x0, x19
  4105bc:	bl	4023a0 <snprintf@plt>
  4105c0:	mov	x0, x19
  4105c4:	ldr	x19, [sp, #16]
  4105c8:	ldp	x29, x30, [sp], #32
  4105cc:	ret
  4105d0:	stp	x29, x30, [sp, #-64]!
  4105d4:	stp	x22, x21, [sp, #32]
  4105d8:	stp	x20, x19, [sp, #48]
  4105dc:	mov	w21, w2
  4105e0:	mov	w20, w0
  4105e4:	cmp	w0, #0xff
  4105e8:	mov	x19, x1
  4105ec:	str	x23, [sp, #16]
  4105f0:	mov	x29, sp
  4105f4:	b.hi	410634 <ferror@plt+0xdd34>  // b.pmore
  4105f8:	adrp	x8, 42c000 <ferror@plt+0x29700>
  4105fc:	ldr	x8, [x8, #4008]
  410600:	ldr	w8, [x8]
  410604:	cbnz	w8, 410634 <ferror@plt+0xdd34>
  410608:	adrp	x22, 42e000 <in6addr_any@@GLIBC_2.17+0x1628>
  41060c:	add	x22, x22, #0x538
  410610:	ldr	x0, [x22, w20, uxtw #3]
  410614:	cbnz	x0, 410630 <ferror@plt+0xdd30>
  410618:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  41061c:	ldrb	w8, [x8, #1392]
  410620:	tbnz	w8, #0, 410630 <ferror@plt+0xdd30>
  410624:	mov	w23, w20
  410628:	bl	410664 <ferror@plt+0xdd64>
  41062c:	ldr	x0, [x22, x23, lsl #3]
  410630:	cbnz	x0, 410650 <ferror@plt+0xdd50>
  410634:	adrp	x2, 41a000 <ferror@plt+0x17700>
  410638:	sxtw	x1, w21
  41063c:	add	x2, x2, #0x762
  410640:	mov	x0, x19
  410644:	mov	w3, w20
  410648:	bl	4023a0 <snprintf@plt>
  41064c:	mov	x0, x19
  410650:	ldp	x20, x19, [sp, #48]
  410654:	ldp	x22, x21, [sp, #32]
  410658:	ldr	x23, [sp, #16]
  41065c:	ldp	x29, x30, [sp], #64
  410660:	ret
  410664:	stp	x29, x30, [sp, #-80]!
  410668:	str	x28, [sp, #16]
  41066c:	stp	x24, x23, [sp, #32]
  410670:	stp	x22, x21, [sp, #48]
  410674:	stp	x20, x19, [sp, #64]
  410678:	mov	x29, sp
  41067c:	sub	sp, sp, #0x1, lsl #12
  410680:	adrp	x0, 41b000 <ferror@plt+0x18700>
  410684:	adrp	x1, 42e000 <in6addr_any@@GLIBC_2.17+0x1628>
  410688:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  41068c:	mov	w9, #0x1                   	// #1
  410690:	add	x0, x0, #0x354
  410694:	add	x1, x1, #0x538
  410698:	strb	w9, [x8, #1392]
  41069c:	bl	411448 <ferror@plt+0xeb48>
  4106a0:	adrp	x0, 41b000 <ferror@plt+0x18700>
  4106a4:	add	x0, x0, #0x36c
  4106a8:	bl	402350 <opendir@plt>
  4106ac:	cbz	x0, 41074c <ferror@plt+0xde4c>
  4106b0:	mov	x19, x0
  4106b4:	bl	402670 <readdir64@plt>
  4106b8:	cbz	x0, 410744 <ferror@plt+0xde44>
  4106bc:	adrp	x20, 41b000 <ferror@plt+0x18700>
  4106c0:	adrp	x21, 41b000 <ferror@plt+0x18700>
  4106c4:	adrp	x22, 42e000 <in6addr_any@@GLIBC_2.17+0x1628>
  4106c8:	mov	x23, x0
  4106cc:	add	x20, x20, #0x386
  4106d0:	add	x21, x21, #0x38c
  4106d4:	add	x22, x22, #0x538
  4106d8:	b	4106ec <ferror@plt+0xddec>
  4106dc:	mov	x0, x19
  4106e0:	bl	402670 <readdir64@plt>
  4106e4:	mov	x23, x0
  4106e8:	cbz	x0, 410744 <ferror@plt+0xde44>
  4106ec:	mov	x24, x23
  4106f0:	ldrb	w8, [x24, #19]!
  4106f4:	cmp	w8, #0x2e
  4106f8:	b.eq	4106dc <ferror@plt+0xdddc>  // b.none
  4106fc:	mov	x0, x24
  410700:	bl	402250 <strlen@plt>
  410704:	cmp	x0, #0x6
  410708:	b.cc	4106dc <ferror@plt+0xdddc>  // b.lo, b.ul, b.last
  41070c:	add	x8, x23, x0
  410710:	add	x0, x8, #0xe
  410714:	mov	x1, x20
  410718:	bl	4025e0 <strcmp@plt>
  41071c:	cbnz	w0, 4106dc <ferror@plt+0xdddc>
  410720:	mov	x0, sp
  410724:	mov	w1, #0x1000                	// #4096
  410728:	mov	x2, x21
  41072c:	mov	x3, x24
  410730:	bl	4023a0 <snprintf@plt>
  410734:	mov	x0, sp
  410738:	mov	x1, x22
  41073c:	bl	411448 <ferror@plt+0xeb48>
  410740:	b	4106dc <ferror@plt+0xdddc>
  410744:	mov	x0, x19
  410748:	bl	402520 <closedir@plt>
  41074c:	add	sp, sp, #0x1, lsl #12
  410750:	ldp	x20, x19, [sp, #64]
  410754:	ldp	x22, x21, [sp, #48]
  410758:	ldp	x24, x23, [sp, #32]
  41075c:	ldr	x28, [sp, #16]
  410760:	ldp	x29, x30, [sp], #80
  410764:	ret
  410768:	stp	x29, x30, [sp, #-64]!
  41076c:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  410770:	ldr	x8, [x8, #1424]
  410774:	stp	x20, x19, [sp, #48]
  410778:	mov	x20, x1
  41077c:	mov	x19, x0
  410780:	str	x23, [sp, #16]
  410784:	stp	x22, x21, [sp, #32]
  410788:	mov	x29, sp
  41078c:	cbz	x8, 4107a0 <ferror@plt+0xdea0>
  410790:	mov	x0, x8
  410794:	mov	x1, x20
  410798:	bl	4025e0 <strcmp@plt>
  41079c:	cbz	w0, 410844 <ferror@plt+0xdf44>
  4107a0:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  4107a4:	ldrb	w8, [x8, #1392]
  4107a8:	tbnz	w8, #0, 4107b0 <ferror@plt+0xdeb0>
  4107ac:	bl	410664 <ferror@plt+0xdd64>
  4107b0:	adrp	x23, 42e000 <in6addr_any@@GLIBC_2.17+0x1628>
  4107b4:	mov	x22, xzr
  4107b8:	add	x23, x23, #0x538
  4107bc:	b	4107cc <ferror@plt+0xdecc>
  4107c0:	add	x22, x22, #0x1
  4107c4:	cmp	x22, #0x100
  4107c8:	b.eq	4107f8 <ferror@plt+0xdef8>  // b.none
  4107cc:	ldr	x21, [x23, x22, lsl #3]
  4107d0:	cbz	x21, 4107c0 <ferror@plt+0xdec0>
  4107d4:	mov	x0, x21
  4107d8:	mov	x1, x20
  4107dc:	bl	4025e0 <strcmp@plt>
  4107e0:	cbnz	w0, 4107c0 <ferror@plt+0xdec0>
  4107e4:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  4107e8:	add	x8, x8, #0x590
  4107ec:	stp	x21, x22, [x8]
  4107f0:	str	w22, [x19]
  4107f4:	b	410850 <ferror@plt+0xdf50>
  4107f8:	add	x1, x29, #0x18
  4107fc:	mov	x0, x20
  410800:	mov	w2, wzr
  410804:	bl	402240 <strtoul@plt>
  410808:	ldr	x9, [x29, #24]
  41080c:	adrp	x10, 434000 <stdin@@GLIBC_2.17+0x3238>
  410810:	mov	x8, x0
  410814:	str	x0, [x10, #1432]
  410818:	mov	w0, #0xffffffff            	// #-1
  41081c:	cbz	x9, 410850 <ferror@plt+0xdf50>
  410820:	cmp	x9, x20
  410824:	b.eq	410850 <ferror@plt+0xdf50>  // b.none
  410828:	cmp	x8, #0xff
  41082c:	mov	w0, #0xffffffff            	// #-1
  410830:	b.hi	410850 <ferror@plt+0xdf50>  // b.pmore
  410834:	ldrb	w9, [x9]
  410838:	cbnz	w9, 410850 <ferror@plt+0xdf50>
  41083c:	mov	w0, wzr
  410840:	b	41084c <ferror@plt+0xdf4c>
  410844:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  410848:	ldr	x8, [x8, #1432]
  41084c:	str	w8, [x19]
  410850:	ldp	x20, x19, [sp, #48]
  410854:	ldp	x22, x21, [sp, #32]
  410858:	ldr	x23, [sp, #16]
  41085c:	ldp	x29, x30, [sp], #64
  410860:	ret
  410864:	stp	x29, x30, [sp, #-64]!
  410868:	stp	x22, x21, [sp, #32]
  41086c:	stp	x20, x19, [sp, #48]
  410870:	mov	w21, w2
  410874:	mov	w20, w0
  410878:	cmp	w0, #0xff
  41087c:	mov	x19, x1
  410880:	str	x23, [sp, #16]
  410884:	mov	x29, sp
  410888:	b.hi	4108dc <ferror@plt+0xdfdc>  // b.pmore
  41088c:	adrp	x8, 42c000 <ferror@plt+0x29700>
  410890:	ldr	x8, [x8, #4008]
  410894:	ldr	w8, [x8]
  410898:	cbnz	w8, 4108dc <ferror@plt+0xdfdc>
  41089c:	adrp	x22, 42d000 <memcpy@GLIBC_2.17>
  4108a0:	add	x22, x22, #0x538
  4108a4:	ldr	x0, [x22, w20, uxtw #3]
  4108a8:	cbnz	x0, 4108d8 <ferror@plt+0xdfd8>
  4108ac:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  4108b0:	ldrb	w9, [x8, #1396]
  4108b4:	tbnz	w9, #0, 4108d8 <ferror@plt+0xdfd8>
  4108b8:	adrp	x0, 41b000 <ferror@plt+0x18700>
  4108bc:	mov	w9, #0x1                   	// #1
  4108c0:	add	x0, x0, #0x404
  4108c4:	mov	x1, x22
  4108c8:	mov	w23, w20
  4108cc:	strb	w9, [x8, #1396]
  4108d0:	bl	411448 <ferror@plt+0xeb48>
  4108d4:	ldr	x0, [x22, x23, lsl #3]
  4108d8:	cbnz	x0, 4108f8 <ferror@plt+0xdff8>
  4108dc:	adrp	x2, 419000 <ferror@plt+0x16700>
  4108e0:	sxtw	x1, w21
  4108e4:	add	x2, x2, #0xd01
  4108e8:	mov	x0, x19
  4108ec:	mov	w3, w20
  4108f0:	bl	4023a0 <snprintf@plt>
  4108f4:	mov	x0, x19
  4108f8:	ldp	x20, x19, [sp, #48]
  4108fc:	ldp	x22, x21, [sp, #32]
  410900:	ldr	x23, [sp, #16]
  410904:	ldp	x29, x30, [sp], #64
  410908:	ret
  41090c:	stp	x29, x30, [sp, #-64]!
  410910:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  410914:	ldr	x8, [x8, #1440]
  410918:	stp	x20, x19, [sp, #48]
  41091c:	mov	x20, x1
  410920:	mov	x19, x0
  410924:	str	x23, [sp, #16]
  410928:	stp	x22, x21, [sp, #32]
  41092c:	mov	x29, sp
  410930:	cbz	x8, 410944 <ferror@plt+0xe044>
  410934:	mov	x0, x8
  410938:	mov	x1, x20
  41093c:	bl	4025e0 <strcmp@plt>
  410940:	cbz	w0, 410a00 <ferror@plt+0xe100>
  410944:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  410948:	ldrb	w9, [x8, #1396]
  41094c:	tbnz	w9, #0, 41096c <ferror@plt+0xe06c>
  410950:	adrp	x0, 41b000 <ferror@plt+0x18700>
  410954:	adrp	x1, 42d000 <memcpy@GLIBC_2.17>
  410958:	mov	w9, #0x1                   	// #1
  41095c:	add	x0, x0, #0x404
  410960:	add	x1, x1, #0x538
  410964:	strb	w9, [x8, #1396]
  410968:	bl	411448 <ferror@plt+0xeb48>
  41096c:	adrp	x23, 42d000 <memcpy@GLIBC_2.17>
  410970:	mov	x22, xzr
  410974:	add	x23, x23, #0x538
  410978:	b	410988 <ferror@plt+0xe088>
  41097c:	add	x22, x22, #0x1
  410980:	cmp	x22, #0x100
  410984:	b.eq	4109b4 <ferror@plt+0xe0b4>  // b.none
  410988:	ldr	x21, [x23, x22, lsl #3]
  41098c:	cbz	x21, 41097c <ferror@plt+0xe07c>
  410990:	mov	x0, x21
  410994:	mov	x1, x20
  410998:	bl	4025e0 <strcmp@plt>
  41099c:	cbnz	w0, 41097c <ferror@plt+0xe07c>
  4109a0:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  4109a4:	add	x8, x8, #0x5a0
  4109a8:	stp	x21, x22, [x8]
  4109ac:	str	w22, [x19]
  4109b0:	b	410a0c <ferror@plt+0xe10c>
  4109b4:	add	x1, x29, #0x18
  4109b8:	mov	x0, x20
  4109bc:	mov	w2, wzr
  4109c0:	bl	402240 <strtoul@plt>
  4109c4:	ldr	x9, [x29, #24]
  4109c8:	adrp	x10, 434000 <stdin@@GLIBC_2.17+0x3238>
  4109cc:	mov	x8, x0
  4109d0:	str	x0, [x10, #1448]
  4109d4:	mov	w0, #0xffffffff            	// #-1
  4109d8:	cbz	x9, 410a0c <ferror@plt+0xe10c>
  4109dc:	cmp	x9, x20
  4109e0:	b.eq	410a0c <ferror@plt+0xe10c>  // b.none
  4109e4:	cmp	x8, #0xff
  4109e8:	mov	w0, #0xffffffff            	// #-1
  4109ec:	b.hi	410a0c <ferror@plt+0xe10c>  // b.pmore
  4109f0:	ldrb	w9, [x9]
  4109f4:	cbnz	w9, 410a0c <ferror@plt+0xe10c>
  4109f8:	mov	w0, wzr
  4109fc:	b	410a08 <ferror@plt+0xe108>
  410a00:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  410a04:	ldr	x8, [x8, #1448]
  410a08:	str	w8, [x19]
  410a0c:	ldp	x20, x19, [sp, #48]
  410a10:	ldp	x22, x21, [sp, #32]
  410a14:	ldr	x23, [sp, #16]
  410a18:	ldp	x29, x30, [sp], #64
  410a1c:	ret
  410a20:	stp	x29, x30, [sp, #-64]!
  410a24:	stp	x22, x21, [sp, #32]
  410a28:	stp	x20, x19, [sp, #48]
  410a2c:	mov	w21, w2
  410a30:	mov	w20, w0
  410a34:	cmp	w0, #0xff
  410a38:	mov	x19, x1
  410a3c:	str	x23, [sp, #16]
  410a40:	mov	x29, sp
  410a44:	b.hi	410a98 <ferror@plt+0xe198>  // b.pmore
  410a48:	adrp	x8, 42c000 <ferror@plt+0x29700>
  410a4c:	ldr	x8, [x8, #4008]
  410a50:	ldr	w8, [x8]
  410a54:	cbnz	w8, 410a98 <ferror@plt+0xe198>
  410a58:	adrp	x22, 42e000 <in6addr_any@@GLIBC_2.17+0x1628>
  410a5c:	add	x22, x22, #0xd38
  410a60:	ldr	x0, [x22, w20, uxtw #3]
  410a64:	cbnz	x0, 410a94 <ferror@plt+0xe194>
  410a68:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  410a6c:	ldrb	w9, [x8, #1400]
  410a70:	tbnz	w9, #0, 410a94 <ferror@plt+0xe194>
  410a74:	adrp	x0, 41b000 <ferror@plt+0x18700>
  410a78:	mov	w9, #0x1                   	// #1
  410a7c:	add	x0, x0, #0x41c
  410a80:	mov	x1, x22
  410a84:	mov	w23, w20
  410a88:	strb	w9, [x8, #1400]
  410a8c:	bl	411448 <ferror@plt+0xeb48>
  410a90:	ldr	x0, [x22, x23, lsl #3]
  410a94:	cbnz	x0, 410ab4 <ferror@plt+0xe1b4>
  410a98:	adrp	x2, 419000 <ferror@plt+0x16700>
  410a9c:	sxtw	x1, w21
  410aa0:	add	x2, x2, #0xd01
  410aa4:	mov	x0, x19
  410aa8:	mov	w3, w20
  410aac:	bl	4023a0 <snprintf@plt>
  410ab0:	mov	x0, x19
  410ab4:	ldp	x20, x19, [sp, #48]
  410ab8:	ldp	x22, x21, [sp, #32]
  410abc:	ldr	x23, [sp, #16]
  410ac0:	ldp	x29, x30, [sp], #64
  410ac4:	ret
  410ac8:	stp	x29, x30, [sp, #-64]!
  410acc:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  410ad0:	ldr	x8, [x8, #1456]
  410ad4:	stp	x20, x19, [sp, #48]
  410ad8:	mov	x20, x1
  410adc:	mov	x19, x0
  410ae0:	str	x23, [sp, #16]
  410ae4:	stp	x22, x21, [sp, #32]
  410ae8:	mov	x29, sp
  410aec:	cbz	x8, 410b00 <ferror@plt+0xe200>
  410af0:	mov	x0, x8
  410af4:	mov	x1, x20
  410af8:	bl	4025e0 <strcmp@plt>
  410afc:	cbz	w0, 410bbc <ferror@plt+0xe2bc>
  410b00:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  410b04:	ldrb	w9, [x8, #1400]
  410b08:	tbnz	w9, #0, 410b28 <ferror@plt+0xe228>
  410b0c:	adrp	x0, 41b000 <ferror@plt+0x18700>
  410b10:	adrp	x1, 42e000 <in6addr_any@@GLIBC_2.17+0x1628>
  410b14:	mov	w9, #0x1                   	// #1
  410b18:	add	x0, x0, #0x41c
  410b1c:	add	x1, x1, #0xd38
  410b20:	strb	w9, [x8, #1400]
  410b24:	bl	411448 <ferror@plt+0xeb48>
  410b28:	adrp	x23, 42e000 <in6addr_any@@GLIBC_2.17+0x1628>
  410b2c:	mov	x22, xzr
  410b30:	add	x23, x23, #0xd38
  410b34:	b	410b44 <ferror@plt+0xe244>
  410b38:	add	x22, x22, #0x1
  410b3c:	cmp	x22, #0x100
  410b40:	b.eq	410b70 <ferror@plt+0xe270>  // b.none
  410b44:	ldr	x21, [x23, x22, lsl #3]
  410b48:	cbz	x21, 410b38 <ferror@plt+0xe238>
  410b4c:	mov	x0, x21
  410b50:	mov	x1, x20
  410b54:	bl	4025e0 <strcmp@plt>
  410b58:	cbnz	w0, 410b38 <ferror@plt+0xe238>
  410b5c:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  410b60:	add	x8, x8, #0x5b0
  410b64:	stp	x21, x22, [x8]
  410b68:	str	w22, [x19]
  410b6c:	b	410bc8 <ferror@plt+0xe2c8>
  410b70:	add	x1, x29, #0x18
  410b74:	mov	x0, x20
  410b78:	mov	w2, wzr
  410b7c:	bl	402240 <strtoul@plt>
  410b80:	ldr	x9, [x29, #24]
  410b84:	adrp	x10, 434000 <stdin@@GLIBC_2.17+0x3238>
  410b88:	mov	x8, x0
  410b8c:	str	x0, [x10, #1464]
  410b90:	mov	w0, #0xffffffff            	// #-1
  410b94:	cbz	x9, 410bc8 <ferror@plt+0xe2c8>
  410b98:	cmp	x9, x20
  410b9c:	b.eq	410bc8 <ferror@plt+0xe2c8>  // b.none
  410ba0:	cmp	x8, #0xff
  410ba4:	mov	w0, #0xffffffff            	// #-1
  410ba8:	b.hi	410bc8 <ferror@plt+0xe2c8>  // b.pmore
  410bac:	ldrb	w9, [x9]
  410bb0:	cbnz	w9, 410bc8 <ferror@plt+0xe2c8>
  410bb4:	mov	w0, wzr
  410bb8:	b	410bc4 <ferror@plt+0xe2c4>
  410bbc:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  410bc0:	ldr	x8, [x8, #1464]
  410bc4:	str	w8, [x19]
  410bc8:	ldp	x20, x19, [sp, #48]
  410bcc:	ldp	x22, x21, [sp, #32]
  410bd0:	ldr	x23, [sp, #16]
  410bd4:	ldp	x29, x30, [sp], #64
  410bd8:	ret
  410bdc:	stp	x29, x30, [sp, #-48]!
  410be0:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  410be4:	ldrb	w8, [x8, #1404]
  410be8:	str	x21, [sp, #16]
  410bec:	stp	x20, x19, [sp, #32]
  410bf0:	mov	w21, w2
  410bf4:	mov	x19, x1
  410bf8:	mov	w20, w0
  410bfc:	mov	x29, sp
  410c00:	tbnz	w8, #0, 410c08 <ferror@plt+0xe308>
  410c04:	bl	410c78 <ferror@plt+0xe378>
  410c08:	adrp	x9, 42d000 <memcpy@GLIBC_2.17>
  410c0c:	and	w8, w20, #0xff
  410c10:	add	x9, x9, #0xd38
  410c14:	ldr	x8, [x9, w8, uxtw #3]
  410c18:	cbz	x8, 410c44 <ferror@plt+0xe344>
  410c1c:	ldr	w9, [x8, #16]
  410c20:	cmp	w9, w20
  410c24:	b.eq	410c34 <ferror@plt+0xe334>  // b.none
  410c28:	ldr	x8, [x8]
  410c2c:	cbnz	x8, 410c1c <ferror@plt+0xe31c>
  410c30:	b	410c44 <ferror@plt+0xe344>
  410c34:	adrp	x9, 42c000 <ferror@plt+0x29700>
  410c38:	ldr	x9, [x9, #4008]
  410c3c:	ldr	w9, [x9]
  410c40:	cbz	w9, 410c70 <ferror@plt+0xe370>
  410c44:	adrp	x2, 41a000 <ferror@plt+0x17700>
  410c48:	sxtw	x1, w21
  410c4c:	add	x2, x2, #0x762
  410c50:	mov	x0, x19
  410c54:	mov	w3, w20
  410c58:	bl	4023a0 <snprintf@plt>
  410c5c:	mov	x0, x19
  410c60:	ldp	x20, x19, [sp, #32]
  410c64:	ldr	x21, [sp, #16]
  410c68:	ldp	x29, x30, [sp], #48
  410c6c:	ret
  410c70:	ldr	x19, [x8, #8]
  410c74:	b	410c5c <ferror@plt+0xe35c>
  410c78:	stp	x29, x30, [sp, #-80]!
  410c7c:	str	x28, [sp, #16]
  410c80:	stp	x24, x23, [sp, #32]
  410c84:	stp	x22, x21, [sp, #48]
  410c88:	stp	x20, x19, [sp, #64]
  410c8c:	mov	x29, sp
  410c90:	sub	sp, sp, #0x1, lsl #12
  410c94:	adrp	x9, 434000 <stdin@@GLIBC_2.17+0x3238>
  410c98:	mov	w10, #0x1                   	// #1
  410c9c:	strb	w10, [x9, #1404]
  410ca0:	adrp	x9, 42d000 <memcpy@GLIBC_2.17>
  410ca4:	mov	x8, xzr
  410ca8:	add	x9, x9, #0xd38
  410cac:	b	410cbc <ferror@plt+0xe3bc>
  410cb0:	add	x8, x8, #0x1
  410cb4:	cmp	x8, #0x100
  410cb8:	b.eq	410ccc <ferror@plt+0xe3cc>  // b.none
  410cbc:	ldr	x10, [x9, x8, lsl #3]
  410cc0:	cbz	x10, 410cb0 <ferror@plt+0xe3b0>
  410cc4:	str	w8, [x10, #16]
  410cc8:	b	410cb0 <ferror@plt+0xe3b0>
  410ccc:	adrp	x0, 41b000 <ferror@plt+0x18700>
  410cd0:	adrp	x1, 42d000 <memcpy@GLIBC_2.17>
  410cd4:	add	x0, x0, #0x434
  410cd8:	add	x1, x1, #0xd38
  410cdc:	bl	411694 <ferror@plt+0xed94>
  410ce0:	adrp	x0, 41b000 <ferror@plt+0x18700>
  410ce4:	add	x0, x0, #0x44c
  410ce8:	bl	402350 <opendir@plt>
  410cec:	cbz	x0, 410d8c <ferror@plt+0xe48c>
  410cf0:	mov	x19, x0
  410cf4:	bl	402670 <readdir64@plt>
  410cf8:	cbz	x0, 410d84 <ferror@plt+0xe484>
  410cfc:	adrp	x20, 41b000 <ferror@plt+0x18700>
  410d00:	adrp	x21, 41b000 <ferror@plt+0x18700>
  410d04:	adrp	x22, 42d000 <memcpy@GLIBC_2.17>
  410d08:	mov	x23, x0
  410d0c:	add	x20, x20, #0x386
  410d10:	add	x21, x21, #0x466
  410d14:	add	x22, x22, #0xd38
  410d18:	b	410d2c <ferror@plt+0xe42c>
  410d1c:	mov	x0, x19
  410d20:	bl	402670 <readdir64@plt>
  410d24:	mov	x23, x0
  410d28:	cbz	x0, 410d84 <ferror@plt+0xe484>
  410d2c:	mov	x24, x23
  410d30:	ldrb	w8, [x24, #19]!
  410d34:	cmp	w8, #0x2e
  410d38:	b.eq	410d1c <ferror@plt+0xe41c>  // b.none
  410d3c:	mov	x0, x24
  410d40:	bl	402250 <strlen@plt>
  410d44:	cmp	x0, #0x6
  410d48:	b.cc	410d1c <ferror@plt+0xe41c>  // b.lo, b.ul, b.last
  410d4c:	add	x8, x23, x0
  410d50:	add	x0, x8, #0xe
  410d54:	mov	x1, x20
  410d58:	bl	4025e0 <strcmp@plt>
  410d5c:	cbnz	w0, 410d1c <ferror@plt+0xe41c>
  410d60:	mov	x0, sp
  410d64:	mov	w1, #0x1000                	// #4096
  410d68:	mov	x2, x21
  410d6c:	mov	x3, x24
  410d70:	bl	4023a0 <snprintf@plt>
  410d74:	mov	x0, sp
  410d78:	mov	x1, x22
  410d7c:	bl	411694 <ferror@plt+0xed94>
  410d80:	b	410d1c <ferror@plt+0xe41c>
  410d84:	mov	x0, x19
  410d88:	bl	402520 <closedir@plt>
  410d8c:	add	sp, sp, #0x1, lsl #12
  410d90:	ldp	x20, x19, [sp, #64]
  410d94:	ldp	x22, x21, [sp, #48]
  410d98:	ldp	x24, x23, [sp, #32]
  410d9c:	ldr	x28, [sp, #16]
  410da0:	ldp	x29, x30, [sp], #80
  410da4:	ret
  410da8:	sub	sp, sp, #0x50
  410dac:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  410db0:	ldr	x8, [x8, #1472]
  410db4:	stp	x20, x19, [sp, #64]
  410db8:	mov	x20, x1
  410dbc:	mov	x19, x0
  410dc0:	stp	x29, x30, [sp, #16]
  410dc4:	stp	x24, x23, [sp, #32]
  410dc8:	stp	x22, x21, [sp, #48]
  410dcc:	add	x29, sp, #0x10
  410dd0:	cbz	x8, 410de4 <ferror@plt+0xe4e4>
  410dd4:	mov	x0, x8
  410dd8:	mov	x1, x20
  410ddc:	bl	4025e0 <strcmp@plt>
  410de0:	cbz	w0, 410e54 <ferror@plt+0xe554>
  410de4:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  410de8:	ldrb	w8, [x8, #1404]
  410dec:	tbnz	w8, #0, 410df4 <ferror@plt+0xe4f4>
  410df0:	bl	410c78 <ferror@plt+0xe378>
  410df4:	adrp	x23, 42d000 <memcpy@GLIBC_2.17>
  410df8:	mov	x22, xzr
  410dfc:	add	x23, x23, #0xd38
  410e00:	b	410e10 <ferror@plt+0xe510>
  410e04:	add	x22, x22, #0x1
  410e08:	cmp	x22, #0x100
  410e0c:	b.eq	410e78 <ferror@plt+0xe578>  // b.none
  410e10:	ldr	x24, [x23, x22, lsl #3]
  410e14:	cbz	x24, 410e04 <ferror@plt+0xe504>
  410e18:	ldr	x21, [x24, #8]
  410e1c:	mov	x1, x20
  410e20:	mov	x0, x21
  410e24:	bl	4025e0 <strcmp@plt>
  410e28:	cbz	w0, 410e38 <ferror@plt+0xe538>
  410e2c:	ldr	x24, [x24]
  410e30:	cbnz	x24, 410e18 <ferror@plt+0xe518>
  410e34:	b	410e04 <ferror@plt+0xe504>
  410e38:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  410e3c:	add	x8, x8, #0x5c0
  410e40:	str	x21, [x8]
  410e44:	ldr	w9, [x24, #16]
  410e48:	str	x9, [x8, #8]
  410e4c:	str	w9, [x19]
  410e50:	b	410e60 <ferror@plt+0xe560>
  410e54:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  410e58:	ldr	x8, [x8, #1480]
  410e5c:	str	w8, [x19]
  410e60:	ldp	x20, x19, [sp, #64]
  410e64:	ldp	x22, x21, [sp, #48]
  410e68:	ldp	x24, x23, [sp, #32]
  410e6c:	ldp	x29, x30, [sp, #16]
  410e70:	add	sp, sp, #0x50
  410e74:	ret
  410e78:	add	x1, sp, #0x8
  410e7c:	mov	x0, x20
  410e80:	mov	w2, wzr
  410e84:	bl	402240 <strtoul@plt>
  410e88:	ldr	x9, [sp, #8]
  410e8c:	mov	x8, x0
  410e90:	mov	w0, #0xffffffff            	// #-1
  410e94:	cbz	x9, 410e60 <ferror@plt+0xe560>
  410e98:	cmp	x9, x20
  410e9c:	b.eq	410e60 <ferror@plt+0xe560>  // b.none
  410ea0:	lsr	x10, x8, #32
  410ea4:	mov	w0, #0xffffffff            	// #-1
  410ea8:	cbnz	x10, 410e60 <ferror@plt+0xe560>
  410eac:	ldrb	w9, [x9]
  410eb0:	cbnz	w9, 410e60 <ferror@plt+0xe560>
  410eb4:	mov	w0, wzr
  410eb8:	b	410e5c <ferror@plt+0xe55c>
  410ebc:	stp	x29, x30, [sp, #-48]!
  410ec0:	stp	x22, x21, [sp, #16]
  410ec4:	stp	x20, x19, [sp, #32]
  410ec8:	mov	w21, w2
  410ecc:	mov	w20, w0
  410ed0:	cmp	w0, #0xff
  410ed4:	mov	x19, x1
  410ed8:	mov	x29, sp
  410edc:	b.ls	410eec <ferror@plt+0xe5ec>  // b.plast
  410ee0:	adrp	x2, 419000 <ferror@plt+0x16700>
  410ee4:	add	x2, x2, #0xd01
  410ee8:	b	410f58 <ferror@plt+0xe658>
  410eec:	adrp	x22, 42f000 <in6addr_any@@GLIBC_2.17+0x2628>
  410ef0:	add	x22, x22, #0x580
  410ef4:	ldr	x8, [x22, w20, uxtw #3]
  410ef8:	cbnz	x8, 410f24 <ferror@plt+0xe624>
  410efc:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  410f00:	ldrb	w9, [x8, #1408]
  410f04:	tbnz	w9, #0, 410f24 <ferror@plt+0xe624>
  410f08:	adrp	x0, 41b000 <ferror@plt+0x18700>
  410f0c:	adrp	x1, 42f000 <in6addr_any@@GLIBC_2.17+0x2628>
  410f10:	mov	w9, #0x1                   	// #1
  410f14:	add	x0, x0, #0x48e
  410f18:	add	x1, x1, #0x580
  410f1c:	strb	w9, [x8, #1408]
  410f20:	bl	411448 <ferror@plt+0xeb48>
  410f24:	adrp	x8, 42c000 <ferror@plt+0x29700>
  410f28:	ldr	x8, [x8, #4008]
  410f2c:	ldr	w8, [x8]
  410f30:	cbnz	w8, 410f50 <ferror@plt+0xe650>
  410f34:	mov	w8, w20
  410f38:	ldr	x0, [x22, x8, lsl #3]
  410f3c:	cbz	x0, 410f50 <ferror@plt+0xe650>
  410f40:	ldp	x20, x19, [sp, #32]
  410f44:	ldp	x22, x21, [sp, #16]
  410f48:	ldp	x29, x30, [sp], #48
  410f4c:	ret
  410f50:	adrp	x2, 41b000 <ferror@plt+0x18700>
  410f54:	add	x2, x2, #0x2e7
  410f58:	sxtw	x1, w21
  410f5c:	mov	x0, x19
  410f60:	mov	w3, w20
  410f64:	bl	4023a0 <snprintf@plt>
  410f68:	mov	x0, x19
  410f6c:	ldp	x20, x19, [sp, #32]
  410f70:	ldp	x22, x21, [sp, #16]
  410f74:	ldp	x29, x30, [sp], #48
  410f78:	ret
  410f7c:	stp	x29, x30, [sp, #-64]!
  410f80:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  410f84:	ldr	x8, [x8, #1488]
  410f88:	stp	x20, x19, [sp, #48]
  410f8c:	mov	x20, x1
  410f90:	mov	x19, x0
  410f94:	str	x23, [sp, #16]
  410f98:	stp	x22, x21, [sp, #32]
  410f9c:	mov	x29, sp
  410fa0:	cbz	x8, 410fb4 <ferror@plt+0xe6b4>
  410fa4:	mov	x0, x8
  410fa8:	mov	x1, x20
  410fac:	bl	4025e0 <strcmp@plt>
  410fb0:	cbz	w0, 411070 <ferror@plt+0xe770>
  410fb4:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  410fb8:	ldrb	w9, [x8, #1408]
  410fbc:	tbnz	w9, #0, 410fdc <ferror@plt+0xe6dc>
  410fc0:	adrp	x0, 41b000 <ferror@plt+0x18700>
  410fc4:	adrp	x1, 42f000 <in6addr_any@@GLIBC_2.17+0x2628>
  410fc8:	mov	w9, #0x1                   	// #1
  410fcc:	add	x0, x0, #0x48e
  410fd0:	add	x1, x1, #0x580
  410fd4:	strb	w9, [x8, #1408]
  410fd8:	bl	411448 <ferror@plt+0xeb48>
  410fdc:	adrp	x23, 42f000 <in6addr_any@@GLIBC_2.17+0x2628>
  410fe0:	mov	x22, xzr
  410fe4:	add	x23, x23, #0x580
  410fe8:	b	410ff8 <ferror@plt+0xe6f8>
  410fec:	add	x22, x22, #0x1
  410ff0:	cmp	x22, #0x100
  410ff4:	b.eq	411024 <ferror@plt+0xe724>  // b.none
  410ff8:	ldr	x21, [x23, x22, lsl #3]
  410ffc:	cbz	x21, 410fec <ferror@plt+0xe6ec>
  411000:	mov	x0, x21
  411004:	mov	x1, x20
  411008:	bl	4025e0 <strcmp@plt>
  41100c:	cbnz	w0, 410fec <ferror@plt+0xe6ec>
  411010:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  411014:	add	x8, x8, #0x5d0
  411018:	stp	x21, x22, [x8]
  41101c:	str	w22, [x19]
  411020:	b	41107c <ferror@plt+0xe77c>
  411024:	add	x1, x29, #0x18
  411028:	mov	w2, #0x10                  	// #16
  41102c:	mov	x0, x20
  411030:	bl	402240 <strtoul@plt>
  411034:	ldr	x9, [x29, #24]
  411038:	adrp	x10, 434000 <stdin@@GLIBC_2.17+0x3238>
  41103c:	mov	x8, x0
  411040:	str	x0, [x10, #1496]
  411044:	mov	w0, #0xffffffff            	// #-1
  411048:	cbz	x9, 41107c <ferror@plt+0xe77c>
  41104c:	cmp	x9, x20
  411050:	b.eq	41107c <ferror@plt+0xe77c>  // b.none
  411054:	cmp	x8, #0xff
  411058:	mov	w0, #0xffffffff            	// #-1
  41105c:	b.hi	41107c <ferror@plt+0xe77c>  // b.pmore
  411060:	ldrb	w9, [x9]
  411064:	cbnz	w9, 41107c <ferror@plt+0xe77c>
  411068:	mov	w0, wzr
  41106c:	b	411078 <ferror@plt+0xe778>
  411070:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  411074:	ldr	x8, [x8, #1496]
  411078:	str	w8, [x19]
  41107c:	ldp	x20, x19, [sp, #48]
  411080:	ldp	x22, x21, [sp, #32]
  411084:	ldr	x23, [sp, #16]
  411088:	ldp	x29, x30, [sp], #64
  41108c:	ret
  411090:	sub	sp, sp, #0x50
  411094:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  411098:	ldr	x8, [x8, #1504]
  41109c:	stp	x20, x19, [sp, #64]
  4110a0:	mov	x20, x1
  4110a4:	mov	x19, x0
  4110a8:	stp	x29, x30, [sp, #16]
  4110ac:	stp	x24, x23, [sp, #32]
  4110b0:	stp	x22, x21, [sp, #48]
  4110b4:	add	x29, sp, #0x10
  4110b8:	cbz	x8, 4110cc <ferror@plt+0xe7cc>
  4110bc:	mov	x0, x8
  4110c0:	mov	x1, x20
  4110c4:	bl	4025e0 <strcmp@plt>
  4110c8:	cbz	w0, 411154 <ferror@plt+0xe854>
  4110cc:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  4110d0:	ldrb	w9, [x8, #1412]
  4110d4:	tbnz	w9, #0, 4110f4 <ferror@plt+0xe7f4>
  4110d8:	adrp	x0, 41b000 <ferror@plt+0x18700>
  4110dc:	adrp	x1, 42f000 <in6addr_any@@GLIBC_2.17+0x2628>
  4110e0:	mov	w9, #0x1                   	// #1
  4110e4:	add	x0, x0, #0x4a7
  4110e8:	add	x1, x1, #0xd98
  4110ec:	strb	w9, [x8, #1412]
  4110f0:	bl	411694 <ferror@plt+0xed94>
  4110f4:	adrp	x23, 42f000 <in6addr_any@@GLIBC_2.17+0x2628>
  4110f8:	mov	x22, xzr
  4110fc:	add	x23, x23, #0xd98
  411100:	b	411110 <ferror@plt+0xe810>
  411104:	add	x22, x22, #0x1
  411108:	cmp	x22, #0x100
  41110c:	b.eq	411178 <ferror@plt+0xe878>  // b.none
  411110:	ldr	x24, [x23, x22, lsl #3]
  411114:	cbz	x24, 411104 <ferror@plt+0xe804>
  411118:	ldr	x21, [x24, #8]
  41111c:	mov	x1, x20
  411120:	mov	x0, x21
  411124:	bl	4025e0 <strcmp@plt>
  411128:	cbz	w0, 411138 <ferror@plt+0xe838>
  41112c:	ldr	x24, [x24]
  411130:	cbnz	x24, 411118 <ferror@plt+0xe818>
  411134:	b	411104 <ferror@plt+0xe804>
  411138:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  41113c:	add	x8, x8, #0x5e0
  411140:	str	x21, [x8]
  411144:	ldr	w9, [x24, #16]
  411148:	str	x9, [x8, #8]
  41114c:	str	w9, [x19]
  411150:	b	411160 <ferror@plt+0xe860>
  411154:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  411158:	ldr	x8, [x8, #1512]
  41115c:	str	w8, [x19]
  411160:	ldp	x20, x19, [sp, #64]
  411164:	ldp	x22, x21, [sp, #48]
  411168:	ldp	x24, x23, [sp, #32]
  41116c:	ldp	x29, x30, [sp, #16]
  411170:	add	sp, sp, #0x50
  411174:	ret
  411178:	add	x1, sp, #0x8
  41117c:	mov	x0, x20
  411180:	mov	w2, wzr
  411184:	bl	402600 <strtol@plt>
  411188:	ldr	x9, [sp, #8]
  41118c:	mov	x8, x0
  411190:	mov	w0, #0xffffffff            	// #-1
  411194:	cbz	x9, 411160 <ferror@plt+0xe860>
  411198:	cmp	x9, x20
  41119c:	b.eq	411160 <ferror@plt+0xe860>  // b.none
  4111a0:	mov	w0, #0xffffffff            	// #-1
  4111a4:	tbnz	w8, #31, 411160 <ferror@plt+0xe860>
  4111a8:	ldrb	w9, [x9]
  4111ac:	cbnz	w9, 411160 <ferror@plt+0xe860>
  4111b0:	mov	w0, wzr
  4111b4:	b	41115c <ferror@plt+0xe85c>
  4111b8:	stp	x29, x30, [sp, #-48]!
  4111bc:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  4111c0:	ldrb	w9, [x8, #1412]
  4111c4:	str	x21, [sp, #16]
  4111c8:	stp	x20, x19, [sp, #32]
  4111cc:	mov	w21, w2
  4111d0:	mov	x19, x1
  4111d4:	mov	w20, w0
  4111d8:	mov	x29, sp
  4111dc:	tbnz	w9, #0, 4111fc <ferror@plt+0xe8fc>
  4111e0:	adrp	x0, 41b000 <ferror@plt+0x18700>
  4111e4:	adrp	x1, 42f000 <in6addr_any@@GLIBC_2.17+0x2628>
  4111e8:	mov	w9, #0x1                   	// #1
  4111ec:	add	x0, x0, #0x4a7
  4111f0:	add	x1, x1, #0xd98
  4111f4:	strb	w9, [x8, #1412]
  4111f8:	bl	411694 <ferror@plt+0xed94>
  4111fc:	adrp	x8, 42c000 <ferror@plt+0x29700>
  411200:	ldr	x8, [x8, #4008]
  411204:	ldr	w8, [x8]
  411208:	cbz	w8, 411228 <ferror@plt+0xe928>
  41120c:	adrp	x2, 419000 <ferror@plt+0x16700>
  411210:	sxtw	x1, w21
  411214:	add	x2, x2, #0xd01
  411218:	mov	x0, x19
  41121c:	mov	w3, w20
  411220:	bl	4023a0 <snprintf@plt>
  411224:	b	411268 <ferror@plt+0xe968>
  411228:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x2628>
  41122c:	mov	x8, xzr
  411230:	add	x9, x9, #0xd98
  411234:	b	411244 <ferror@plt+0xe944>
  411238:	add	x8, x8, #0x1
  41123c:	cmp	x8, #0x100
  411240:	b.eq	41120c <ferror@plt+0xe90c>  // b.none
  411244:	ldr	x10, [x9, x8, lsl #3]
  411248:	cbz	x10, 411238 <ferror@plt+0xe938>
  41124c:	ldr	w11, [x10, #16]
  411250:	cmp	w11, w20
  411254:	b.eq	411264 <ferror@plt+0xe964>  // b.none
  411258:	ldr	x10, [x10]
  41125c:	cbnz	x10, 41124c <ferror@plt+0xe94c>
  411260:	b	411238 <ferror@plt+0xe938>
  411264:	ldr	x19, [x10, #8]
  411268:	mov	x0, x19
  41126c:	ldp	x20, x19, [sp, #32]
  411270:	ldr	x21, [sp, #16]
  411274:	ldp	x29, x30, [sp], #48
  411278:	ret
  41127c:	stp	x29, x30, [sp, #-48]!
  411280:	stp	x22, x21, [sp, #16]
  411284:	mov	w21, w2
  411288:	adrp	x2, 419000 <ferror@plt+0x16700>
  41128c:	stp	x20, x19, [sp, #32]
  411290:	mov	x19, x1
  411294:	mov	w20, w0
  411298:	cmp	w0, #0xff
  41129c:	add	x2, x2, #0xd01
  4112a0:	mov	x29, sp
  4112a4:	b.hi	411310 <ferror@plt+0xea10>  // b.pmore
  4112a8:	adrp	x8, 42c000 <ferror@plt+0x29700>
  4112ac:	ldr	x8, [x8, #4008]
  4112b0:	ldr	w8, [x8]
  4112b4:	cbnz	w8, 411310 <ferror@plt+0xea10>
  4112b8:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  4112bc:	ldrb	w9, [x8, #1416]
  4112c0:	adrp	x22, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  4112c4:	add	x22, x22, #0x598
  4112c8:	tbz	w9, #0, 4112e4 <ferror@plt+0xe9e4>
  4112cc:	ldr	x0, [x22, w20, uxtw #3]
  4112d0:	cbz	x0, 411308 <ferror@plt+0xea08>
  4112d4:	ldp	x20, x19, [sp, #32]
  4112d8:	ldp	x22, x21, [sp, #16]
  4112dc:	ldp	x29, x30, [sp], #48
  4112e0:	ret
  4112e4:	adrp	x0, 41b000 <ferror@plt+0x18700>
  4112e8:	adrp	x1, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  4112ec:	mov	w9, #0x1                   	// #1
  4112f0:	add	x0, x0, #0x4bb
  4112f4:	add	x1, x1, #0x598
  4112f8:	strb	w9, [x8, #1416]
  4112fc:	bl	411448 <ferror@plt+0xeb48>
  411300:	ldr	x0, [x22, w20, uxtw #3]
  411304:	cbnz	x0, 4112d4 <ferror@plt+0xe9d4>
  411308:	adrp	x2, 41a000 <ferror@plt+0x17700>
  41130c:	add	x2, x2, #0x762
  411310:	sxtw	x1, w21
  411314:	mov	x0, x19
  411318:	mov	w3, w20
  41131c:	bl	4023a0 <snprintf@plt>
  411320:	mov	x0, x19
  411324:	ldp	x20, x19, [sp, #32]
  411328:	ldp	x22, x21, [sp, #16]
  41132c:	ldp	x29, x30, [sp], #48
  411330:	ret
  411334:	stp	x29, x30, [sp, #-64]!
  411338:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  41133c:	ldr	x8, [x8, #1520]
  411340:	stp	x20, x19, [sp, #48]
  411344:	mov	x20, x1
  411348:	mov	x19, x0
  41134c:	str	x23, [sp, #16]
  411350:	stp	x22, x21, [sp, #32]
  411354:	mov	x29, sp
  411358:	cbz	x8, 41136c <ferror@plt+0xea6c>
  41135c:	mov	x0, x8
  411360:	mov	x1, x20
  411364:	bl	4025e0 <strcmp@plt>
  411368:	cbz	w0, 411428 <ferror@plt+0xeb28>
  41136c:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  411370:	ldrb	w9, [x8, #1416]
  411374:	tbnz	w9, #0, 411394 <ferror@plt+0xea94>
  411378:	adrp	x0, 41b000 <ferror@plt+0x18700>
  41137c:	adrp	x1, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  411380:	mov	w9, #0x1                   	// #1
  411384:	add	x0, x0, #0x4bb
  411388:	add	x1, x1, #0x598
  41138c:	strb	w9, [x8, #1416]
  411390:	bl	411448 <ferror@plt+0xeb48>
  411394:	adrp	x23, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  411398:	mov	x22, xzr
  41139c:	add	x23, x23, #0x598
  4113a0:	b	4113b0 <ferror@plt+0xeab0>
  4113a4:	add	x22, x22, #0x1
  4113a8:	cmp	x22, #0x100
  4113ac:	b.eq	4113dc <ferror@plt+0xeadc>  // b.none
  4113b0:	ldr	x21, [x23, x22, lsl #3]
  4113b4:	cbz	x21, 4113a4 <ferror@plt+0xeaa4>
  4113b8:	mov	x0, x21
  4113bc:	mov	x1, x20
  4113c0:	bl	4025e0 <strcmp@plt>
  4113c4:	cbnz	w0, 4113a4 <ferror@plt+0xeaa4>
  4113c8:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  4113cc:	add	x8, x8, #0x5f0
  4113d0:	stp	x21, x22, [x8]
  4113d4:	str	w22, [x19]
  4113d8:	b	411434 <ferror@plt+0xeb34>
  4113dc:	add	x1, x29, #0x18
  4113e0:	mov	x0, x20
  4113e4:	mov	w2, wzr
  4113e8:	bl	402240 <strtoul@plt>
  4113ec:	ldr	x9, [x29, #24]
  4113f0:	adrp	x10, 434000 <stdin@@GLIBC_2.17+0x3238>
  4113f4:	mov	x8, x0
  4113f8:	str	x0, [x10, #1528]
  4113fc:	mov	w0, #0xffffffff            	// #-1
  411400:	cbz	x9, 411434 <ferror@plt+0xeb34>
  411404:	cmp	x9, x20
  411408:	b.eq	411434 <ferror@plt+0xeb34>  // b.none
  41140c:	cmp	x8, #0xff
  411410:	mov	w0, #0xffffffff            	// #-1
  411414:	b.hi	411434 <ferror@plt+0xeb34>  // b.pmore
  411418:	ldrb	w9, [x9]
  41141c:	cbnz	w9, 411434 <ferror@plt+0xeb34>
  411420:	mov	w0, wzr
  411424:	b	411430 <ferror@plt+0xeb30>
  411428:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x3238>
  41142c:	ldr	x8, [x8, #1528]
  411430:	str	w8, [x19]
  411434:	ldp	x20, x19, [sp, #48]
  411438:	ldp	x22, x21, [sp, #32]
  41143c:	ldr	x23, [sp, #16]
  411440:	ldp	x29, x30, [sp], #64
  411444:	ret
  411448:	stp	x29, x30, [sp, #-48]!
  41144c:	stp	x28, x21, [sp, #16]
  411450:	stp	x20, x19, [sp, #32]
  411454:	mov	x29, sp
  411458:	sub	sp, sp, #0x210
  41145c:	mov	x20, x1
  411460:	adrp	x1, 41b000 <ferror@plt+0x18700>
  411464:	movi	v0.2d, #0x0
  411468:	add	x1, x1, #0x93e
  41146c:	mov	x19, x0
  411470:	stp	q0, q0, [sp, #480]
  411474:	stp	q0, q0, [sp, #448]
  411478:	stp	q0, q0, [sp, #416]
  41147c:	stp	q0, q0, [sp, #384]
  411480:	stp	q0, q0, [sp, #352]
  411484:	stp	q0, q0, [sp, #320]
  411488:	stp	q0, q0, [sp, #288]
  41148c:	stp	q0, q0, [sp, #256]
  411490:	stp	q0, q0, [sp, #224]
  411494:	stp	q0, q0, [sp, #192]
  411498:	stp	q0, q0, [sp, #160]
  41149c:	stp	q0, q0, [sp, #128]
  4114a0:	stp	q0, q0, [sp, #96]
  4114a4:	stp	q0, q0, [sp, #64]
  4114a8:	stp	q0, q0, [sp, #32]
  4114ac:	stp	q0, q0, [sp]
  4114b0:	bl	402720 <fopen64@plt>
  4114b4:	cbz	x0, 411520 <ferror@plt+0xec20>
  4114b8:	mov	x21, x0
  4114bc:	sub	x1, x29, #0x4
  4114c0:	mov	x2, sp
  4114c4:	mov	x0, x21
  4114c8:	bl	411534 <ferror@plt+0xec34>
  4114cc:	cbz	w0, 411518 <ferror@plt+0xec18>
  4114d0:	cmn	w0, #0x1
  4114d4:	b.eq	4114f8 <ferror@plt+0xebf8>  // b.none
  4114d8:	ldur	w8, [x29, #-4]
  4114dc:	cmp	w8, #0x100
  4114e0:	b.hi	4114bc <ferror@plt+0xebbc>  // b.pmore
  4114e4:	mov	x0, sp
  4114e8:	bl	402510 <strdup@plt>
  4114ec:	ldursw	x8, [x29, #-4]
  4114f0:	str	x0, [x20, x8, lsl #3]
  4114f4:	b	4114bc <ferror@plt+0xebbc>
  4114f8:	adrp	x8, 42c000 <ferror@plt+0x29700>
  4114fc:	ldr	x8, [x8, #3984]
  411500:	adrp	x1, 41b000 <ferror@plt+0x18700>
  411504:	add	x1, x1, #0x3a9
  411508:	mov	x3, sp
  41150c:	ldr	x0, [x8]
  411510:	mov	x2, x19
  411514:	bl	4028c0 <fprintf@plt>
  411518:	mov	x0, x21
  41151c:	bl	4023e0 <fclose@plt>
  411520:	add	sp, sp, #0x210
  411524:	ldp	x20, x19, [sp, #32]
  411528:	ldp	x28, x21, [sp, #16]
  41152c:	ldp	x29, x30, [sp], #48
  411530:	ret
  411534:	stp	x29, x30, [sp, #-80]!
  411538:	stp	x28, x25, [sp, #16]
  41153c:	stp	x24, x23, [sp, #32]
  411540:	stp	x22, x21, [sp, #48]
  411544:	stp	x20, x19, [sp, #64]
  411548:	mov	x29, sp
  41154c:	sub	sp, sp, #0x200
  411550:	mov	x22, x0
  411554:	mov	x19, x2
  411558:	mov	x20, x1
  41155c:	mov	x0, sp
  411560:	mov	w1, #0x200                 	// #512
  411564:	mov	x2, x22
  411568:	bl	4028d0 <fgets@plt>
  41156c:	cbz	x0, 411664 <ferror@plt+0xed64>
  411570:	mov	x24, #0x401                 	// #1025
  411574:	mov	x25, #0x200                 	// #512
  411578:	mov	x21, sp
  41157c:	mov	w23, #0x1                   	// #1
  411580:	movk	x24, #0x8, lsl #32
  411584:	movk	x25, #0x1, lsl #32
  411588:	ldrb	w8, [x21]
  41158c:	cmp	w8, #0x23
  411590:	b.ls	4115bc <ferror@plt+0xecbc>  // b.plast
  411594:	b	4115e0 <ferror@plt+0xece0>
  411598:	mov	x0, sp
  41159c:	mov	w1, #0x200                 	// #512
  4115a0:	mov	x2, x22
  4115a4:	mov	x21, sp
  4115a8:	bl	4028d0 <fgets@plt>
  4115ac:	cbz	x0, 411664 <ferror@plt+0xed64>
  4115b0:	ldrb	w8, [x21]
  4115b4:	cmp	w8, #0x23
  4115b8:	b.hi	4115e0 <ferror@plt+0xece0>  // b.pmore
  4115bc:	lsl	x9, x23, x8
  4115c0:	tst	x9, x24
  4115c4:	b.ne	411598 <ferror@plt+0xec98>  // b.any
  4115c8:	lsl	x8, x23, x8
  4115cc:	tst	x8, x25
  4115d0:	b.eq	4115e0 <ferror@plt+0xece0>  // b.none
  4115d4:	ldrb	w8, [x21, #1]!
  4115d8:	cmp	w8, #0x23
  4115dc:	b.ls	4115bc <ferror@plt+0xecbc>  // b.plast
  4115e0:	adrp	x1, 41b000 <ferror@plt+0x18700>
  4115e4:	add	x1, x1, #0x3c9
  4115e8:	mov	x0, x21
  4115ec:	mov	x2, x20
  4115f0:	mov	x3, x19
  4115f4:	bl	4027e0 <__isoc99_sscanf@plt>
  4115f8:	cmp	w0, #0x2
  4115fc:	b.eq	411660 <ferror@plt+0xed60>  // b.none
  411600:	adrp	x1, 41b000 <ferror@plt+0x18700>
  411604:	add	x1, x1, #0x3d2
  411608:	mov	x0, x21
  41160c:	mov	x2, x20
  411610:	mov	x3, x19
  411614:	bl	4027e0 <__isoc99_sscanf@plt>
  411618:	cmp	w0, #0x2
  41161c:	b.eq	411660 <ferror@plt+0xed60>  // b.none
  411620:	adrp	x1, 41b000 <ferror@plt+0x18700>
  411624:	add	x1, x1, #0x3dc
  411628:	mov	x0, x21
  41162c:	mov	x2, x20
  411630:	mov	x3, x19
  411634:	bl	4027e0 <__isoc99_sscanf@plt>
  411638:	cmp	w0, #0x2
  41163c:	b.eq	411660 <ferror@plt+0xed60>  // b.none
  411640:	adrp	x1, 41b000 <ferror@plt+0x18700>
  411644:	add	x1, x1, #0x3e3
  411648:	mov	x0, x21
  41164c:	mov	x2, x20
  411650:	mov	x3, x19
  411654:	bl	4027e0 <__isoc99_sscanf@plt>
  411658:	cmp	w0, #0x2
  41165c:	b.ne	411680 <ferror@plt+0xed80>  // b.any
  411660:	mov	w0, #0x1                   	// #1
  411664:	add	sp, sp, #0x200
  411668:	ldp	x20, x19, [sp, #64]
  41166c:	ldp	x22, x21, [sp, #48]
  411670:	ldp	x24, x23, [sp, #32]
  411674:	ldp	x28, x25, [sp, #16]
  411678:	ldp	x29, x30, [sp], #80
  41167c:	ret
  411680:	mov	x0, x19
  411684:	mov	x1, x21
  411688:	bl	402700 <strcpy@plt>
  41168c:	mov	w0, #0xffffffff            	// #-1
  411690:	b	411664 <ferror@plt+0xed64>
  411694:	stp	x29, x30, [sp, #-64]!
  411698:	stp	x28, x23, [sp, #16]
  41169c:	stp	x22, x21, [sp, #32]
  4116a0:	stp	x20, x19, [sp, #48]
  4116a4:	mov	x29, sp
  4116a8:	sub	sp, sp, #0x210
  4116ac:	mov	x20, x1
  4116b0:	adrp	x1, 41b000 <ferror@plt+0x18700>
  4116b4:	movi	v0.2d, #0x0
  4116b8:	add	x1, x1, #0x93e
  4116bc:	mov	x19, x0
  4116c0:	stp	q0, q0, [sp, #480]
  4116c4:	stp	q0, q0, [sp, #448]
  4116c8:	stp	q0, q0, [sp, #416]
  4116cc:	stp	q0, q0, [sp, #384]
  4116d0:	stp	q0, q0, [sp, #352]
  4116d4:	stp	q0, q0, [sp, #320]
  4116d8:	stp	q0, q0, [sp, #288]
  4116dc:	stp	q0, q0, [sp, #256]
  4116e0:	stp	q0, q0, [sp, #224]
  4116e4:	stp	q0, q0, [sp, #192]
  4116e8:	stp	q0, q0, [sp, #160]
  4116ec:	stp	q0, q0, [sp, #128]
  4116f0:	stp	q0, q0, [sp, #96]
  4116f4:	stp	q0, q0, [sp, #64]
  4116f8:	stp	q0, q0, [sp, #32]
  4116fc:	stp	q0, q0, [sp]
  411700:	bl	402720 <fopen64@plt>
  411704:	cbz	x0, 411788 <ferror@plt+0xee88>
  411708:	mov	x21, x0
  41170c:	sub	x1, x29, #0x4
  411710:	mov	x2, sp
  411714:	mov	x0, x21
  411718:	bl	411534 <ferror@plt+0xec34>
  41171c:	cbz	w0, 411780 <ferror@plt+0xee80>
  411720:	cmn	w0, #0x1
  411724:	b.eq	411760 <ferror@plt+0xee60>  // b.none
  411728:	ldur	w23, [x29, #-4]
  41172c:	tbnz	w23, #31, 41170c <ferror@plt+0xee0c>
  411730:	mov	w0, #0x18                  	// #24
  411734:	bl	402400 <malloc@plt>
  411738:	mov	x22, x0
  41173c:	str	w23, [x0, #16]
  411740:	mov	x0, sp
  411744:	bl	402510 <strdup@plt>
  411748:	ldurb	w8, [x29, #-4]
  41174c:	lsl	x8, x8, #3
  411750:	ldr	x9, [x20, x8]
  411754:	stp	x9, x0, [x22]
  411758:	str	x22, [x20, x8]
  41175c:	b	41170c <ferror@plt+0xee0c>
  411760:	adrp	x8, 42c000 <ferror@plt+0x29700>
  411764:	ldr	x8, [x8, #3984]
  411768:	adrp	x1, 41b000 <ferror@plt+0x18700>
  41176c:	add	x1, x1, #0x3a9
  411770:	mov	x3, sp
  411774:	ldr	x0, [x8]
  411778:	mov	x2, x19
  41177c:	bl	4028c0 <fprintf@plt>
  411780:	mov	x0, x21
  411784:	bl	4023e0 <fclose@plt>
  411788:	add	sp, sp, #0x210
  41178c:	ldp	x20, x19, [sp, #48]
  411790:	ldp	x22, x21, [sp, #32]
  411794:	ldp	x28, x23, [sp, #16]
  411798:	ldp	x29, x30, [sp], #64
  41179c:	ret
  4117a0:	ldrb	w8, [x0]
  4117a4:	cbz	w8, 4117c4 <ferror@plt+0xeec4>
  4117a8:	add	x9, x0, #0x1
  4117ac:	mov	w0, #0x1505                	// #5381
  4117b0:	add	w10, w0, w0, lsl #5
  4117b4:	add	w0, w10, w8, uxtb
  4117b8:	ldrb	w8, [x9], #1
  4117bc:	cbnz	w8, 4117b0 <ferror@plt+0xeeb0>
  4117c0:	ret
  4117c4:	mov	w0, #0x1505                	// #5381
  4117c8:	ret
  4117cc:	stp	x29, x30, [sp, #-96]!
  4117d0:	stp	x28, x27, [sp, #16]
  4117d4:	stp	x26, x25, [sp, #32]
  4117d8:	stp	x24, x23, [sp, #48]
  4117dc:	stp	x22, x21, [sp, #64]
  4117e0:	stp	x20, x19, [sp, #80]
  4117e4:	mov	x29, sp
  4117e8:	sub	sp, sp, #0x1b0
  4117ec:	ldrh	w8, [x0, #4]
  4117f0:	and	w9, w8, #0xfffe
  4117f4:	cmp	w9, #0x10
  4117f8:	b.ne	411884 <ferror@plt+0xef84>  // b.any
  4117fc:	ldr	w9, [x0]
  411800:	mov	x21, x0
  411804:	subs	w3, w9, #0x20
  411808:	b.cs	411814 <ferror@plt+0xef14>  // b.hs, b.nlast
  41180c:	mov	w0, #0xffffffff            	// #-1
  411810:	b	411888 <ferror@plt+0xef88>
  411814:	ldr	w9, [x21, #20]
  411818:	adrp	x11, 434000 <stdin@@GLIBC_2.17+0x3238>
  41181c:	add	x11, x11, #0x628
  411820:	and	x10, x9, #0x3ff
  411824:	ldr	x19, [x11, x10, lsl #3]
  411828:	cbz	x19, 411840 <ferror@plt+0xef40>
  41182c:	ldr	w10, [x19, #36]
  411830:	cmp	w10, w9
  411834:	b.eq	411840 <ferror@plt+0xef40>  // b.none
  411838:	ldr	x19, [x19]
  41183c:	cbnz	x19, 41182c <ferror@plt+0xef2c>
  411840:	cmp	w8, #0x11
  411844:	b.ne	4118e0 <ferror@plt+0xefe0>  // b.any
  411848:	cbz	x19, 411884 <ferror@plt+0xef84>
  41184c:	ldr	x8, [x19, #48]
  411850:	sub	x0, x8, #0x30
  411854:	cmp	x19, x0
  411858:	b.ne	4118c8 <ferror@plt+0xefc8>  // b.any
  41185c:	ldp	x8, x9, [x19, #16]
  411860:	str	x8, [x9]
  411864:	cbz	x8, 41186c <ferror@plt+0xef6c>
  411868:	str	x9, [x8, #8]
  41186c:	ldp	x8, x9, [x19]
  411870:	str	x8, [x9]
  411874:	cbz	x8, 41187c <ferror@plt+0xef7c>
  411878:	str	x9, [x8, #8]
  41187c:	mov	x0, x19
  411880:	bl	402650 <free@plt>
  411884:	mov	w0, wzr
  411888:	add	sp, sp, #0x1b0
  41188c:	ldp	x20, x19, [sp, #80]
  411890:	ldp	x22, x21, [sp, #64]
  411894:	ldp	x24, x23, [sp, #48]
  411898:	ldp	x26, x25, [sp, #32]
  41189c:	ldp	x28, x27, [sp, #16]
  4118a0:	ldp	x29, x30, [sp], #96
  4118a4:	ret
  4118a8:	ldp	x9, x8, [x8]
  4118ac:	str	x8, [x9, #8]
  4118b0:	str	x9, [x8]
  4118b4:	bl	402650 <free@plt>
  4118b8:	sub	x0, x20, #0x30
  4118bc:	cmp	x19, x0
  4118c0:	mov	x8, x20
  4118c4:	b.eq	41185c <ferror@plt+0xef5c>  // b.none
  4118c8:	ldp	x9, x10, [x8, #-32]
  4118cc:	ldr	x20, [x8]
  4118d0:	str	x9, [x10]
  4118d4:	cbz	x9, 4118a8 <ferror@plt+0xefa8>
  4118d8:	str	x10, [x9, #8]
  4118dc:	b	4118a8 <ferror@plt+0xefa8>
  4118e0:	add	x2, x21, #0x20
  4118e4:	mov	x0, sp
  4118e8:	mov	w1, #0x35                  	// #53
  4118ec:	mov	w4, #0x8000                	// #32768
  4118f0:	add	x20, x21, #0x10
  4118f4:	bl	416cfc <ferror@plt+0x143fc>
  4118f8:	ldr	x22, [sp, #24]
  4118fc:	cbz	x19, 411960 <ferror@plt+0xf060>
  411900:	cbz	x22, 411ab8 <ferror@plt+0xf1b8>
  411904:	ldr	w8, [x21, #24]
  411908:	add	x21, x22, #0x4
  41190c:	add	x0, x19, #0x40
  411910:	mov	x1, x21
  411914:	str	w8, [x19, #32]
  411918:	bl	4025e0 <strcmp@plt>
  41191c:	cbz	w0, 411ab8 <ferror@plt+0xf1b8>
  411920:	mov	x8, x19
  411924:	ldr	x9, [x8, #16]!
  411928:	ldr	x10, [x8, #8]
  41192c:	str	x9, [x10]
  411930:	cbz	x9, 411938 <ferror@plt+0xf038>
  411934:	str	x10, [x9, #8]
  411938:	ldrb	w9, [x21]
  41193c:	cbz	w9, 411a90 <ferror@plt+0xf190>
  411940:	add	x10, x22, #0x5
  411944:	mov	w11, #0x1505                	// #5381
  411948:	add	w11, w11, w11, lsl #5
  41194c:	add	w11, w11, w9, uxtb
  411950:	ldrb	w9, [x10], #1
  411954:	cbnz	w9, 411948 <ferror@plt+0xf048>
  411958:	and	w9, w11, #0x3ff
  41195c:	b	411a94 <ferror@plt+0xf194>
  411960:	cbz	x22, 411884 <ferror@plt+0xef84>
  411964:	add	x1, x22, #0x4
  411968:	mov	x0, x20
  41196c:	mov	x2, xzr
  411970:	bl	4120c4 <ferror@plt+0xf7c4>
  411974:	cbz	x0, 411888 <ferror@plt+0xef88>
  411978:	ldr	x8, [sp, #416]
  41197c:	cbz	x8, 411884 <ferror@plt+0xef84>
  411980:	ldrh	w9, [x8]
  411984:	cmp	w9, #0x8
  411988:	b.cc	411884 <ferror@plt+0xef84>  // b.lo, b.ul, b.last
  41198c:	adrp	x26, 436000 <stdin@@GLIBC_2.17+0x5238>
  411990:	mov	x19, x0
  411994:	add	x23, x8, #0x4
  411998:	sub	w24, w9, #0x4
  41199c:	add	x25, x0, #0x30
  4119a0:	add	x26, x26, #0x628
  4119a4:	b	4119d0 <ferror@plt+0xf0d0>
  4119a8:	str	x9, [x8]
  4119ac:	str	x8, [x20, #24]
  4119b0:	ldrh	w8, [x23]
  4119b4:	add	w8, w8, #0x3
  4119b8:	and	w8, w8, #0x1fffc
  4119bc:	sub	w24, w24, w8
  4119c0:	mov	w0, wzr
  4119c4:	cmp	w24, #0x3
  4119c8:	add	x23, x23, x8
  4119cc:	b.le	411888 <ferror@plt+0xef88>
  4119d0:	ldrh	w8, [x23]
  4119d4:	mov	w0, wzr
  4119d8:	cmp	w8, #0x4
  4119dc:	b.cc	411888 <ferror@plt+0xef88>  // b.lo, b.ul, b.last
  4119e0:	cmp	w24, w8
  4119e4:	b.lt	411888 <ferror@plt+0xef88>  // b.tstop
  4119e8:	ldrh	w9, [x23, #2]
  4119ec:	cmp	w9, #0x35
  4119f0:	b.ne	4119b4 <ferror@plt+0xf0b4>  // b.any
  4119f4:	add	x22, x23, #0x4
  4119f8:	mov	x0, x22
  4119fc:	bl	402250 <strlen@plt>
  411a00:	add	x0, x0, #0x41
  411a04:	bl	402400 <malloc@plt>
  411a08:	cbz	x0, 4119b0 <ferror@plt+0xf0b0>
  411a0c:	ldr	w8, [x21, #20]
  411a10:	mov	x20, x0
  411a14:	mov	x1, x22
  411a18:	str	w8, [x0, #36]
  411a1c:	add	x0, x0, #0x40
  411a20:	bl	402700 <strcpy@plt>
  411a24:	ldrh	w8, [x21, #18]
  411a28:	add	x9, x20, #0x30
  411a2c:	strh	w8, [x20, #40]
  411a30:	ldr	w8, [x21, #24]
  411a34:	str	w8, [x20, #32]
  411a38:	ldr	x8, [x19, #56]
  411a3c:	str	x9, [x19, #56]
  411a40:	stp	x25, x8, [x20, #48]
  411a44:	str	x9, [x8]
  411a48:	ldrb	w8, [x22]
  411a4c:	cbz	w8, 411a70 <ferror@plt+0xf170>
  411a50:	add	x9, x23, #0x5
  411a54:	mov	w10, #0x1505                	// #5381
  411a58:	add	w10, w10, w10, lsl #5
  411a5c:	add	w10, w10, w8, uxtb
  411a60:	ldrb	w8, [x9], #1
  411a64:	cbnz	w8, 411a58 <ferror@plt+0xf158>
  411a68:	and	w8, w10, #0x3ff
  411a6c:	b	411a74 <ferror@plt+0xf174>
  411a70:	mov	w8, #0x105                 	// #261
  411a74:	add	x8, x26, x8, lsl #3
  411a78:	ldr	x10, [x8]
  411a7c:	mov	x9, x20
  411a80:	str	x10, [x9, #16]!
  411a84:	cbz	x10, 4119a8 <ferror@plt+0xf0a8>
  411a88:	str	x9, [x10, #8]
  411a8c:	b	4119a8 <ferror@plt+0xf0a8>
  411a90:	mov	w9, #0x105                 	// #261
  411a94:	adrp	x10, 436000 <stdin@@GLIBC_2.17+0x5238>
  411a98:	add	x10, x10, #0x628
  411a9c:	add	x9, x10, x9, lsl #3
  411aa0:	ldr	x10, [x9]
  411aa4:	str	x10, [x8]
  411aa8:	cbz	x10, 411ab0 <ferror@plt+0xf1b0>
  411aac:	str	x8, [x10, #8]
  411ab0:	str	x8, [x9]
  411ab4:	str	x9, [x19, #24]
  411ab8:	ldr	x23, [sp, #416]
  411abc:	cbz	x23, 411bfc <ferror@plt+0xf2fc>
  411ac0:	ldrh	w8, [x23]
  411ac4:	ldr	x22, [x19, #48]
  411ac8:	cmp	w8, #0x8
  411acc:	sub	x21, x22, #0x30
  411ad0:	b.cc	411b3c <ferror@plt+0xf23c>  // b.lo, b.ul, b.last
  411ad4:	add	x24, x23, #0x4
  411ad8:	sub	w25, w8, #0x4
  411adc:	mov	x26, x21
  411ae0:	b	411afc <ferror@plt+0xf1fc>
  411ae4:	add	w8, w27, #0x3
  411ae8:	and	x8, x8, #0x1fffc
  411aec:	sub	w25, w25, w8
  411af0:	cmp	w25, #0x3
  411af4:	add	x24, x24, x8
  411af8:	b.le	411b3c <ferror@plt+0xf23c>
  411afc:	ldrh	w27, [x24]
  411b00:	cmp	w27, #0x4
  411b04:	b.cc	411b3c <ferror@plt+0xf23c>  // b.lo, b.ul, b.last
  411b08:	cmp	w25, w27
  411b0c:	b.lt	411b3c <ferror@plt+0xf23c>  // b.tstop
  411b10:	ldrh	w8, [x24, #2]
  411b14:	cmp	w8, #0x35
  411b18:	b.ne	411ae4 <ferror@plt+0xf1e4>  // b.any
  411b1c:	cbz	x26, 411b3c <ferror@plt+0xf23c>
  411b20:	add	x0, x24, #0x4
  411b24:	add	x1, x26, #0x40
  411b28:	bl	4025e0 <strcmp@plt>
  411b2c:	cbnz	w0, 411b3c <ferror@plt+0xf23c>
  411b30:	ldr	x8, [x26, #48]
  411b34:	sub	x26, x8, #0x30
  411b38:	b	411ae4 <ferror@plt+0xf1e4>
  411b3c:	cmp	x19, x21
  411b40:	b.ne	411b6c <ferror@plt+0xf26c>  // b.any
  411b44:	b	411b88 <ferror@plt+0xf288>
  411b48:	ldp	x8, x9, [x22]
  411b4c:	mov	x0, x21
  411b50:	str	x9, [x8, #8]
  411b54:	str	x8, [x9]
  411b58:	bl	402650 <free@plt>
  411b5c:	sub	x21, x23, #0x30
  411b60:	cmp	x19, x21
  411b64:	mov	x22, x23
  411b68:	b.eq	411b84 <ferror@plt+0xf284>  // b.none
  411b6c:	ldp	x8, x9, [x22, #-32]
  411b70:	ldr	x23, [x22]
  411b74:	str	x8, [x9]
  411b78:	cbz	x8, 411b48 <ferror@plt+0xf248>
  411b7c:	str	x9, [x8, #8]
  411b80:	b	411b48 <ferror@plt+0xf248>
  411b84:	ldr	x23, [sp, #416]
  411b88:	cbz	x23, 411884 <ferror@plt+0xef84>
  411b8c:	ldrh	w8, [x23]
  411b90:	cmp	w8, #0x8
  411b94:	b.cc	411884 <ferror@plt+0xef84>  // b.lo, b.ul, b.last
  411b98:	add	x21, x23, #0x4
  411b9c:	sub	w22, w8, #0x4
  411ba0:	b	411bc0 <ferror@plt+0xf2c0>
  411ba4:	add	w8, w8, #0x3
  411ba8:	and	w8, w8, #0x1fffc
  411bac:	sub	w22, w22, w8
  411bb0:	mov	w0, wzr
  411bb4:	cmp	w22, #0x3
  411bb8:	add	x21, x21, x8
  411bbc:	b.le	411888 <ferror@plt+0xef88>
  411bc0:	ldrh	w8, [x21]
  411bc4:	mov	w0, wzr
  411bc8:	cmp	w8, #0x4
  411bcc:	b.cc	411888 <ferror@plt+0xef88>  // b.lo, b.ul, b.last
  411bd0:	cmp	w22, w8
  411bd4:	b.lt	411888 <ferror@plt+0xef88>  // b.tstop
  411bd8:	ldrh	w9, [x21, #2]
  411bdc:	cmp	w9, #0x35
  411be0:	b.ne	411ba4 <ferror@plt+0xf2a4>  // b.any
  411be4:	add	x1, x21, #0x4
  411be8:	mov	x0, x20
  411bec:	mov	x2, x19
  411bf0:	bl	4120c4 <ferror@plt+0xf7c4>
  411bf4:	ldrh	w8, [x21]
  411bf8:	b	411ba4 <ferror@plt+0xf2a4>
  411bfc:	ldr	x9, [x19, #48]
  411c00:	sub	x8, x9, #0x30
  411c04:	cmp	x19, x8
  411c08:	b.ne	411c38 <ferror@plt+0xf338>  // b.any
  411c0c:	b	411884 <ferror@plt+0xef84>
  411c10:	ldp	x10, x9, [x9]
  411c14:	mov	x0, x8
  411c18:	str	x9, [x10, #8]
  411c1c:	str	x10, [x9]
  411c20:	bl	402650 <free@plt>
  411c24:	sub	x8, x20, #0x30
  411c28:	mov	w0, wzr
  411c2c:	cmp	x19, x8
  411c30:	mov	x9, x20
  411c34:	b.eq	411888 <ferror@plt+0xef88>  // b.none
  411c38:	ldp	x10, x11, [x9, #-32]
  411c3c:	ldr	x20, [x9]
  411c40:	str	x10, [x11]
  411c44:	cbz	x10, 411c10 <ferror@plt+0xf310>
  411c48:	str	x11, [x10, #8]
  411c4c:	b	411c10 <ferror@plt+0xf310>
  411c50:	stp	x29, x30, [sp, #-32]!
  411c54:	str	x19, [sp, #16]
  411c58:	adrp	x19, 434000 <stdin@@GLIBC_2.17+0x3238>
  411c5c:	add	x19, x19, #0x600
  411c60:	adrp	x2, 41b000 <ferror@plt+0x18700>
  411c64:	mov	w3, w0
  411c68:	add	x2, x2, #0x560
  411c6c:	mov	w1, #0x10                  	// #16
  411c70:	mov	x0, x19
  411c74:	mov	x29, sp
  411c78:	bl	4023a0 <snprintf@plt>
  411c7c:	mov	x0, x19
  411c80:	ldr	x19, [sp, #16]
  411c84:	ldp	x29, x30, [sp], #32
  411c88:	ret
  411c8c:	stp	x29, x30, [sp, #-48]!
  411c90:	str	x21, [sp, #16]
  411c94:	stp	x20, x19, [sp, #32]
  411c98:	mov	x29, sp
  411c9c:	cbz	w0, 411d38 <ferror@plt+0xf438>
  411ca0:	adrp	x21, 434000 <stdin@@GLIBC_2.17+0x3238>
  411ca4:	and	w20, w0, #0x3ff
  411ca8:	add	x21, x21, #0x628
  411cac:	ldr	x8, [x21, w20, uxtw #3]
  411cb0:	mov	w19, w0
  411cb4:	cbz	x8, 411ccc <ferror@plt+0xf3cc>
  411cb8:	ldr	w9, [x8, #36]
  411cbc:	cmp	w9, w19
  411cc0:	b.eq	411d44 <ferror@plt+0xf444>  // b.none
  411cc4:	ldr	x8, [x8]
  411cc8:	cbnz	x8, 411cb8 <ferror@plt+0xf3b8>
  411ccc:	mov	x0, xzr
  411cd0:	mov	w1, w19
  411cd4:	bl	411d5c <ferror@plt+0xf45c>
  411cd8:	cmp	w0, w19
  411cdc:	b.ne	411cfc <ferror@plt+0xf3fc>  // b.any
  411ce0:	ldr	x8, [x21, x20, lsl #3]
  411ce4:	cbz	x8, 411cfc <ferror@plt+0xf3fc>
  411ce8:	ldr	w9, [x8, #36]
  411cec:	cmp	w9, w19
  411cf0:	b.eq	411d44 <ferror@plt+0xf444>  // b.none
  411cf4:	ldr	x8, [x8]
  411cf8:	cbnz	x8, 411ce8 <ferror@plt+0xf3e8>
  411cfc:	adrp	x20, 434000 <stdin@@GLIBC_2.17+0x3238>
  411d00:	add	x20, x20, #0x610
  411d04:	mov	w0, w19
  411d08:	mov	x1, x20
  411d0c:	bl	402470 <if_indextoname@plt>
  411d10:	cbnz	x0, 411d48 <ferror@plt+0xf448>
  411d14:	adrp	x20, 434000 <stdin@@GLIBC_2.17+0x3238>
  411d18:	add	x20, x20, #0x610
  411d1c:	adrp	x2, 41b000 <ferror@plt+0x18700>
  411d20:	add	x2, x2, #0x560
  411d24:	mov	w1, #0x10                  	// #16
  411d28:	mov	x0, x20
  411d2c:	mov	w3, w19
  411d30:	bl	4023a0 <snprintf@plt>
  411d34:	b	411d48 <ferror@plt+0xf448>
  411d38:	adrp	x20, 418000 <ferror@plt+0x15700>
  411d3c:	add	x20, x20, #0xad6
  411d40:	b	411d48 <ferror@plt+0xf448>
  411d44:	add	x20, x8, #0x40
  411d48:	mov	x0, x20
  411d4c:	ldp	x20, x19, [sp, #32]
  411d50:	ldr	x21, [sp, #16]
  411d54:	ldp	x29, x30, [sp], #48
  411d58:	ret
  411d5c:	stp	x29, x30, [sp, #-48]!
  411d60:	str	x28, [sp, #16]
  411d64:	stp	x20, x19, [sp, #32]
  411d68:	mov	x29, sp
  411d6c:	sub	sp, sp, #0x460
  411d70:	add	x8, sp, #0x40
  411d74:	mov	w20, w1
  411d78:	mov	x19, x0
  411d7c:	add	x0, x8, #0x8
  411d80:	mov	w2, #0x418                 	// #1048
  411d84:	mov	w1, wzr
  411d88:	bl	402480 <memset@plt>
  411d8c:	mov	x8, #0x20                  	// #32
  411d90:	movk	x8, #0x12, lsl #32
  411d94:	movk	x8, #0x1, lsl #48
  411d98:	movi	v0.2d, #0x0
  411d9c:	mov	x0, sp
  411da0:	mov	w1, wzr
  411da4:	str	w20, [sp, #84]
  411da8:	str	xzr, [sp, #48]
  411dac:	str	x8, [sp, #64]
  411db0:	stp	q0, q0, [sp, #16]
  411db4:	str	q0, [sp]
  411db8:	bl	4149b4 <ferror@plt+0x120b4>
  411dbc:	tbnz	w0, #31, 411e48 <ferror@plt+0xf548>
  411dc0:	add	x0, sp, #0x40
  411dc4:	mov	w1, #0x420                 	// #1056
  411dc8:	mov	w2, #0x1d                  	// #29
  411dcc:	mov	w3, #0x9                   	// #9
  411dd0:	bl	4164c0 <ferror@plt+0x13bc0>
  411dd4:	cbz	x19, 411e10 <ferror@plt+0xf510>
  411dd8:	mov	x0, x19
  411ddc:	bl	40e790 <ferror@plt+0xbe90>
  411de0:	cmp	w0, #0x0
  411de4:	mov	w8, #0x35                  	// #53
  411de8:	mov	w9, #0x3                   	// #3
  411dec:	mov	x0, x19
  411df0:	csel	w20, w9, w8, eq  // eq = none
  411df4:	bl	402250 <strlen@plt>
  411df8:	add	w4, w0, #0x1
  411dfc:	add	x0, sp, #0x40
  411e00:	mov	w1, #0x420                 	// #1056
  411e04:	mov	w2, w20
  411e08:	mov	x3, x19
  411e0c:	bl	416338 <ferror@plt+0x13a38>
  411e10:	mov	x0, sp
  411e14:	add	x1, sp, #0x40
  411e18:	add	x2, x29, #0x18
  411e1c:	bl	415e0c <ferror@plt+0x1350c>
  411e20:	tbnz	w0, #31, 411e50 <ferror@plt+0xf550>
  411e24:	ldr	x0, [x29, #24]
  411e28:	bl	4117cc <ferror@plt+0xeecc>
  411e2c:	ldr	x8, [x29, #24]
  411e30:	mov	w19, w0
  411e34:	cbnz	w0, 411e3c <ferror@plt+0xf53c>
  411e38:	ldr	w19, [x8, #20]
  411e3c:	mov	x0, x8
  411e40:	bl	402650 <free@plt>
  411e44:	b	411e54 <ferror@plt+0xf554>
  411e48:	mov	w19, wzr
  411e4c:	b	411e5c <ferror@plt+0xf55c>
  411e50:	mov	w19, wzr
  411e54:	mov	x0, sp
  411e58:	bl	4147e4 <ferror@plt+0x11ee4>
  411e5c:	mov	w0, w19
  411e60:	add	sp, sp, #0x460
  411e64:	ldp	x20, x19, [sp, #32]
  411e68:	ldr	x28, [sp, #16]
  411e6c:	ldp	x29, x30, [sp], #48
  411e70:	ret
  411e74:	cbz	w0, 411ea0 <ferror@plt+0xf5a0>
  411e78:	adrp	x9, 434000 <stdin@@GLIBC_2.17+0x3238>
  411e7c:	and	w8, w0, #0x3ff
  411e80:	add	x9, x9, #0x628
  411e84:	ldr	x8, [x9, w8, uxtw #3]
  411e88:	cbz	x8, 411ea0 <ferror@plt+0xf5a0>
  411e8c:	ldr	w9, [x8, #36]
  411e90:	cmp	w9, w0
  411e94:	b.eq	411ea8 <ferror@plt+0xf5a8>  // b.none
  411e98:	ldr	x8, [x8]
  411e9c:	cbnz	x8, 411e8c <ferror@plt+0xf58c>
  411ea0:	mov	w0, #0xffffffff            	// #-1
  411ea4:	ret
  411ea8:	ldrh	w0, [x8, #40]
  411eac:	ret
  411eb0:	cbz	w0, 411ee8 <ferror@plt+0xf5e8>
  411eb4:	adrp	x9, 434000 <stdin@@GLIBC_2.17+0x3238>
  411eb8:	and	w8, w0, #0x3ff
  411ebc:	add	x9, x9, #0x628
  411ec0:	ldr	x8, [x9, w8, uxtw #3]
  411ec4:	cbz	x8, 411edc <ferror@plt+0xf5dc>
  411ec8:	ldr	w9, [x8, #36]
  411ecc:	cmp	w9, w0
  411ed0:	b.eq	411ee4 <ferror@plt+0xf5e4>  // b.none
  411ed4:	ldr	x8, [x8]
  411ed8:	cbnz	x8, 411ec8 <ferror@plt+0xf5c8>
  411edc:	mov	w0, #0xffffffff            	// #-1
  411ee0:	ret
  411ee4:	ldr	w0, [x8, #32]
  411ee8:	ret
  411eec:	sub	sp, sp, #0x30
  411ef0:	stp	x29, x30, [sp, #16]
  411ef4:	stp	x20, x19, [sp, #32]
  411ef8:	add	x29, sp, #0x10
  411efc:	cbz	x0, 411f60 <ferror@plt+0xf660>
  411f00:	ldrb	w8, [x0]
  411f04:	mov	x19, x0
  411f08:	cbz	w8, 411f70 <ferror@plt+0xf670>
  411f0c:	add	x9, x19, #0x1
  411f10:	mov	w10, #0x1505                	// #5381
  411f14:	add	w10, w10, w10, lsl #5
  411f18:	add	w10, w10, w8, uxtb
  411f1c:	ldrb	w8, [x9], #1
  411f20:	cbnz	w8, 411f14 <ferror@plt+0xf614>
  411f24:	and	w8, w10, #0x3ff
  411f28:	adrp	x9, 436000 <stdin@@GLIBC_2.17+0x5238>
  411f2c:	add	x9, x9, #0x628
  411f30:	ldr	x20, [x9, x8, lsl #3]
  411f34:	cbz	x20, 411f50 <ferror@plt+0xf650>
  411f38:	add	x0, x20, #0x30
  411f3c:	mov	x1, x19
  411f40:	bl	4025e0 <strcmp@plt>
  411f44:	cbz	w0, 411f88 <ferror@plt+0xf688>
  411f48:	ldr	x20, [x20]
  411f4c:	cbnz	x20, 411f38 <ferror@plt+0xf638>
  411f50:	mov	x0, x19
  411f54:	mov	w1, wzr
  411f58:	bl	411d5c <ferror@plt+0xf45c>
  411f5c:	cbz	w0, 411f9c <ferror@plt+0xf69c>
  411f60:	ldp	x20, x19, [sp, #32]
  411f64:	ldp	x29, x30, [sp, #16]
  411f68:	add	sp, sp, #0x30
  411f6c:	ret
  411f70:	mov	w8, #0x105                 	// #261
  411f74:	adrp	x9, 436000 <stdin@@GLIBC_2.17+0x5238>
  411f78:	add	x9, x9, #0x628
  411f7c:	ldr	x20, [x9, x8, lsl #3]
  411f80:	cbnz	x20, 411f38 <ferror@plt+0xf638>
  411f84:	b	411f50 <ferror@plt+0xf650>
  411f88:	ldr	w0, [x20, #20]
  411f8c:	ldp	x20, x19, [sp, #32]
  411f90:	ldp	x29, x30, [sp, #16]
  411f94:	add	sp, sp, #0x30
  411f98:	ret
  411f9c:	mov	x0, x19
  411fa0:	bl	4027b0 <if_nametoindex@plt>
  411fa4:	cbnz	w0, 411f60 <ferror@plt+0xf660>
  411fa8:	adrp	x1, 41b000 <ferror@plt+0x18700>
  411fac:	add	x1, x1, #0x560
  411fb0:	sub	x2, x29, #0x4
  411fb4:	mov	x0, x19
  411fb8:	bl	4027e0 <__isoc99_sscanf@plt>
  411fbc:	ldur	w8, [x29, #-4]
  411fc0:	cmp	w0, #0x1
  411fc4:	csel	w0, w8, wzr, eq  // eq = none
  411fc8:	ldp	x20, x19, [sp, #32]
  411fcc:	ldp	x29, x30, [sp, #16]
  411fd0:	add	sp, sp, #0x30
  411fd4:	ret
  411fd8:	adrp	x10, 434000 <stdin@@GLIBC_2.17+0x3238>
  411fdc:	and	w9, w0, #0x3ff
  411fe0:	add	x10, x10, #0x628
  411fe4:	mov	w8, w0
  411fe8:	ldr	x0, [x10, w9, uxtw #3]
  411fec:	cbz	x0, 412008 <ferror@plt+0xf708>
  411ff0:	ldr	w10, [x0, #36]
  411ff4:	ldr	x9, [x0]
  411ff8:	cmp	w10, w8
  411ffc:	b.eq	41200c <ferror@plt+0xf70c>  // b.none
  412000:	mov	x0, x9
  412004:	cbnz	x9, 411ff0 <ferror@plt+0xf6f0>
  412008:	ret
  41200c:	ldr	x8, [x0, #8]
  412010:	str	x9, [x8]
  412014:	cbz	x9, 41201c <ferror@plt+0xf71c>
  412018:	str	x8, [x9, #8]
  41201c:	ldp	x8, x9, [x0, #16]
  412020:	str	x8, [x9]
  412024:	cbz	x8, 41202c <ferror@plt+0xf72c>
  412028:	str	x9, [x8, #8]
  41202c:	b	402650 <free@plt>
  412030:	stp	x29, x30, [sp, #-32]!
  412034:	stp	x20, x19, [sp, #16]
  412038:	adrp	x20, 434000 <stdin@@GLIBC_2.17+0x3238>
  41203c:	ldrb	w8, [x20, #1568]
  412040:	mov	x29, sp
  412044:	tbnz	w8, #0, 41207c <ferror@plt+0xf77c>
  412048:	mov	w1, wzr
  41204c:	mov	x19, x0
  412050:	bl	414ecc <ferror@plt+0x125cc>
  412054:	tbnz	w0, #31, 412088 <ferror@plt+0xf788>
  412058:	adrp	x1, 42c000 <ferror@plt+0x29700>
  41205c:	ldr	x1, [x1, #4000]
  412060:	mov	x0, x19
  412064:	mov	x2, xzr
  412068:	mov	w3, wzr
  41206c:	bl	41544c <ferror@plt+0x12b4c>
  412070:	tbnz	w0, #31, 41209c <ferror@plt+0xf79c>
  412074:	mov	w8, #0x1                   	// #1
  412078:	strb	w8, [x20, #1568]
  41207c:	ldp	x20, x19, [sp, #16]
  412080:	ldp	x29, x30, [sp], #32
  412084:	ret
  412088:	adrp	x0, 41b000 <ferror@plt+0x18700>
  41208c:	add	x0, x0, #0x565
  412090:	bl	402280 <perror@plt>
  412094:	mov	w0, #0x1                   	// #1
  412098:	bl	402260 <exit@plt>
  41209c:	adrp	x8, 42c000 <ferror@plt+0x29700>
  4120a0:	ldr	x8, [x8, #3984]
  4120a4:	adrp	x0, 41b000 <ferror@plt+0x18700>
  4120a8:	add	x0, x0, #0x57e
  4120ac:	mov	w1, #0x10                  	// #16
  4120b0:	ldr	x3, [x8]
  4120b4:	mov	w2, #0x1                   	// #1
  4120b8:	bl	4026c0 <fwrite@plt>
  4120bc:	mov	w0, #0x1                   	// #1
  4120c0:	bl	402260 <exit@plt>
  4120c4:	stp	x29, x30, [sp, #-48]!
  4120c8:	stp	x22, x21, [sp, #16]
  4120cc:	mov	x22, x0
  4120d0:	mov	x0, x1
  4120d4:	stp	x20, x19, [sp, #32]
  4120d8:	mov	x29, sp
  4120dc:	mov	x21, x2
  4120e0:	mov	x20, x1
  4120e4:	bl	402250 <strlen@plt>
  4120e8:	add	x0, x0, #0x41
  4120ec:	bl	402400 <malloc@plt>
  4120f0:	mov	x19, x0
  4120f4:	cbz	x0, 4121c8 <ferror@plt+0xf8c8>
  4120f8:	ldr	w8, [x22, #4]
  4120fc:	add	x0, x19, #0x40
  412100:	mov	x1, x20
  412104:	str	w8, [x19, #36]
  412108:	bl	402700 <strcpy@plt>
  41210c:	ldrh	w8, [x22, #2]
  412110:	strh	w8, [x19, #40]
  412114:	ldr	w8, [x22, #8]
  412118:	str	w8, [x19, #32]
  41211c:	cbz	x21, 412160 <ferror@plt+0xf860>
  412120:	ldr	x9, [x21, #56]
  412124:	add	x8, x19, #0x30
  412128:	add	x10, x21, #0x30
  41212c:	str	x8, [x21, #56]
  412130:	stp	x10, x9, [x19, #48]
  412134:	str	x8, [x9]
  412138:	ldrb	w8, [x20]
  41213c:	cbz	w8, 41219c <ferror@plt+0xf89c>
  412140:	add	x9, x20, #0x1
  412144:	mov	w10, #0x1505                	// #5381
  412148:	add	w10, w10, w10, lsl #5
  41214c:	add	w10, w10, w8, uxtb
  412150:	ldrb	w8, [x9], #1
  412154:	cbnz	w8, 412148 <ferror@plt+0xf848>
  412158:	and	w8, w10, #0x3ff
  41215c:	b	4121a0 <ferror@plt+0xf8a0>
  412160:	ldr	w8, [x22, #4]
  412164:	adrp	x9, 434000 <stdin@@GLIBC_2.17+0x3238>
  412168:	add	x9, x9, #0x628
  41216c:	and	x8, x8, #0x3ff
  412170:	add	x8, x9, x8, lsl #3
  412174:	ldr	x9, [x8]
  412178:	str	x9, [x19]
  41217c:	cbz	x9, 412184 <ferror@plt+0xf884>
  412180:	str	x19, [x9, #8]
  412184:	str	x19, [x8]
  412188:	str	x8, [x19, #8]
  41218c:	add	x8, x19, #0x30
  412190:	stp	x8, x8, [x19, #48]
  412194:	ldrb	w8, [x20]
  412198:	cbnz	w8, 412140 <ferror@plt+0xf840>
  41219c:	mov	w8, #0x105                 	// #261
  4121a0:	adrp	x9, 436000 <stdin@@GLIBC_2.17+0x5238>
  4121a4:	add	x9, x9, #0x628
  4121a8:	add	x8, x9, x8, lsl #3
  4121ac:	ldr	x10, [x8]
  4121b0:	mov	x9, x19
  4121b4:	str	x10, [x9, #16]!
  4121b8:	cbz	x10, 4121c0 <ferror@plt+0xf8c0>
  4121bc:	str	x9, [x10, #8]
  4121c0:	str	x9, [x8]
  4121c4:	str	x8, [x19, #24]
  4121c8:	mov	x0, x19
  4121cc:	ldp	x20, x19, [sp, #32]
  4121d0:	ldp	x22, x21, [sp, #16]
  4121d4:	ldp	x29, x30, [sp], #48
  4121d8:	ret
  4121dc:	stp	x29, x30, [sp, #-32]!
  4121e0:	str	x19, [sp, #16]
  4121e4:	adrp	x8, 42c000 <ferror@plt+0x29700>
  4121e8:	ldr	x8, [x8, #4008]
  4121ec:	mov	x19, x1
  4121f0:	mov	x29, sp
  4121f4:	ldr	w8, [x8]
  4121f8:	cbz	w8, 412228 <ferror@plt+0xf928>
  4121fc:	rev	w8, w0
  412200:	sxtw	x1, w2
  412204:	adrp	x2, 41b000 <ferror@plt+0x18700>
  412208:	lsr	w3, w8, #16
  41220c:	add	x2, x2, #0x58f
  412210:	mov	x0, x19
  412214:	bl	4023a0 <snprintf@plt>
  412218:	mov	x0, x19
  41221c:	ldr	x19, [sp, #16]
  412220:	ldp	x29, x30, [sp], #32
  412224:	ret
  412228:	and	w8, w0, #0xffff
  41222c:	cmp	w8, #0x8ff
  412230:	b.le	412284 <ferror@plt+0xf984>
  412234:	mov	w9, #0x4c87                	// #19591
  412238:	cmp	w8, w9
  41223c:	b.le	4122bc <ferror@plt+0xf9bc>
  412240:	mov	w9, #0xa287                	// #41607
  412244:	cmp	w8, w9
  412248:	b.le	412324 <ferror@plt+0xfa24>
  41224c:	mov	w9, #0xcc87                	// #52359
  412250:	cmp	w8, w9
  412254:	b.le	4123e0 <ferror@plt+0xfae0>
  412258:	mov	w9, #0xf37f                	// #62335
  41225c:	cmp	w8, w9
  412260:	b.gt	412510 <ferror@plt+0xfc10>
  412264:	mov	w9, #0xcc88                	// #52360
  412268:	cmp	w8, w9
  41226c:	b.eq	412530 <ferror@plt+0xfc30>  // b.none
  412270:	mov	w9, #0xdd86                	// #56710
  412274:	cmp	w8, w9
  412278:	b.ne	4121fc <ferror@plt+0xf8fc>  // b.any
  41227c:	mov	w8, #0x15                  	// #21
  412280:	b	41262c <ferror@plt+0xfd2c>
  412284:	cmp	w8, #0x35f
  412288:	b.gt	4122f4 <ferror@plt+0xf9f4>
  41228c:	cmp	w8, #0x101
  412290:	b.gt	412358 <ferror@plt+0xfa58>
  412294:	cmp	w8, #0x5f
  412298:	b.gt	41240c <ferror@plt+0xfb0c>
  41229c:	cmp	w8, #0x2
  4122a0:	b.eq	412538 <ferror@plt+0xfc38>  // b.none
  4122a4:	cmp	w8, #0x8
  4122a8:	b.eq	412540 <ferror@plt+0xfc40>  // b.none
  4122ac:	cmp	w8, #0xa
  4122b0:	b.ne	4121fc <ferror@plt+0xf8fc>  // b.any
  4122b4:	mov	w8, #0x7                   	// #7
  4122b8:	b	41262c <ferror@plt+0xfd2c>
  4122bc:	mov	w9, #0x16ff                	// #5887
  4122c0:	cmp	w8, w9
  4122c4:	b.gt	412380 <ferror@plt+0xfa80>
  4122c8:	mov	w9, #0x10ff                	// #4351
  4122cc:	cmp	w8, w9
  4122d0:	b.gt	41242c <ferror@plt+0xfb2c>
  4122d4:	cmp	w8, #0x900
  4122d8:	b.eq	412610 <ferror@plt+0xfd10>  // b.none
  4122dc:	cmp	w8, #0xc00
  4122e0:	b.eq	412548 <ferror@plt+0xfc48>  // b.none
  4122e4:	cmp	w8, #0x1, lsl #12
  4122e8:	b.ne	4121fc <ferror@plt+0xf8fc>  // b.any
  4122ec:	mov	w8, #0x24                  	// #36
  4122f0:	b	41262c <ferror@plt+0xfd2c>
  4122f4:	cmp	w8, #0x5ff
  4122f8:	b.gt	4123b8 <ferror@plt+0xfab8>
  4122fc:	cmp	w8, #0x4ff
  412300:	b.gt	412458 <ferror@plt+0xfb58>
  412304:	cmp	w8, #0x360
  412308:	b.eq	412550 <ferror@plt+0xfc50>  // b.none
  41230c:	cmp	w8, #0x400
  412310:	b.eq	412558 <ferror@plt+0xfc58>  // b.none
  412314:	cmp	w8, #0x460
  412318:	b.ne	4121fc <ferror@plt+0xf8fc>  // b.any
  41231c:	mov	w8, #0xd                   	// #13
  412320:	b	41262c <ferror@plt+0xfd2c>
  412324:	mov	w9, #0x6487                	// #25735
  412328:	cmp	w8, w9
  41232c:	b.gt	412478 <ferror@plt+0xfb78>
  412330:	mov	w9, #0x4c88                	// #19592
  412334:	cmp	w8, w9
  412338:	b.eq	412560 <ferror@plt+0xfc60>  // b.none
  41233c:	cmp	w8, #0x6, lsl #12
  412340:	b.eq	412568 <ferror@plt+0xfc68>  // b.none
  412344:	mov	w9, #0x6388                	// #25480
  412348:	cmp	w8, w9
  41234c:	b.ne	4121fc <ferror@plt+0xf8fc>  // b.any
  412350:	mov	w8, #0x16                  	// #22
  412354:	b	41262c <ferror@plt+0xfd2c>
  412358:	cmp	w8, #0x1ff
  41235c:	b.gt	4124a4 <ferror@plt+0xfba4>
  412360:	cmp	w8, #0x102
  412364:	b.eq	412570 <ferror@plt+0xfc70>  // b.none
  412368:	cmp	w8, #0x10a
  41236c:	b.eq	412578 <ferror@plt+0xfc78>  // b.none
  412370:	cmp	w8, #0x160
  412374:	b.ne	4121fc <ferror@plt+0xf8fc>  // b.any
  412378:	mov	w8, #0xa                   	// #10
  41237c:	b	41262c <ferror@plt+0xfd2c>
  412380:	mov	w9, #0x3780                	// #14208
  412384:	cmp	w8, w9
  412388:	b.gt	4124c4 <ferror@plt+0xfbc4>
  41238c:	mov	w9, #0x1700                	// #5888
  412390:	cmp	w8, w9
  412394:	b.eq	412618 <ferror@plt+0xfd18>  // b.none
  412398:	mov	w9, #0x1800                	// #6144
  41239c:	cmp	w8, w9
  4123a0:	b.eq	412580 <ferror@plt+0xfc80>  // b.none
  4123a4:	mov	w9, #0x3580                	// #13696
  4123a8:	cmp	w8, w9
  4123ac:	b.ne	4121fc <ferror@plt+0xf8fc>  // b.any
  4123b0:	mov	w8, #0x11                  	// #17
  4123b4:	b	41262c <ferror@plt+0xfd2c>
  4123b8:	cmp	w8, #0x6ff
  4123bc:	b.gt	4124f0 <ferror@plt+0xfbf0>
  4123c0:	cmp	w8, #0x600
  4123c4:	b.eq	412588 <ferror@plt+0xfc88>  // b.none
  4123c8:	cmp	w8, #0x608
  4123cc:	b.eq	412590 <ferror@plt+0xfc90>  // b.none
  4123d0:	cmp	w8, #0x660
  4123d4:	b.ne	4121fc <ferror@plt+0xf8fc>  // b.any
  4123d8:	mov	w8, #0xf                   	// #15
  4123dc:	b	41262c <ferror@plt+0xfd2c>
  4123e0:	mov	w9, #0xa288                	// #41608
  4123e4:	cmp	w8, w9
  4123e8:	b.eq	412598 <ferror@plt+0xfc98>  // b.none
  4123ec:	mov	w9, #0xa888                	// #43144
  4123f0:	cmp	w8, w9
  4123f4:	b.eq	4125a0 <ferror@plt+0xfca0>  // b.none
  4123f8:	mov	w9, #0xca88                	// #51848
  4123fc:	cmp	w8, w9
  412400:	b.ne	4121fc <ferror@plt+0xf8fc>  // b.any
  412404:	mov	w8, #0x2a                  	// #42
  412408:	b	41262c <ferror@plt+0xfd2c>
  41240c:	cmp	w8, #0x60
  412410:	b.eq	4125a8 <ferror@plt+0xfca8>  // b.none
  412414:	cmp	w8, #0x81
  412418:	b.eq	4125b0 <ferror@plt+0xfcb0>  // b.none
  41241c:	cmp	w8, #0x100
  412420:	b.ne	4121fc <ferror@plt+0xf8fc>  // b.any
  412424:	mov	w8, #0x1a                  	// #26
  412428:	b	41262c <ferror@plt+0xfd2c>
  41242c:	mov	w9, #0x1100                	// #4352
  412430:	cmp	w8, w9
  412434:	b.eq	412620 <ferror@plt+0xfd20>  // b.none
  412438:	mov	w9, #0x1500                	// #5376
  41243c:	cmp	w8, w9
  412440:	b.eq	4125b8 <ferror@plt+0xfcb8>  // b.none
  412444:	mov	w9, #0x1600                	// #5632
  412448:	cmp	w8, w9
  41244c:	b.ne	4121fc <ferror@plt+0xf8fc>  // b.any
  412450:	mov	w8, #0x27                  	// #39
  412454:	b	41262c <ferror@plt+0xfd2c>
  412458:	cmp	w8, #0x500
  41245c:	b.eq	4125c0 <ferror@plt+0xfcc0>  // b.none
  412460:	cmp	w8, #0x508
  412464:	b.eq	4125c8 <ferror@plt+0xfcc8>  // b.none
  412468:	cmp	w8, #0x560
  41246c:	b.ne	4121fc <ferror@plt+0xf8fc>  // b.any
  412470:	mov	w8, #0xe                   	// #14
  412474:	b	41262c <ferror@plt+0xfd2c>
  412478:	mov	w9, #0x6488                	// #25736
  41247c:	cmp	w8, w9
  412480:	b.eq	4125d0 <ferror@plt+0xfcd0>  // b.none
  412484:	mov	w9, #0x8488                	// #33928
  412488:	cmp	w8, w9
  41248c:	b.eq	4125d8 <ferror@plt+0xfcd8>  // b.none
  412490:	mov	w9, #0x9b80                	// #39808
  412494:	cmp	w8, w9
  412498:	b.ne	4121fc <ferror@plt+0xf8fc>  // b.any
  41249c:	mov	w8, #0x12                  	// #18
  4124a0:	b	41262c <ferror@plt+0xfd2c>
  4124a4:	cmp	w8, #0x200
  4124a8:	b.eq	4125e0 <ferror@plt+0xfce0>  // b.none
  4124ac:	cmp	w8, #0x260
  4124b0:	b.eq	4125e8 <ferror@plt+0xfce8>  // b.none
  4124b4:	cmp	w8, #0x300
  4124b8:	b.ne	4121fc <ferror@plt+0xf8fc>  // b.any
  4124bc:	mov	w8, #0x1c                  	// #28
  4124c0:	b	41262c <ferror@plt+0xfd2c>
  4124c4:	mov	w9, #0x3781                	// #14209
  4124c8:	cmp	w8, w9
  4124cc:	b.eq	412628 <ferror@plt+0xfd28>  // b.none
  4124d0:	mov	w9, #0x4788                	// #18312
  4124d4:	cmp	w8, w9
  4124d8:	b.eq	4125f0 <ferror@plt+0xfcf0>  // b.none
  4124dc:	mov	w9, #0x4888                	// #18568
  4124e0:	cmp	w8, w9
  4124e4:	b.ne	4121fc <ferror@plt+0xf8fc>  // b.any
  4124e8:	mov	w8, #0x2f                  	// #47
  4124ec:	b	41262c <ferror@plt+0xfd2c>
  4124f0:	cmp	w8, #0x700
  4124f4:	b.eq	4125f8 <ferror@plt+0xfcf8>  // b.none
  4124f8:	cmp	w8, #0x760
  4124fc:	b.eq	412600 <ferror@plt+0xfd00>  // b.none
  412500:	cmp	w8, #0x800
  412504:	b.ne	4121fc <ferror@plt+0xf8fc>  // b.any
  412508:	mov	w8, #0x21                  	// #33
  41250c:	b	41262c <ferror@plt+0xfd2c>
  412510:	mov	w9, #0xf380                	// #62336
  412514:	cmp	w8, w9
  412518:	b.eq	412608 <ferror@plt+0xfd08>  // b.none
  41251c:	mov	w9, #0xff08                	// #65288
  412520:	cmp	w8, w9
  412524:	b.ne	4121fc <ferror@plt+0xf8fc>  // b.any
  412528:	mov	w8, #0x6                   	// #6
  41252c:	b	41262c <ferror@plt+0xfd2c>
  412530:	mov	w8, #0x31                  	// #49
  412534:	b	41262c <ferror@plt+0xfd2c>
  412538:	mov	w8, #0x1                   	// #1
  41253c:	b	41262c <ferror@plt+0xfd2c>
  412540:	mov	w8, #0x3                   	// #3
  412544:	b	41262c <ferror@plt+0xfd2c>
  412548:	mov	w8, #0x23                  	// #35
  41254c:	b	41262c <ferror@plt+0xfd2c>
  412550:	mov	w8, #0xc                   	// #12
  412554:	b	41262c <ferror@plt+0xfd2c>
  412558:	mov	w8, #0x1d                  	// #29
  41255c:	b	41262c <ferror@plt+0xfd2c>
  412560:	mov	w8, #0x18                  	// #24
  412564:	b	41262c <ferror@plt+0xfd2c>
  412568:	mov	x8, xzr
  41256c:	b	41262c <ferror@plt+0xfd2c>
  412570:	mov	w8, #0x2                   	// #2
  412574:	b	41262c <ferror@plt+0xfd2c>
  412578:	mov	w8, #0x8                   	// #8
  41257c:	b	41262c <ferror@plt+0xfd2c>
  412580:	mov	w8, #0x29                  	// #41
  412584:	b	41262c <ferror@plt+0xfd2c>
  412588:	mov	w8, #0x1f                  	// #31
  41258c:	b	41262c <ferror@plt+0xfd2c>
  412590:	mov	w8, #0x5                   	// #5
  412594:	b	41262c <ferror@plt+0xfd2c>
  412598:	mov	w8, #0x2b                  	// #43
  41259c:	b	41262c <ferror@plt+0xfd2c>
  4125a0:	mov	w8, #0x2d                  	// #45
  4125a4:	b	41262c <ferror@plt+0xfd2c>
  4125a8:	mov	w8, #0x9                   	// #9
  4125ac:	b	41262c <ferror@plt+0xfd2c>
  4125b0:	mov	w8, #0x2c                  	// #44
  4125b4:	b	41262c <ferror@plt+0xfd2c>
  4125b8:	mov	w8, #0x26                  	// #38
  4125bc:	b	41262c <ferror@plt+0xfd2c>
  4125c0:	mov	w8, #0x1e                  	// #30
  4125c4:	b	41262c <ferror@plt+0xfd2c>
  4125c8:	mov	w8, #0x4                   	// #4
  4125cc:	b	41262c <ferror@plt+0xfd2c>
  4125d0:	mov	w8, #0x17                  	// #23
  4125d4:	b	41262c <ferror@plt+0xfd2c>
  4125d8:	mov	w8, #0x19                  	// #25
  4125dc:	b	41262c <ferror@plt+0xfd2c>
  4125e0:	mov	w8, #0x1b                  	// #27
  4125e4:	b	41262c <ferror@plt+0xfd2c>
  4125e8:	mov	w8, #0xb                   	// #11
  4125ec:	b	41262c <ferror@plt+0xfd2c>
  4125f0:	mov	w8, #0x2e                  	// #46
  4125f4:	b	41262c <ferror@plt+0xfd2c>
  4125f8:	mov	w8, #0x20                  	// #32
  4125fc:	b	41262c <ferror@plt+0xfd2c>
  412600:	mov	w8, #0x10                  	// #16
  412604:	b	41262c <ferror@plt+0xfd2c>
  412608:	mov	w8, #0x13                  	// #19
  41260c:	b	41262c <ferror@plt+0xfd2c>
  412610:	mov	w8, #0x22                  	// #34
  412614:	b	41262c <ferror@plt+0xfd2c>
  412618:	mov	w8, #0x28                  	// #40
  41261c:	b	41262c <ferror@plt+0xfd2c>
  412620:	mov	w8, #0x25                  	// #37
  412624:	b	41262c <ferror@plt+0xfd2c>
  412628:	mov	w8, #0x14                  	// #20
  41262c:	adrp	x9, 42c000 <ferror@plt+0x29700>
  412630:	add	x9, x9, #0x9e8
  412634:	add	x8, x9, x8, lsl #4
  412638:	ldr	x19, [x8, #8]
  41263c:	mov	x0, x19
  412640:	ldr	x19, [sp, #16]
  412644:	ldp	x29, x30, [sp], #32
  412648:	ret
  41264c:	stp	x29, x30, [sp, #-48]!
  412650:	stp	x22, x21, [sp, #16]
  412654:	adrp	x22, 42c000 <ferror@plt+0x29700>
  412658:	stp	x20, x19, [sp, #32]
  41265c:	mov	x29, sp
  412660:	mov	x20, x1
  412664:	mov	x19, x0
  412668:	mov	x21, xzr
  41266c:	add	x22, x22, #0x9e8
  412670:	add	x8, x22, x21
  412674:	ldr	x0, [x8, #8]
  412678:	mov	x1, x20
  41267c:	bl	4024e0 <strcasecmp@plt>
  412680:	cbz	w0, 4126b8 <ferror@plt+0xfdb8>
  412684:	add	x21, x21, #0x10
  412688:	cmp	x21, #0x330
  41268c:	b.ne	412670 <ferror@plt+0xfd70>  // b.any
  412690:	mov	x0, x19
  412694:	mov	x1, x20
  412698:	mov	w2, wzr
  41269c:	bl	40dba4 <ferror@plt+0xb2a4>
  4126a0:	cmp	w0, #0x0
  4126a4:	csetm	w0, ne  // ne = any
  4126a8:	ldp	x20, x19, [sp, #32]
  4126ac:	ldp	x22, x21, [sp, #16]
  4126b0:	ldp	x29, x30, [sp], #48
  4126b4:	ret
  4126b8:	ldrh	w8, [x22, x21]
  4126bc:	rev	w8, w8
  4126c0:	lsr	w8, w8, #16
  4126c4:	strh	w8, [x19]
  4126c8:	ldp	x20, x19, [sp, #32]
  4126cc:	ldp	x22, x21, [sp, #16]
  4126d0:	ldp	x29, x30, [sp], #48
  4126d4:	ret
  4126d8:	stp	x29, x30, [sp, #-80]!
  4126dc:	stp	x22, x21, [sp, #48]
  4126e0:	stp	x20, x19, [sp, #64]
  4126e4:	mov	w19, w4
  4126e8:	mov	x20, x3
  4126ec:	mov	w22, w1
  4126f0:	cmp	w1, #0x10
  4126f4:	mov	x21, x0
  4126f8:	stp	x26, x25, [sp, #16]
  4126fc:	stp	x24, x23, [sp, #32]
  412700:	mov	x29, sp
  412704:	b.eq	412738 <ferror@plt+0xfe38>  // b.none
  412708:	cmp	w22, #0x4
  41270c:	b.ne	412770 <ferror@plt+0xfe70>  // b.any
  412710:	sub	w8, w2, #0x300
  412714:	cmp	w8, #0xa
  412718:	b.hi	412770 <ferror@plt+0xfe70>  // b.pmore
  41271c:	mov	w9, #0x1                   	// #1
  412720:	lsl	w8, w9, w8
  412724:	mov	w9, #0x501                 	// #1281
  412728:	tst	w8, w9
  41272c:	b.eq	412770 <ferror@plt+0xfe70>  // b.none
  412730:	mov	w0, #0x2                   	// #2
  412734:	b	41274c <ferror@plt+0xfe4c>
  412738:	cmp	w2, #0x337
  41273c:	b.eq	412748 <ferror@plt+0xfe48>  // b.none
  412740:	cmp	w2, #0x301
  412744:	b.ne	412770 <ferror@plt+0xfe70>  // b.any
  412748:	mov	w0, #0xa                   	// #10
  41274c:	mov	x1, x21
  412750:	mov	x2, x20
  412754:	mov	w3, w19
  412758:	ldp	x20, x19, [sp, #64]
  41275c:	ldp	x22, x21, [sp, #48]
  412760:	ldp	x24, x23, [sp, #32]
  412764:	ldp	x26, x25, [sp, #16]
  412768:	ldp	x29, x30, [sp], #80
  41276c:	b	4028e0 <inet_ntop@plt>
  412770:	ldrb	w3, [x21]
  412774:	adrp	x2, 41b000 <ferror@plt+0x18700>
  412778:	sxtw	x1, w19
  41277c:	add	x2, x2, #0x68f
  412780:	mov	x0, x20
  412784:	bl	4023a0 <snprintf@plt>
  412788:	cmp	w22, #0x2
  41278c:	b.lt	4127e0 <ferror@plt+0xfee0>  // b.tstop
  412790:	cmp	w19, #0x3
  412794:	b.lt	4127e0 <ferror@plt+0xfee0>  // b.tstop
  412798:	mov	w23, w22
  41279c:	adrp	x22, 41b000 <ferror@plt+0x18700>
  4127a0:	sub	w24, w19, #0x2
  4127a4:	mov	w25, #0x2                   	// #2
  4127a8:	mov	w26, #0x1                   	// #1
  4127ac:	add	x22, x22, #0x68e
  4127b0:	ldrb	w3, [x21, x26]
  4127b4:	add	x0, x20, x25
  4127b8:	sxtw	x1, w24
  4127bc:	mov	x2, x22
  4127c0:	bl	4023a0 <snprintf@plt>
  4127c4:	add	x26, x26, #0x1
  4127c8:	cmp	x26, x23
  4127cc:	b.cs	4127e0 <ferror@plt+0xfee0>  // b.hs, b.nlast
  4127d0:	add	x25, x25, #0x3
  4127d4:	cmp	w25, w19
  4127d8:	sub	w24, w24, #0x3
  4127dc:	b.lt	4127b0 <ferror@plt+0xfeb0>  // b.tstop
  4127e0:	mov	x0, x20
  4127e4:	ldp	x20, x19, [sp, #64]
  4127e8:	ldp	x22, x21, [sp, #48]
  4127ec:	ldp	x24, x23, [sp, #32]
  4127f0:	ldp	x26, x25, [sp, #16]
  4127f4:	ldp	x29, x30, [sp], #80
  4127f8:	ret
  4127fc:	sub	sp, sp, #0x160
  412800:	stp	x22, x21, [sp, #320]
  412804:	stp	x20, x19, [sp, #336]
  412808:	mov	w21, w1
  41280c:	mov	x20, x0
  412810:	mov	w1, #0x2e                  	// #46
  412814:	mov	x0, x2
  412818:	stp	x29, x30, [sp, #272]
  41281c:	str	x28, [sp, #288]
  412820:	stp	x24, x23, [sp, #304]
  412824:	add	x29, sp, #0x110
  412828:	mov	x19, x2
  41282c:	bl	4026a0 <strchr@plt>
  412830:	cbz	x0, 412858 <ferror@plt+0xff58>
  412834:	add	x0, sp, #0x8
  412838:	mov	w2, #0x2                   	// #2
  41283c:	mov	x1, x19
  412840:	bl	40dd68 <ferror@plt+0xb468>
  412844:	cbnz	w0, 4128dc <ferror@plt+0xffdc>
  412848:	cmp	w21, #0x4
  41284c:	b.ge	4128cc <ferror@plt+0xffcc>  // b.tcont
  412850:	mov	w0, #0xffffffff            	// #-1
  412854:	b	412908 <ferror@plt+0x10008>
  412858:	cmp	w21, #0x1
  41285c:	b.lt	412900 <ferror@plt+0x10000>  // b.tstop
  412860:	mov	w24, w21
  412864:	adrp	x21, 419000 <ferror@plt+0x16700>
  412868:	mov	x23, xzr
  41286c:	add	x21, x21, #0xfa6
  412870:	mov	w1, #0x3a                  	// #58
  412874:	mov	x0, x19
  412878:	bl	4026a0 <strchr@plt>
  41287c:	mov	x22, x0
  412880:	cbz	x0, 412888 <ferror@plt+0xff88>
  412884:	strb	wzr, [x22], #1
  412888:	add	x2, sp, #0x8
  41288c:	mov	x0, x19
  412890:	mov	x1, x21
  412894:	bl	4027e0 <__isoc99_sscanf@plt>
  412898:	cmp	w0, #0x1
  41289c:	b.ne	4128dc <ferror@plt+0xffdc>  // b.any
  4128a0:	ldr	w8, [sp, #8]
  4128a4:	cmp	w8, #0xff
  4128a8:	b.hi	4128dc <ferror@plt+0xffdc>  // b.pmore
  4128ac:	strb	w8, [x20, x23]
  4128b0:	cbz	x22, 412904 <ferror@plt+0x10004>
  4128b4:	add	x23, x23, #0x1
  4128b8:	cmp	x24, x23
  4128bc:	mov	x19, x22
  4128c0:	b.ne	412870 <ferror@plt+0xff70>  // b.any
  4128c4:	mov	w23, w24
  4128c8:	b	412904 <ferror@plt+0x10004>
  4128cc:	ldr	w8, [sp, #16]
  4128d0:	mov	w0, #0x4                   	// #4
  4128d4:	str	w8, [x20]
  4128d8:	b	412908 <ferror@plt+0x10008>
  4128dc:	adrp	x8, 42c000 <ferror@plt+0x29700>
  4128e0:	ldr	x8, [x8, #3984]
  4128e4:	adrp	x1, 41b000 <ferror@plt+0x18700>
  4128e8:	add	x1, x1, #0x694
  4128ec:	mov	x2, x19
  4128f0:	ldr	x0, [x8]
  4128f4:	bl	4028c0 <fprintf@plt>
  4128f8:	mov	w0, #0xffffffff            	// #-1
  4128fc:	b	412908 <ferror@plt+0x10008>
  412900:	mov	w23, wzr
  412904:	add	w0, w23, #0x1
  412908:	ldp	x20, x19, [sp, #336]
  41290c:	ldp	x22, x21, [sp, #320]
  412910:	ldp	x24, x23, [sp, #304]
  412914:	ldr	x28, [sp, #288]
  412918:	ldp	x29, x30, [sp, #272]
  41291c:	add	sp, sp, #0x160
  412920:	ret
  412924:	stp	x29, x30, [sp, #-64]!
  412928:	stp	x24, x23, [sp, #16]
  41292c:	adrp	x23, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  412930:	ldr	w8, [x23, #3480]
  412934:	stp	x22, x21, [sp, #32]
  412938:	stp	x20, x19, [sp, #48]
  41293c:	mov	x29, sp
  412940:	cmp	w8, w0
  412944:	b.ne	412954 <ferror@plt+0x10054>  // b.any
  412948:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  41294c:	ldr	x19, [x8, #1576]
  412950:	b	4129d0 <ferror@plt+0x100d0>
  412954:	mov	w20, w2
  412958:	mov	w21, w0
  41295c:	mov	x19, x1
  412960:	bl	402710 <getprotobynumber@plt>
  412964:	cbz	x0, 4129b8 <ferror@plt+0x100b8>
  412968:	adrp	x8, 42c000 <ferror@plt+0x29700>
  41296c:	ldr	x8, [x8, #4008]
  412970:	ldr	w8, [x8]
  412974:	cbnz	w8, 4129b8 <ferror@plt+0x100b8>
  412978:	ldr	w8, [x23, #3480]
  41297c:	mov	x22, x0
  412980:	adrp	x24, 438000 <stdin@@GLIBC_2.17+0x7238>
  412984:	cmn	w8, #0x1
  412988:	b.eq	412994 <ferror@plt+0x10094>  // b.none
  41298c:	ldr	x0, [x24, #1576]
  412990:	bl	402650 <free@plt>
  412994:	str	w21, [x23, #3480]
  412998:	ldr	x0, [x22]
  41299c:	bl	402510 <strdup@plt>
  4129a0:	str	x0, [x24, #1576]
  4129a4:	ldr	x1, [x22]
  4129a8:	sxtw	x2, w20
  4129ac:	mov	x0, x19
  4129b0:	bl	41002c <ferror@plt+0xd72c>
  4129b4:	b	4129d0 <ferror@plt+0x100d0>
  4129b8:	adrp	x2, 41b000 <ferror@plt+0x18700>
  4129bc:	sxtw	x1, w20
  4129c0:	add	x2, x2, #0x6ad
  4129c4:	mov	x0, x19
  4129c8:	mov	w3, w21
  4129cc:	bl	4023a0 <snprintf@plt>
  4129d0:	mov	x0, x19
  4129d4:	ldp	x20, x19, [sp, #48]
  4129d8:	ldp	x22, x21, [sp, #32]
  4129dc:	ldp	x24, x23, [sp, #16]
  4129e0:	ldp	x29, x30, [sp], #64
  4129e4:	ret
  4129e8:	stp	x29, x30, [sp, #-48]!
  4129ec:	str	x21, [sp, #16]
  4129f0:	adrp	x21, 430000 <in6addr_any@@GLIBC_2.17+0x3628>
  4129f4:	stp	x20, x19, [sp, #32]
  4129f8:	ldr	w19, [x21, #3484]
  4129fc:	mov	x20, x0
  412a00:	mov	x29, sp
  412a04:	cmn	w19, #0x1
  412a08:	b.eq	412a20 <ferror@plt+0x10120>  // b.none
  412a0c:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  412a10:	ldr	x0, [x8, #1584]
  412a14:	mov	x1, x20
  412a18:	bl	4025e0 <strcmp@plt>
  412a1c:	cbz	w0, 412a88 <ferror@plt+0x10188>
  412a20:	add	x0, x29, #0x1c
  412a24:	mov	w2, #0xa                   	// #10
  412a28:	mov	x1, x20
  412a2c:	bl	40d89c <ferror@plt+0xaf9c>
  412a30:	cbz	w0, 412a7c <ferror@plt+0x1017c>
  412a34:	mov	x0, x20
  412a38:	bl	402380 <getprotobyname@plt>
  412a3c:	cbz	x0, 412a84 <ferror@plt+0x10184>
  412a40:	ldr	w8, [x21, #3484]
  412a44:	mov	x19, x0
  412a48:	cmn	w8, #0x1
  412a4c:	b.eq	412a5c <ferror@plt+0x1015c>  // b.none
  412a50:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  412a54:	ldr	x0, [x8, #1584]
  412a58:	bl	402650 <free@plt>
  412a5c:	ldr	w8, [x19, #16]
  412a60:	str	w8, [x21, #3484]
  412a64:	ldr	x0, [x19]
  412a68:	bl	402510 <strdup@plt>
  412a6c:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  412a70:	str	x0, [x8, #1584]
  412a74:	ldr	w19, [x19, #16]
  412a78:	b	412a88 <ferror@plt+0x10188>
  412a7c:	ldrb	w19, [x29, #28]
  412a80:	b	412a88 <ferror@plt+0x10188>
  412a84:	mov	w19, #0xffffffff            	// #-1
  412a88:	mov	w0, w19
  412a8c:	ldp	x20, x19, [sp, #32]
  412a90:	ldr	x21, [sp, #16]
  412a94:	ldp	x29, x30, [sp], #48
  412a98:	ret
  412a9c:	stp	x29, x30, [sp, #-96]!
  412aa0:	stp	x28, x27, [sp, #16]
  412aa4:	stp	x26, x25, [sp, #32]
  412aa8:	stp	x24, x23, [sp, #48]
  412aac:	stp	x22, x21, [sp, #64]
  412ab0:	stp	x20, x19, [sp, #80]
  412ab4:	mov	x29, sp
  412ab8:	sub	sp, sp, #0x3, lsl #12
  412abc:	sub	sp, sp, #0x180
  412ac0:	mov	x19, x0
  412ac4:	adrp	x2, 41a000 <ferror@plt+0x17700>
  412ac8:	adrp	x3, 41b000 <ferror@plt+0x18700>
  412acc:	add	x2, x2, #0xe9e
  412ad0:	add	x3, x3, #0x6b8
  412ad4:	add	x0, sp, #0x74
  412ad8:	mov	w1, #0x1000                	// #4096
  412adc:	mov	x4, x19
  412ae0:	bl	4023a0 <snprintf@plt>
  412ae4:	add	x0, sp, #0x74
  412ae8:	mov	w1, #0x80000               	// #524288
  412aec:	bl	402770 <open64@plt>
  412af0:	tbnz	w0, #31, 412d18 <ferror@plt+0x10418>
  412af4:	mov	w1, #0x40000000            	// #1073741824
  412af8:	mov	w20, w0
  412afc:	bl	402730 <setns@plt>
  412b00:	tbnz	w0, #31, 412d50 <ferror@plt+0x10450>
  412b04:	mov	w0, w20
  412b08:	bl	402540 <close@plt>
  412b0c:	mov	w0, #0x20000               	// #131072
  412b10:	bl	402390 <unshare@plt>
  412b14:	tbnz	w0, #31, 412d90 <ferror@plt+0x10490>
  412b18:	adrp	x0, 419000 <ferror@plt+0x16700>
  412b1c:	adrp	x1, 418000 <ferror@plt+0x15700>
  412b20:	adrp	x2, 41a000 <ferror@plt+0x17700>
  412b24:	mov	w3, #0x4000                	// #16384
  412b28:	add	x0, x0, #0xd3b
  412b2c:	add	x1, x1, #0xdfc
  412b30:	add	x2, x2, #0x474
  412b34:	movk	w3, #0x8, lsl #16
  412b38:	mov	x4, xzr
  412b3c:	bl	402270 <mount@plt>
  412b40:	cbnz	w0, 412db8 <ferror@plt+0x104b8>
  412b44:	adrp	x0, 41b000 <ferror@plt+0x18700>
  412b48:	add	x0, x0, #0x756
  412b4c:	mov	w1, #0x2                   	// #2
  412b50:	bl	4023b0 <umount2@plt>
  412b54:	tbz	w0, #31, 412b6c <ferror@plt+0x1026c>
  412b58:	adrp	x0, 41b000 <ferror@plt+0x18700>
  412b5c:	add	x0, x0, #0x756
  412b60:	mov	x1, sp
  412b64:	bl	402640 <statvfs64@plt>
  412b68:	cbz	w0, 412d0c <ferror@plt+0x1040c>
  412b6c:	mov	x3, xzr
  412b70:	adrp	x1, 41b000 <ferror@plt+0x18700>
  412b74:	adrp	x2, 41b000 <ferror@plt+0x18700>
  412b78:	add	x1, x1, #0x756
  412b7c:	add	x2, x2, #0x75b
  412b80:	mov	x0, x19
  412b84:	mov	x4, xzr
  412b88:	bl	402270 <mount@plt>
  412b8c:	tbnz	w0, #31, 412de0 <ferror@plt+0x104e0>
  412b90:	mov	x0, x19
  412b94:	bl	402250 <strlen@plt>
  412b98:	cmp	x0, #0xfe
  412b9c:	b.hi	412ce4 <ferror@plt+0x103e4>  // b.pmore
  412ba0:	adrp	x2, 41a000 <ferror@plt+0x17700>
  412ba4:	adrp	x3, 41b000 <ferror@plt+0x18700>
  412ba8:	add	x0, sp, #0x3, lsl #12
  412bac:	add	x2, x2, #0xe9e
  412bb0:	add	x3, x3, #0x77e
  412bb4:	add	x0, x0, #0x74
  412bb8:	mov	w1, #0x10a                 	// #266
  412bbc:	mov	x4, x19
  412bc0:	bl	4023a0 <snprintf@plt>
  412bc4:	add	x0, sp, #0x3, lsl #12
  412bc8:	add	x0, x0, #0x74
  412bcc:	bl	402350 <opendir@plt>
  412bd0:	cbz	x0, 412ce4 <ferror@plt+0x103e4>
  412bd4:	mov	x19, x0
  412bd8:	bl	402670 <readdir64@plt>
  412bdc:	cbz	x0, 412cdc <ferror@plt+0x103dc>
  412be0:	adrp	x27, 42c000 <ferror@plt+0x29700>
  412be4:	ldr	x27, [x27, #3984]
  412be8:	adrp	x20, 41b000 <ferror@plt+0x18700>
  412bec:	adrp	x21, 41b000 <ferror@plt+0x18700>
  412bf0:	adrp	x22, 41a000 <ferror@plt+0x17700>
  412bf4:	adrp	x23, 41b000 <ferror@plt+0x18700>
  412bf8:	adrp	x24, 41a000 <ferror@plt+0x17700>
  412bfc:	adrp	x25, 41b000 <ferror@plt+0x18700>
  412c00:	add	x20, x20, #0x77c
  412c04:	add	x21, x21, #0x77b
  412c08:	add	x22, x22, #0xe9e
  412c0c:	add	x23, x23, #0x789
  412c10:	add	x24, x24, #0x474
  412c14:	add	x25, x25, #0x791
  412c18:	b	412c28 <ferror@plt+0x10328>
  412c1c:	mov	x0, x19
  412c20:	bl	402670 <readdir64@plt>
  412c24:	cbz	x0, 412cdc <ferror@plt+0x103dc>
  412c28:	add	x26, x0, #0x13
  412c2c:	mov	x0, x26
  412c30:	mov	x1, x20
  412c34:	bl	4025e0 <strcmp@plt>
  412c38:	cbz	w0, 412c1c <ferror@plt+0x1031c>
  412c3c:	mov	x0, x26
  412c40:	mov	x1, x21
  412c44:	bl	4025e0 <strcmp@plt>
  412c48:	cbz	w0, 412c1c <ferror@plt+0x1031c>
  412c4c:	add	x0, sp, #0x2, lsl #12
  412c50:	add	x3, sp, #0x3, lsl #12
  412c54:	add	x0, x0, #0x74
  412c58:	add	x3, x3, #0x74
  412c5c:	mov	w1, #0x1000                	// #4096
  412c60:	mov	x2, x22
  412c64:	mov	x4, x26
  412c68:	bl	4023a0 <snprintf@plt>
  412c6c:	add	x0, sp, #0x1, lsl #12
  412c70:	add	x0, x0, #0x74
  412c74:	mov	w1, #0x1000                	// #4096
  412c78:	mov	x2, x23
  412c7c:	mov	x3, x26
  412c80:	bl	4023a0 <snprintf@plt>
  412c84:	add	x0, sp, #0x2, lsl #12
  412c88:	add	x1, sp, #0x1, lsl #12
  412c8c:	add	x0, x0, #0x74
  412c90:	add	x1, x1, #0x74
  412c94:	mov	w3, #0x1000                	// #4096
  412c98:	mov	x2, x24
  412c9c:	mov	x4, xzr
  412ca0:	bl	402270 <mount@plt>
  412ca4:	tbz	w0, #31, 412c1c <ferror@plt+0x1031c>
  412ca8:	ldr	x26, [x27]
  412cac:	bl	402860 <__errno_location@plt>
  412cb0:	ldr	w0, [x0]
  412cb4:	bl	402530 <strerror@plt>
  412cb8:	add	x2, sp, #0x2, lsl #12
  412cbc:	add	x3, sp, #0x1, lsl #12
  412cc0:	mov	x4, x0
  412cc4:	add	x2, x2, #0x74
  412cc8:	add	x3, x3, #0x74
  412ccc:	mov	x0, x26
  412cd0:	mov	x1, x25
  412cd4:	bl	4028c0 <fprintf@plt>
  412cd8:	b	412c1c <ferror@plt+0x1031c>
  412cdc:	mov	x0, x19
  412ce0:	bl	402520 <closedir@plt>
  412ce4:	mov	w0, wzr
  412ce8:	add	sp, sp, #0x3, lsl #12
  412cec:	add	sp, sp, #0x180
  412cf0:	ldp	x20, x19, [sp, #80]
  412cf4:	ldp	x22, x21, [sp, #64]
  412cf8:	ldp	x24, x23, [sp, #48]
  412cfc:	ldp	x26, x25, [sp, #32]
  412d00:	ldp	x28, x27, [sp, #16]
  412d04:	ldp	x29, x30, [sp], #96
  412d08:	ret
  412d0c:	ldr	x8, [sp, #72]
  412d10:	and	x3, x8, #0x1
  412d14:	b	412b70 <ferror@plt+0x10270>
  412d18:	adrp	x8, 42c000 <ferror@plt+0x29700>
  412d1c:	ldr	x8, [x8, #3984]
  412d20:	ldr	x20, [x8]
  412d24:	bl	402860 <__errno_location@plt>
  412d28:	ldr	w0, [x0]
  412d2c:	bl	402530 <strerror@plt>
  412d30:	adrp	x1, 41b000 <ferror@plt+0x18700>
  412d34:	mov	x3, x0
  412d38:	add	x1, x1, #0x6c7
  412d3c:	mov	x0, x20
  412d40:	mov	x2, x19
  412d44:	bl	4028c0 <fprintf@plt>
  412d48:	mov	w0, #0xffffffff            	// #-1
  412d4c:	b	412ce8 <ferror@plt+0x103e8>
  412d50:	adrp	x8, 42c000 <ferror@plt+0x29700>
  412d54:	ldr	x8, [x8, #3984]
  412d58:	ldr	x21, [x8]
  412d5c:	bl	402860 <__errno_location@plt>
  412d60:	ldr	w0, [x0]
  412d64:	bl	402530 <strerror@plt>
  412d68:	adrp	x1, 41b000 <ferror@plt+0x18700>
  412d6c:	mov	x3, x0
  412d70:	add	x1, x1, #0x6ef
  412d74:	mov	x0, x21
  412d78:	mov	x2, x19
  412d7c:	bl	4028c0 <fprintf@plt>
  412d80:	mov	w0, w20
  412d84:	bl	402540 <close@plt>
  412d88:	mov	w0, #0xffffffff            	// #-1
  412d8c:	b	412ce8 <ferror@plt+0x103e8>
  412d90:	adrp	x8, 42c000 <ferror@plt+0x29700>
  412d94:	ldr	x8, [x8, #3984]
  412d98:	ldr	x19, [x8]
  412d9c:	bl	402860 <__errno_location@plt>
  412da0:	ldr	w0, [x0]
  412da4:	bl	402530 <strerror@plt>
  412da8:	adrp	x1, 41b000 <ferror@plt+0x18700>
  412dac:	mov	x2, x0
  412db0:	add	x1, x1, #0x71e
  412db4:	b	412e04 <ferror@plt+0x10504>
  412db8:	adrp	x8, 42c000 <ferror@plt+0x29700>
  412dbc:	ldr	x8, [x8, #3984]
  412dc0:	ldr	x19, [x8]
  412dc4:	bl	402860 <__errno_location@plt>
  412dc8:	ldr	w0, [x0]
  412dcc:	bl	402530 <strerror@plt>
  412dd0:	adrp	x1, 41b000 <ferror@plt+0x18700>
  412dd4:	mov	x2, x0
  412dd8:	add	x1, x1, #0x732
  412ddc:	b	412e04 <ferror@plt+0x10504>
  412de0:	adrp	x8, 42c000 <ferror@plt+0x29700>
  412de4:	ldr	x8, [x8, #3984]
  412de8:	ldr	x19, [x8]
  412dec:	bl	402860 <__errno_location@plt>
  412df0:	ldr	w0, [x0]
  412df4:	bl	402530 <strerror@plt>
  412df8:	adrp	x1, 41b000 <ferror@plt+0x18700>
  412dfc:	mov	x2, x0
  412e00:	add	x1, x1, #0x761
  412e04:	mov	x0, x19
  412e08:	bl	4028c0 <fprintf@plt>
  412e0c:	mov	w0, #0xffffffff            	// #-1
  412e10:	b	412ce8 <ferror@plt+0x103e8>
  412e14:	stp	x29, x30, [sp, #-32]!
  412e18:	stp	x28, x19, [sp, #16]
  412e1c:	mov	x29, sp
  412e20:	sub	sp, sp, #0x1, lsl #12
  412e24:	mov	w1, #0x2f                  	// #47
  412e28:	mov	x19, x0
  412e2c:	bl	4026a0 <strchr@plt>
  412e30:	cbnz	x0, 412e58 <ferror@plt+0x10558>
  412e34:	adrp	x2, 41a000 <ferror@plt+0x17700>
  412e38:	adrp	x3, 41b000 <ferror@plt+0x18700>
  412e3c:	add	x2, x2, #0xe9e
  412e40:	add	x3, x3, #0x6b8
  412e44:	mov	x0, sp
  412e48:	mov	w1, #0x1000                	// #4096
  412e4c:	mov	x4, x19
  412e50:	bl	4023a0 <snprintf@plt>
  412e54:	mov	x19, sp
  412e58:	mov	x0, x19
  412e5c:	mov	w1, wzr
  412e60:	bl	402770 <open64@plt>
  412e64:	add	sp, sp, #0x1, lsl #12
  412e68:	ldp	x28, x19, [sp, #16]
  412e6c:	ldp	x29, x30, [sp], #32
  412e70:	ret
  412e74:	stp	x29, x30, [sp, #-64]!
  412e78:	stp	x20, x19, [sp, #48]
  412e7c:	mov	x20, x0
  412e80:	adrp	x0, 41b000 <ferror@plt+0x18700>
  412e84:	add	x0, x0, #0x6b8
  412e88:	stp	x24, x23, [sp, #16]
  412e8c:	stp	x22, x21, [sp, #32]
  412e90:	mov	x29, sp
  412e94:	mov	x19, x1
  412e98:	bl	402350 <opendir@plt>
  412e9c:	cbz	x0, 412f10 <ferror@plt+0x10610>
  412ea0:	mov	x21, x0
  412ea4:	bl	402670 <readdir64@plt>
  412ea8:	cbz	x0, 412f00 <ferror@plt+0x10600>
  412eac:	adrp	x22, 41b000 <ferror@plt+0x18700>
  412eb0:	adrp	x23, 41b000 <ferror@plt+0x18700>
  412eb4:	add	x22, x22, #0x77c
  412eb8:	add	x23, x23, #0x77b
  412ebc:	b	412ecc <ferror@plt+0x105cc>
  412ec0:	mov	x0, x21
  412ec4:	bl	402670 <readdir64@plt>
  412ec8:	cbz	x0, 412f00 <ferror@plt+0x10600>
  412ecc:	add	x24, x0, #0x13
  412ed0:	mov	x0, x24
  412ed4:	mov	x1, x22
  412ed8:	bl	4025e0 <strcmp@plt>
  412edc:	cbz	w0, 412ec0 <ferror@plt+0x105c0>
  412ee0:	mov	x0, x24
  412ee4:	mov	x1, x23
  412ee8:	bl	4025e0 <strcmp@plt>
  412eec:	cbz	w0, 412ec0 <ferror@plt+0x105c0>
  412ef0:	mov	x0, x24
  412ef4:	mov	x1, x19
  412ef8:	blr	x20
  412efc:	cbz	w0, 412ec0 <ferror@plt+0x105c0>
  412f00:	mov	x0, x21
  412f04:	bl	402520 <closedir@plt>
  412f08:	mov	w0, wzr
  412f0c:	b	412f14 <ferror@plt+0x10614>
  412f10:	mov	w0, #0xffffffff            	// #-1
  412f14:	ldp	x20, x19, [sp, #48]
  412f18:	ldp	x22, x21, [sp, #32]
  412f1c:	ldp	x24, x23, [sp, #16]
  412f20:	ldp	x29, x30, [sp], #64
  412f24:	ret
  412f28:	stp	x29, x30, [sp, #-32]!
  412f2c:	str	x19, [sp, #16]
  412f30:	mov	x29, sp
  412f34:	cbz	w0, 412f7c <ferror@plt+0x1067c>
  412f38:	adrp	x8, 42c000 <ferror@plt+0x29700>
  412f3c:	ldr	x8, [x8, #4016]
  412f40:	ldr	x0, [x8]
  412f44:	bl	413df4 <ferror@plt+0x114f4>
  412f48:	adrp	x19, 438000 <stdin@@GLIBC_2.17+0x7238>
  412f4c:	str	x0, [x19, #1592]
  412f50:	cbz	x0, 412f88 <ferror@plt+0x10688>
  412f54:	adrp	x8, 42c000 <ferror@plt+0x29700>
  412f58:	ldr	x8, [x8, #4056]
  412f5c:	ldr	w8, [x8]
  412f60:	cbz	w8, 412f70 <ferror@plt+0x10670>
  412f64:	mov	w1, #0x1                   	// #1
  412f68:	bl	413e90 <ferror@plt+0x11590>
  412f6c:	ldr	x0, [x19, #1592]
  412f70:	ldr	x19, [sp, #16]
  412f74:	ldp	x29, x30, [sp], #32
  412f78:	b	4142d0 <ferror@plt+0x119d0>
  412f7c:	ldr	x19, [sp, #16]
  412f80:	ldp	x29, x30, [sp], #32
  412f84:	ret
  412f88:	adrp	x0, 41b000 <ferror@plt+0x18700>
  412f8c:	add	x0, x0, #0x7ca
  412f90:	bl	402280 <perror@plt>
  412f94:	mov	w0, #0x1                   	// #1
  412f98:	bl	402260 <exit@plt>
  412f9c:	stp	x29, x30, [sp, #-16]!
  412fa0:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  412fa4:	ldr	x0, [x8, #1592]
  412fa8:	mov	x29, sp
  412fac:	cbz	x0, 412fc4 <ferror@plt+0x106c4>
  412fb0:	bl	41433c <ferror@plt+0x11a3c>
  412fb4:	adrp	x0, 438000 <stdin@@GLIBC_2.17+0x7238>
  412fb8:	add	x0, x0, #0x638
  412fbc:	ldp	x29, x30, [sp], #16
  412fc0:	b	413e28 <ferror@plt+0x11528>
  412fc4:	ldp	x29, x30, [sp], #16
  412fc8:	ret
  412fcc:	stp	x29, x30, [sp, #-16]!
  412fd0:	mov	x29, sp
  412fd4:	cbz	w0, 413010 <ferror@plt+0x10710>
  412fd8:	adrp	x8, 42c000 <ferror@plt+0x29700>
  412fdc:	ldr	x8, [x8, #4016]
  412fe0:	ldr	x0, [x8]
  412fe4:	bl	413df4 <ferror@plt+0x114f4>
  412fe8:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  412fec:	str	x0, [x8, #1592]
  412ff0:	cbz	x0, 413018 <ferror@plt+0x10718>
  412ff4:	adrp	x8, 42c000 <ferror@plt+0x29700>
  412ff8:	ldr	x8, [x8, #4056]
  412ffc:	ldr	w8, [x8]
  413000:	cbz	w8, 413010 <ferror@plt+0x10710>
  413004:	mov	w1, #0x1                   	// #1
  413008:	ldp	x29, x30, [sp], #16
  41300c:	b	413e90 <ferror@plt+0x11590>
  413010:	ldp	x29, x30, [sp], #16
  413014:	ret
  413018:	adrp	x0, 41b000 <ferror@plt+0x18700>
  41301c:	add	x0, x0, #0x7ca
  413020:	bl	402280 <perror@plt>
  413024:	mov	w0, #0x1                   	// #1
  413028:	bl	402260 <exit@plt>
  41302c:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  413030:	ldr	x8, [x8, #1592]
  413034:	cbz	x8, 413044 <ferror@plt+0x10744>
  413038:	adrp	x0, 438000 <stdin@@GLIBC_2.17+0x7238>
  41303c:	add	x0, x0, #0x638
  413040:	b	413e28 <ferror@plt+0x11528>
  413044:	ret
  413048:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  41304c:	ldr	x8, [x8, #1592]
  413050:	cmp	x8, #0x0
  413054:	cset	w0, ne  // ne = any
  413058:	ret
  41305c:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  413060:	ldr	x0, [x8, #1592]
  413064:	ret
  413068:	stp	x29, x30, [sp, #-32]!
  41306c:	str	x19, [sp, #16]
  413070:	adrp	x19, 438000 <stdin@@GLIBC_2.17+0x7238>
  413074:	ldr	x8, [x19, #1592]
  413078:	mov	x29, sp
  41307c:	cbz	x8, 4130a4 <ferror@plt+0x107a4>
  413080:	mov	x1, x0
  413084:	cbz	x0, 413094 <ferror@plt+0x10794>
  413088:	mov	x0, x8
  41308c:	bl	413e9c <ferror@plt+0x1159c>
  413090:	ldr	x8, [x19, #1592]
  413094:	ldr	x19, [sp, #16]
  413098:	mov	x0, x8
  41309c:	ldp	x29, x30, [sp], #32
  4130a0:	b	4141b8 <ferror@plt+0x118b8>
  4130a4:	ldr	x19, [sp, #16]
  4130a8:	ldp	x29, x30, [sp], #32
  4130ac:	ret
  4130b0:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  4130b4:	ldr	x0, [x8, #1592]
  4130b8:	cbz	x0, 4130c0 <ferror@plt+0x107c0>
  4130bc:	b	414208 <ferror@plt+0x11908>
  4130c0:	ret
  4130c4:	stp	x29, x30, [sp, #-32]!
  4130c8:	str	x19, [sp, #16]
  4130cc:	adrp	x19, 438000 <stdin@@GLIBC_2.17+0x7238>
  4130d0:	ldr	x8, [x19, #1592]
  4130d4:	tst	w0, #0x6
  4130d8:	mov	x29, sp
  4130dc:	b.eq	413104 <ferror@plt+0x10804>  // b.none
  4130e0:	cbz	x8, 413108 <ferror@plt+0x10808>
  4130e4:	cbz	x1, 4130f4 <ferror@plt+0x107f4>
  4130e8:	mov	x0, x8
  4130ec:	bl	413e9c <ferror@plt+0x1159c>
  4130f0:	ldr	x8, [x19, #1592]
  4130f4:	ldr	x19, [sp, #16]
  4130f8:	mov	x0, x8
  4130fc:	ldp	x29, x30, [sp], #32
  413100:	b	4142d0 <ferror@plt+0x119d0>
  413104:	cbnz	x8, 413128 <ferror@plt+0x10828>
  413108:	mov	w8, #0x5                   	// #5
  41310c:	tst	w0, w8
  413110:	b.eq	413128 <ferror@plt+0x10828>  // b.none
  413114:	ldr	x19, [sp, #16]
  413118:	adrp	x0, 419000 <ferror@plt+0x16700>
  41311c:	add	x0, x0, #0xda9
  413120:	ldp	x29, x30, [sp], #32
  413124:	b	402840 <printf@plt>
  413128:	ldr	x19, [sp, #16]
  41312c:	ldp	x29, x30, [sp], #32
  413130:	ret
  413134:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  413138:	ldr	x8, [x8, #1592]
  41313c:	tst	w0, #0x6
  413140:	b.eq	413150 <ferror@plt+0x10850>  // b.none
  413144:	cbz	x8, 413154 <ferror@plt+0x10854>
  413148:	mov	x0, x8
  41314c:	b	41433c <ferror@plt+0x11a3c>
  413150:	cbnz	x8, 41316c <ferror@plt+0x1086c>
  413154:	mov	w8, #0x5                   	// #5
  413158:	tst	w0, w8
  41315c:	b.eq	41316c <ferror@plt+0x1086c>  // b.none
  413160:	adrp	x0, 419000 <ferror@plt+0x16700>
  413164:	add	x0, x0, #0xda9
  413168:	b	402840 <printf@plt>
  41316c:	ret
  413170:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  413174:	ldr	x8, [x8, #1592]
  413178:	tst	w0, #0x6
  41317c:	b.eq	413198 <ferror@plt+0x10898>  // b.none
  413180:	cbz	x8, 41319c <ferror@plt+0x1089c>
  413184:	mov	x0, x8
  413188:	cbz	x2, 4131c4 <ferror@plt+0x108c4>
  41318c:	mov	x1, x2
  413190:	mov	w2, w4
  413194:	b	4146c0 <ferror@plt+0x11dc0>
  413198:	cbnz	x8, 4131c0 <ferror@plt+0x108c0>
  41319c:	mov	w8, #0x5                   	// #5
  4131a0:	tst	w0, w8
  4131a4:	b.eq	4131c0 <ferror@plt+0x108c0>  // b.none
  4131a8:	adrp	x8, 42c000 <ferror@plt+0x29700>
  4131ac:	ldr	x8, [x8, #4016]
  4131b0:	mov	x2, x3
  4131b4:	mov	w3, w4
  4131b8:	ldr	x0, [x8]
  4131bc:	b	413aa8 <ferror@plt+0x111a8>
  4131c0:	ret
  4131c4:	mov	w1, w4
  4131c8:	b	41446c <ferror@plt+0x11b6c>
  4131cc:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  4131d0:	ldr	x8, [x8, #1592]
  4131d4:	tst	w0, #0x6
  4131d8:	b.eq	4131f4 <ferror@plt+0x108f4>  // b.none
  4131dc:	cbz	x8, 4131f8 <ferror@plt+0x108f8>
  4131e0:	mov	x0, x8
  4131e4:	cbz	x2, 413220 <ferror@plt+0x10920>
  4131e8:	mov	x1, x2
  4131ec:	mov	x2, x4
  4131f0:	b	4146f4 <ferror@plt+0x11df4>
  4131f4:	cbnz	x8, 41321c <ferror@plt+0x1091c>
  4131f8:	mov	w8, #0x5                   	// #5
  4131fc:	tst	w0, w8
  413200:	b.eq	41321c <ferror@plt+0x1091c>  // b.none
  413204:	adrp	x8, 42c000 <ferror@plt+0x29700>
  413208:	ldr	x8, [x8, #4016]
  41320c:	mov	x2, x3
  413210:	mov	x3, x4
  413214:	ldr	x0, [x8]
  413218:	b	413aa8 <ferror@plt+0x111a8>
  41321c:	ret
  413220:	mov	x1, x4
  413224:	b	41447c <ferror@plt+0x11b7c>
  413228:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  41322c:	ldr	x8, [x8, #1592]
  413230:	tst	w0, #0x6
  413234:	b.eq	413250 <ferror@plt+0x10950>  // b.none
  413238:	cbz	x8, 413254 <ferror@plt+0x10954>
  41323c:	mov	x0, x8
  413240:	cbz	x2, 413280 <ferror@plt+0x10980>
  413244:	mov	x1, x2
  413248:	mov	w2, w4
  41324c:	b	4145f0 <ferror@plt+0x11cf0>
  413250:	cbnz	x8, 41327c <ferror@plt+0x1097c>
  413254:	mov	w8, #0x5                   	// #5
  413258:	tst	w0, w8
  41325c:	b.eq	41327c <ferror@plt+0x1097c>  // b.none
  413260:	adrp	x8, 42c000 <ferror@plt+0x29700>
  413264:	ldr	x8, [x8, #4016]
  413268:	mov	x2, x3
  41326c:	ldr	x0, [x8]
  413270:	and	w8, w4, #0xff
  413274:	mov	w3, w8
  413278:	b	413aa8 <ferror@plt+0x111a8>
  41327c:	ret
  413280:	mov	w1, w4
  413284:	b	4143fc <ferror@plt+0x11afc>
  413288:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  41328c:	ldr	x8, [x8, #1592]
  413290:	tst	w0, #0x6
  413294:	b.eq	4132b0 <ferror@plt+0x109b0>  // b.none
  413298:	cbz	x8, 4132b4 <ferror@plt+0x109b4>
  41329c:	mov	x0, x8
  4132a0:	cbz	x2, 4132e0 <ferror@plt+0x109e0>
  4132a4:	mov	x1, x2
  4132a8:	mov	w2, w4
  4132ac:	b	414624 <ferror@plt+0x11d24>
  4132b0:	cbnz	x8, 4132dc <ferror@plt+0x109dc>
  4132b4:	mov	w8, #0x5                   	// #5
  4132b8:	tst	w0, w8
  4132bc:	b.eq	4132dc <ferror@plt+0x109dc>  // b.none
  4132c0:	adrp	x8, 42c000 <ferror@plt+0x29700>
  4132c4:	ldr	x8, [x8, #4016]
  4132c8:	mov	x2, x3
  4132cc:	ldr	x0, [x8]
  4132d0:	and	w8, w4, #0xffff
  4132d4:	mov	w3, w8
  4132d8:	b	413aa8 <ferror@plt+0x111a8>
  4132dc:	ret
  4132e0:	mov	w1, w4
  4132e4:	b	41440c <ferror@plt+0x11b0c>
  4132e8:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  4132ec:	ldr	x8, [x8, #1592]
  4132f0:	tst	w0, #0x6
  4132f4:	b.eq	413310 <ferror@plt+0x10a10>  // b.none
  4132f8:	cbz	x8, 413314 <ferror@plt+0x10a14>
  4132fc:	mov	x0, x8
  413300:	cbz	x2, 41333c <ferror@plt+0x10a3c>
  413304:	mov	x1, x2
  413308:	mov	w2, w4
  41330c:	b	414554 <ferror@plt+0x11c54>
  413310:	cbnz	x8, 413338 <ferror@plt+0x10a38>
  413314:	mov	w8, #0x5                   	// #5
  413318:	tst	w0, w8
  41331c:	b.eq	413338 <ferror@plt+0x10a38>  // b.none
  413320:	adrp	x8, 42c000 <ferror@plt+0x29700>
  413324:	ldr	x8, [x8, #4016]
  413328:	mov	x2, x3
  41332c:	mov	w3, w4
  413330:	ldr	x0, [x8]
  413334:	b	413aa8 <ferror@plt+0x111a8>
  413338:	ret
  41333c:	mov	w1, w4
  413340:	b	41441c <ferror@plt+0x11b1c>
  413344:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  413348:	ldr	x8, [x8, #1592]
  41334c:	tst	w0, #0x6
  413350:	b.eq	41336c <ferror@plt+0x10a6c>  // b.none
  413354:	cbz	x8, 413370 <ferror@plt+0x10a70>
  413358:	mov	x0, x8
  41335c:	cbz	x2, 413398 <ferror@plt+0x10a98>
  413360:	mov	x1, x2
  413364:	mov	x2, x4
  413368:	b	414588 <ferror@plt+0x11c88>
  41336c:	cbnz	x8, 413394 <ferror@plt+0x10a94>
  413370:	mov	w8, #0x5                   	// #5
  413374:	tst	w0, w8
  413378:	b.eq	413394 <ferror@plt+0x10a94>  // b.none
  41337c:	adrp	x8, 42c000 <ferror@plt+0x29700>
  413380:	ldr	x8, [x8, #4016]
  413384:	mov	x2, x3
  413388:	mov	x3, x4
  41338c:	ldr	x0, [x8]
  413390:	b	413aa8 <ferror@plt+0x111a8>
  413394:	ret
  413398:	mov	x1, x4
  41339c:	b	41442c <ferror@plt+0x11b2c>
  4133a0:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  4133a4:	ldr	x8, [x8, #1592]
  4133a8:	tst	w0, #0x6
  4133ac:	b.eq	4133c8 <ferror@plt+0x10ac8>  // b.none
  4133b0:	cbz	x8, 4133cc <ferror@plt+0x10acc>
  4133b4:	mov	x0, x8
  4133b8:	cbz	x2, 4133f4 <ferror@plt+0x10af4>
  4133bc:	mov	x1, x2
  4133c0:	mov	x2, x4
  4133c4:	b	414658 <ferror@plt+0x11d58>
  4133c8:	cbnz	x8, 4133f0 <ferror@plt+0x10af0>
  4133cc:	mov	w8, #0x5                   	// #5
  4133d0:	tst	w0, w8
  4133d4:	b.eq	4133f0 <ferror@plt+0x10af0>  // b.none
  4133d8:	adrp	x8, 42c000 <ferror@plt+0x29700>
  4133dc:	ldr	x8, [x8, #4016]
  4133e0:	mov	x2, x3
  4133e4:	mov	x3, x4
  4133e8:	ldr	x0, [x8]
  4133ec:	b	413aa8 <ferror@plt+0x111a8>
  4133f0:	ret
  4133f4:	mov	x1, x4
  4133f8:	b	41444c <ferror@plt+0x11b4c>
  4133fc:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  413400:	ldr	x8, [x8, #1592]
  413404:	tst	w0, #0x6
  413408:	b.eq	413424 <ferror@plt+0x10b24>  // b.none
  41340c:	cbz	x8, 413428 <ferror@plt+0x10b28>
  413410:	mov	x0, x8
  413414:	cbz	x2, 413450 <ferror@plt+0x10b50>
  413418:	mov	x1, x2
  41341c:	mov	x2, x4
  413420:	b	41468c <ferror@plt+0x11d8c>
  413424:	cbnz	x8, 41344c <ferror@plt+0x10b4c>
  413428:	mov	w8, #0x5                   	// #5
  41342c:	tst	w0, w8
  413430:	b.eq	41344c <ferror@plt+0x10b4c>  // b.none
  413434:	adrp	x8, 42c000 <ferror@plt+0x29700>
  413438:	ldr	x8, [x8, #4016]
  41343c:	mov	x2, x3
  413440:	mov	x3, x4
  413444:	ldr	x0, [x8]
  413448:	b	413aa8 <ferror@plt+0x111a8>
  41344c:	ret
  413450:	mov	x1, x4
  413454:	b	41445c <ferror@plt+0x11b5c>
  413458:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  41345c:	ldr	x8, [x8, #1592]
  413460:	tst	w0, #0x6
  413464:	b.eq	41347c <ferror@plt+0x10b7c>  // b.none
  413468:	cbz	x8, 413480 <ferror@plt+0x10b80>
  41346c:	mov	x0, x8
  413470:	cbz	x2, 4134a4 <ferror@plt+0x10ba4>
  413474:	mov	x1, x2
  413478:	b	414518 <ferror@plt+0x11c18>
  41347c:	cbnz	x8, 4134a0 <ferror@plt+0x10ba0>
  413480:	mov	w8, #0x5                   	// #5
  413484:	tst	w0, w8
  413488:	b.eq	4134a0 <ferror@plt+0x10ba0>  // b.none
  41348c:	adrp	x8, 42c000 <ferror@plt+0x29700>
  413490:	ldr	x8, [x8, #4016]
  413494:	mov	x2, x3
  413498:	ldr	x0, [x8]
  41349c:	b	413aa8 <ferror@plt+0x111a8>
  4134a0:	ret
  4134a4:	b	4143f0 <ferror@plt+0x11af0>
  4134a8:	sub	sp, sp, #0x60
  4134ac:	stp	x20, x19, [sp, #80]
  4134b0:	mov	x20, x0
  4134b4:	adrp	x2, 41b000 <ferror@plt+0x18700>
  4134b8:	mov	w19, w1
  4134bc:	add	x2, x2, #0x7ab
  4134c0:	mov	x0, sp
  4134c4:	mov	w1, #0x40                  	// #64
  4134c8:	mov	x3, x20
  4134cc:	stp	x29, x30, [sp, #64]
  4134d0:	add	x29, sp, #0x40
  4134d4:	bl	4023a0 <snprintf@plt>
  4134d8:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  4134dc:	ldr	x0, [x8, #1592]
  4134e0:	cbz	x0, 413504 <ferror@plt+0x10c04>
  4134e4:	cbz	x20, 413530 <ferror@plt+0x10c30>
  4134e8:	mov	x1, x20
  4134ec:	mov	w2, w19
  4134f0:	bl	414554 <ferror@plt+0x11c54>
  4134f4:	ldp	x20, x19, [sp, #80]
  4134f8:	ldp	x29, x30, [sp, #64]
  4134fc:	add	sp, sp, #0x60
  413500:	ret
  413504:	adrp	x8, 42c000 <ferror@plt+0x29700>
  413508:	ldr	x8, [x8, #4016]
  41350c:	mov	x2, sp
  413510:	mov	w1, #0x6                   	// #6
  413514:	mov	w3, w19
  413518:	ldr	x0, [x8]
  41351c:	bl	413aa8 <ferror@plt+0x111a8>
  413520:	ldp	x20, x19, [sp, #80]
  413524:	ldp	x29, x30, [sp, #64]
  413528:	add	sp, sp, #0x60
  41352c:	ret
  413530:	mov	w1, w19
  413534:	bl	41441c <ferror@plt+0x11b1c>
  413538:	ldp	x20, x19, [sp, #80]
  41353c:	ldp	x29, x30, [sp, #64]
  413540:	add	sp, sp, #0x60
  413544:	ret
  413548:	sub	sp, sp, #0x60
  41354c:	stp	x20, x19, [sp, #80]
  413550:	mov	x20, x0
  413554:	adrp	x2, 41b000 <ferror@plt+0x18700>
  413558:	mov	x19, x1
  41355c:	add	x2, x2, #0x7b2
  413560:	mov	x0, sp
  413564:	mov	w1, #0x40                  	// #64
  413568:	mov	x3, x20
  41356c:	stp	x29, x30, [sp, #64]
  413570:	add	x29, sp, #0x40
  413574:	bl	4023a0 <snprintf@plt>
  413578:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  41357c:	ldr	x0, [x8, #1592]
  413580:	cbz	x0, 4135a4 <ferror@plt+0x10ca4>
  413584:	cbz	x20, 4135d0 <ferror@plt+0x10cd0>
  413588:	cbnz	x19, 4135d0 <ferror@plt+0x10cd0>
  41358c:	mov	x1, x20
  413590:	bl	413e9c <ferror@plt+0x1159c>
  413594:	ldp	x20, x19, [sp, #80]
  413598:	ldp	x29, x30, [sp, #64]
  41359c:	add	sp, sp, #0x60
  4135a0:	ret
  4135a4:	adrp	x8, 42c000 <ferror@plt+0x29700>
  4135a8:	ldr	x8, [x8, #4016]
  4135ac:	mov	x2, sp
  4135b0:	mov	w1, #0x6                   	// #6
  4135b4:	mov	x3, x19
  4135b8:	ldr	x0, [x8]
  4135bc:	bl	413aa8 <ferror@plt+0x111a8>
  4135c0:	ldp	x20, x19, [sp, #80]
  4135c4:	ldp	x29, x30, [sp, #64]
  4135c8:	add	sp, sp, #0x60
  4135cc:	ret
  4135d0:	cbnz	x20, 4135f0 <ferror@plt+0x10cf0>
  4135d4:	cbz	x19, 4135f0 <ferror@plt+0x10cf0>
  4135d8:	mov	x1, x19
  4135dc:	bl	414380 <ferror@plt+0x11a80>
  4135e0:	ldp	x20, x19, [sp, #80]
  4135e4:	ldp	x29, x30, [sp, #64]
  4135e8:	add	sp, sp, #0x60
  4135ec:	ret
  4135f0:	mov	x1, x20
  4135f4:	mov	x2, x19
  4135f8:	bl	41448c <ferror@plt+0x11b8c>
  4135fc:	ldp	x20, x19, [sp, #80]
  413600:	ldp	x29, x30, [sp, #64]
  413604:	add	sp, sp, #0x60
  413608:	ret
  41360c:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  413610:	ldr	x8, [x8, #1592]
  413614:	tst	w0, #0x6
  413618:	b.eq	413634 <ferror@plt+0x10d34>  // b.none
  41361c:	cbz	x8, 413638 <ferror@plt+0x10d38>
  413620:	cbz	x2, 413660 <ferror@plt+0x10d60>
  413624:	cbnz	x4, 413660 <ferror@plt+0x10d60>
  413628:	mov	x0, x8
  41362c:	mov	x1, x2
  413630:	b	413e9c <ferror@plt+0x1159c>
  413634:	cbnz	x8, 41365c <ferror@plt+0x10d5c>
  413638:	mov	w8, #0x5                   	// #5
  41363c:	tst	w0, w8
  413640:	b.eq	41365c <ferror@plt+0x10d5c>  // b.none
  413644:	adrp	x8, 42c000 <ferror@plt+0x29700>
  413648:	ldr	x8, [x8, #4016]
  41364c:	mov	x2, x3
  413650:	mov	x3, x4
  413654:	ldr	x0, [x8]
  413658:	b	413aa8 <ferror@plt+0x111a8>
  41365c:	ret
  413660:	cbnz	x2, 413674 <ferror@plt+0x10d74>
  413664:	cbz	x4, 413674 <ferror@plt+0x10d74>
  413668:	mov	x0, x8
  41366c:	mov	x1, x4
  413670:	b	414380 <ferror@plt+0x11a80>
  413674:	mov	x0, x8
  413678:	mov	x1, x2
  41367c:	mov	x2, x4
  413680:	b	41448c <ferror@plt+0x11b8c>
  413684:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  413688:	ldr	x8, [x8, #1592]
  41368c:	tst	w0, #0x6
  413690:	b.eq	4136b0 <ferror@plt+0x10db0>  // b.none
  413694:	cbz	x8, 4136b4 <ferror@plt+0x10db4>
  413698:	cbz	x2, 4136f4 <ferror@plt+0x10df4>
  41369c:	and	w9, w4, #0x1
  4136a0:	mov	x0, x8
  4136a4:	mov	x1, x2
  4136a8:	mov	w2, w9
  4136ac:	b	4144d0 <ferror@plt+0x11bd0>
  4136b0:	cbnz	x8, 4136f0 <ferror@plt+0x10df0>
  4136b4:	mov	w8, #0x5                   	// #5
  4136b8:	tst	w0, w8
  4136bc:	b.eq	4136f0 <ferror@plt+0x10df0>  // b.none
  4136c0:	adrp	x8, 42c000 <ferror@plt+0x29700>
  4136c4:	ldr	x8, [x8, #4016]
  4136c8:	adrp	x9, 41b000 <ferror@plt+0x18700>
  4136cc:	add	x9, x9, #0x7b9
  4136d0:	tst	w4, #0x1
  4136d4:	ldr	x0, [x8]
  4136d8:	adrp	x8, 41b000 <ferror@plt+0x18700>
  4136dc:	add	x8, x8, #0x7be
  4136e0:	csel	x8, x9, x8, ne  // ne = any
  4136e4:	mov	x2, x3
  4136e8:	mov	x3, x8
  4136ec:	b	413aa8 <ferror@plt+0x111a8>
  4136f0:	ret
  4136f4:	and	w1, w4, #0x1
  4136f8:	mov	x0, x8
  4136fc:	b	4143c0 <ferror@plt+0x11ac0>
  413700:	sub	sp, sp, #0x60
  413704:	stp	x29, x30, [sp, #64]
  413708:	stp	x20, x19, [sp, #80]
  41370c:	adrp	x20, 438000 <stdin@@GLIBC_2.17+0x7238>
  413710:	ldr	x8, [x20, #1592]
  413714:	tst	w0, #0x6
  413718:	add	x29, sp, #0x40
  41371c:	b.eq	413768 <ferror@plt+0x10e68>  // b.none
  413720:	cbz	x8, 413768 <ferror@plt+0x10e68>
  413724:	mov	x19, x2
  413728:	adrp	x2, 41b000 <ferror@plt+0x18700>
  41372c:	add	x2, x2, #0x7c4
  413730:	mov	x0, sp
  413734:	mov	w1, #0x40                  	// #64
  413738:	mov	x3, x4
  41373c:	bl	4023a0 <snprintf@plt>
  413740:	ldr	x0, [x20, #1592]
  413744:	cbz	x0, 413758 <ferror@plt+0x10e58>
  413748:	cbz	x19, 41379c <ferror@plt+0x10e9c>
  41374c:	mov	x2, sp
  413750:	mov	x1, x19
  413754:	bl	41448c <ferror@plt+0x11b8c>
  413758:	ldp	x20, x19, [sp, #80]
  41375c:	ldp	x29, x30, [sp, #64]
  413760:	add	sp, sp, #0x60
  413764:	ret
  413768:	mov	w9, #0x5                   	// #5
  41376c:	tst	w0, w9
  413770:	b.eq	413758 <ferror@plt+0x10e58>  // b.none
  413774:	cbnz	x8, 413758 <ferror@plt+0x10e58>
  413778:	adrp	x8, 42c000 <ferror@plt+0x29700>
  41377c:	ldr	x8, [x8, #4016]
  413780:	ldp	x20, x19, [sp, #80]
  413784:	ldp	x29, x30, [sp, #64]
  413788:	mov	x2, x3
  41378c:	ldr	x0, [x8]
  413790:	mov	x3, x4
  413794:	add	sp, sp, #0x60
  413798:	b	413aa8 <ferror@plt+0x111a8>
  41379c:	mov	x1, sp
  4137a0:	bl	414380 <ferror@plt+0x11a80>
  4137a4:	ldp	x20, x19, [sp, #80]
  4137a8:	ldp	x29, x30, [sp, #64]
  4137ac:	add	sp, sp, #0x60
  4137b0:	ret
  4137b4:	sub	sp, sp, #0x60
  4137b8:	stp	x29, x30, [sp, #64]
  4137bc:	stp	x20, x19, [sp, #80]
  4137c0:	adrp	x20, 438000 <stdin@@GLIBC_2.17+0x7238>
  4137c4:	ldr	x8, [x20, #1592]
  4137c8:	tst	w0, #0x6
  4137cc:	add	x29, sp, #0x40
  4137d0:	b.eq	413818 <ferror@plt+0x10f18>  // b.none
  4137d4:	cbz	x8, 413818 <ferror@plt+0x10f18>
  4137d8:	mov	x19, x2
  4137dc:	adrp	x2, 419000 <ferror@plt+0x16700>
  4137e0:	add	x2, x2, #0xfa6
  4137e4:	mov	x0, sp
  4137e8:	mov	w1, #0x40                  	// #64
  4137ec:	mov	w3, w4
  4137f0:	bl	4023a0 <snprintf@plt>
  4137f4:	ldr	x0, [x20, #1592]
  4137f8:	cbz	x19, 41384c <ferror@plt+0x10f4c>
  4137fc:	mov	x2, sp
  413800:	mov	x1, x19
  413804:	bl	41448c <ferror@plt+0x11b8c>
  413808:	ldp	x20, x19, [sp, #80]
  41380c:	ldp	x29, x30, [sp, #64]
  413810:	add	sp, sp, #0x60
  413814:	ret
  413818:	mov	w9, #0x5                   	// #5
  41381c:	tst	w0, w9
  413820:	b.eq	413808 <ferror@plt+0x10f08>  // b.none
  413824:	cbnz	x8, 413808 <ferror@plt+0x10f08>
  413828:	adrp	x8, 42c000 <ferror@plt+0x29700>
  41382c:	ldr	x8, [x8, #4016]
  413830:	ldp	x20, x19, [sp, #80]
  413834:	ldp	x29, x30, [sp, #64]
  413838:	mov	x2, x3
  41383c:	ldr	x0, [x8]
  413840:	mov	w3, w4
  413844:	add	sp, sp, #0x60
  413848:	b	413aa8 <ferror@plt+0x111a8>
  41384c:	mov	x1, sp
  413850:	bl	414380 <ferror@plt+0x11a80>
  413854:	ldp	x20, x19, [sp, #80]
  413858:	ldp	x29, x30, [sp, #64]
  41385c:	add	sp, sp, #0x60
  413860:	ret
  413864:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  413868:	ldr	x8, [x8, #1592]
  41386c:	tst	w0, #0x6
  413870:	b.eq	413888 <ferror@plt+0x10f88>  // b.none
  413874:	cbz	x8, 41388c <ferror@plt+0x10f8c>
  413878:	mov	x0, x8
  41387c:	cbz	x2, 4138b4 <ferror@plt+0x10fb4>
  413880:	mov	x1, x2
  413884:	b	414728 <ferror@plt+0x11e28>
  413888:	cbnz	x8, 4138b0 <ferror@plt+0x10fb0>
  41388c:	mov	w8, #0x5                   	// #5
  413890:	tst	w0, w8
  413894:	b.eq	4138b0 <ferror@plt+0x10fb0>  // b.none
  413898:	adrp	x8, 42c000 <ferror@plt+0x29700>
  41389c:	ldr	x8, [x8, #4016]
  4138a0:	mov	x2, x3
  4138a4:	mov	x3, x4
  4138a8:	ldr	x0, [x8]
  4138ac:	b	413aa8 <ferror@plt+0x111a8>
  4138b0:	ret
  4138b4:	b	4143e4 <ferror@plt+0x11ae4>
  4138b8:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  4138bc:	ldr	x8, [x8, #1592]
  4138c0:	cbz	x8, 4138c8 <ferror@plt+0x10fc8>
  4138c4:	ret
  4138c8:	adrp	x8, 42c000 <ferror@plt+0x29700>
  4138cc:	ldr	x8, [x8, #4048]
  4138d0:	adrp	x0, 419000 <ferror@plt+0x16700>
  4138d4:	add	x0, x0, #0xda9
  4138d8:	ldr	x1, [x8]
  4138dc:	b	402840 <printf@plt>
  4138e0:	stp	x29, x30, [sp, #-32]!
  4138e4:	str	x19, [sp, #16]
  4138e8:	mov	w19, wzr
  4138ec:	mov	x29, sp
  4138f0:	cbz	w0, 41395c <ferror@plt+0x1105c>
  4138f4:	cbnz	w1, 41395c <ferror@plt+0x1105c>
  4138f8:	cmp	w0, #0x2
  4138fc:	b.eq	413918 <ferror@plt+0x11018>  // b.none
  413900:	adrp	x8, 42c000 <ferror@plt+0x29700>
  413904:	ldr	x8, [x8, #4016]
  413908:	ldr	x0, [x8]
  41390c:	bl	4023c0 <fileno@plt>
  413910:	bl	402750 <isatty@plt>
  413914:	cbz	w0, 41396c <ferror@plt+0x1106c>
  413918:	adrp	x0, 41b000 <ferror@plt+0x18700>
  41391c:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  413920:	mov	w19, #0x1                   	// #1
  413924:	add	x0, x0, #0x7ef
  413928:	strb	w19, [x8, #1600]
  41392c:	bl	402870 <getenv@plt>
  413930:	cbz	x0, 41395c <ferror@plt+0x1105c>
  413934:	mov	w1, #0x3b                  	// #59
  413938:	bl	402550 <strrchr@plt>
  41393c:	cbz	x0, 4139a0 <ferror@plt+0x110a0>
  413940:	ldrb	w8, [x0, #1]
  413944:	sub	w9, w8, #0x30
  413948:	cmp	w9, #0x7
  41394c:	b.cs	413998 <ferror@plt+0x11098>  // b.hs, b.nlast
  413950:	ldrb	w8, [x0, #2]
  413954:	mov	w19, #0x1                   	// #1
  413958:	cbz	w8, 413980 <ferror@plt+0x11080>
  41395c:	mov	w0, w19
  413960:	ldr	x19, [sp, #16]
  413964:	ldp	x29, x30, [sp], #32
  413968:	ret
  41396c:	mov	w19, wzr
  413970:	mov	w0, w19
  413974:	ldr	x19, [sp, #16]
  413978:	ldp	x29, x30, [sp], #32
  41397c:	ret
  413980:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  413984:	strb	w19, [x8, #1604]
  413988:	mov	w0, w19
  41398c:	ldr	x19, [sp, #16]
  413990:	ldp	x29, x30, [sp], #32
  413994:	ret
  413998:	cmp	w8, #0x38
  41399c:	b.eq	413950 <ferror@plt+0x11050>  // b.none
  4139a0:	mov	w19, #0x1                   	// #1
  4139a4:	mov	w0, w19
  4139a8:	ldr	x19, [sp, #16]
  4139ac:	ldp	x29, x30, [sp], #32
  4139b0:	ret
  4139b4:	stp	x29, x30, [sp, #-48]!
  4139b8:	str	x21, [sp, #16]
  4139bc:	stp	x20, x19, [sp, #32]
  4139c0:	mov	x29, sp
  4139c4:	cbz	x1, 413a28 <ferror@plt+0x11128>
  4139c8:	mov	x19, x1
  4139cc:	mov	x20, x0
  4139d0:	bl	402250 <strlen@plt>
  4139d4:	add	x9, x0, #0x10
  4139d8:	mov	x8, sp
  4139dc:	and	x9, x9, #0xfffffffffffffff0
  4139e0:	sub	x21, x8, x9
  4139e4:	add	x2, x0, #0x1
  4139e8:	mov	sp, x21
  4139ec:	mov	x0, x21
  4139f0:	mov	x1, x20
  4139f4:	bl	402220 <memcpy@plt>
  4139f8:	mov	w1, #0x3d                  	// #61
  4139fc:	mov	x0, x21
  413a00:	bl	4027c0 <strchrnul@plt>
  413a04:	ldrb	w8, [x0]
  413a08:	mov	x20, x0
  413a0c:	cbz	w8, 413a14 <ferror@plt+0x11114>
  413a10:	strb	wzr, [x20], #1
  413a14:	adrp	x1, 41b000 <ferror@plt+0x18700>
  413a18:	add	x1, x1, #0x7d6
  413a1c:	mov	x0, x21
  413a20:	bl	40e9d0 <ferror@plt+0xc0d0>
  413a24:	tbz	w0, #0, 413a30 <ferror@plt+0x11130>
  413a28:	mov	w0, wzr
  413a2c:	b	413a88 <ferror@plt+0x11188>
  413a30:	ldrb	w8, [x20]
  413a34:	cbz	w8, 413a7c <ferror@plt+0x1117c>
  413a38:	adrp	x1, 41b000 <ferror@plt+0x18700>
  413a3c:	add	x1, x1, #0x7dd
  413a40:	mov	x0, x20
  413a44:	bl	4025e0 <strcmp@plt>
  413a48:	cbz	w0, 413a7c <ferror@plt+0x1117c>
  413a4c:	adrp	x1, 41b000 <ferror@plt+0x18700>
  413a50:	add	x1, x1, #0x7e4
  413a54:	mov	x0, x20
  413a58:	bl	4025e0 <strcmp@plt>
  413a5c:	cbz	w0, 413a9c <ferror@plt+0x1119c>
  413a60:	adrp	x1, 41b000 <ferror@plt+0x18700>
  413a64:	add	x1, x1, #0x7e9
  413a68:	mov	x0, x20
  413a6c:	bl	4025e0 <strcmp@plt>
  413a70:	cbnz	w0, 413a28 <ferror@plt+0x11128>
  413a74:	str	wzr, [x19]
  413a78:	b	413a84 <ferror@plt+0x11184>
  413a7c:	mov	w8, #0x2                   	// #2
  413a80:	str	w8, [x19]
  413a84:	mov	w0, #0x1                   	// #1
  413a88:	mov	sp, x29
  413a8c:	ldp	x20, x19, [sp, #32]
  413a90:	ldr	x21, [sp, #16]
  413a94:	ldp	x29, x30, [sp], #48
  413a98:	ret
  413a9c:	mov	w0, #0x1                   	// #1
  413aa0:	str	w0, [x19]
  413aa4:	b	413a88 <ferror@plt+0x11188>
  413aa8:	sub	sp, sp, #0x130
  413aac:	stp	x29, x30, [sp, #240]
  413ab0:	add	x29, sp, #0xf0
  413ab4:	mov	x8, #0xffffffffffffffd8    	// #-40
  413ab8:	mov	x9, sp
  413abc:	sub	x10, x29, #0x68
  413ac0:	stp	x20, x19, [sp, #288]
  413ac4:	mov	x20, x2
  413ac8:	mov	x19, x0
  413acc:	movk	x8, #0xff80, lsl #32
  413ad0:	add	x11, x29, #0x40
  413ad4:	cmp	w1, #0x6
  413ad8:	add	x9, x9, #0x80
  413adc:	add	x10, x10, #0x28
  413ae0:	str	x28, [sp, #256]
  413ae4:	stp	x22, x21, [sp, #272]
  413ae8:	stp	x3, x4, [x29, #-104]
  413aec:	stp	x5, x6, [x29, #-88]
  413af0:	stur	x7, [x29, #-72]
  413af4:	stp	q1, q2, [sp, #16]
  413af8:	stp	q3, q4, [sp, #48]
  413afc:	str	q0, [sp]
  413b00:	stp	q5, q6, [sp, #80]
  413b04:	str	q7, [sp, #112]
  413b08:	stp	x9, x8, [x29, #-16]
  413b0c:	stp	x11, x10, [x29, #-32]
  413b10:	b.eq	413ba0 <ferror@plt+0x112a0>  // b.none
  413b14:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  413b18:	ldrb	w8, [x8, #1600]
  413b1c:	cbz	w8, 413ba0 <ferror@plt+0x112a0>
  413b20:	adrp	x8, 438000 <stdin@@GLIBC_2.17+0x7238>
  413b24:	ldrb	w8, [x8, #1604]
  413b28:	adrp	x9, 41b000 <ferror@plt+0x18700>
  413b2c:	adrp	x10, 41b000 <ferror@plt+0x18700>
  413b30:	add	x9, x9, #0x87c
  413b34:	add	x10, x10, #0x860
  413b38:	cmp	w8, #0x0
  413b3c:	csel	x8, x10, x9, ne  // ne = any
  413b40:	ldr	w8, [x8, w1, uxtw #2]
  413b44:	adrp	x9, 42c000 <ferror@plt+0x29700>
  413b48:	add	x9, x9, #0xd18
  413b4c:	adrp	x21, 419000 <ferror@plt+0x16700>
  413b50:	ldr	x2, [x9, x8, lsl #3]
  413b54:	add	x21, x21, #0xda9
  413b58:	mov	x0, x19
  413b5c:	mov	x1, x21
  413b60:	bl	4028c0 <fprintf@plt>
  413b64:	ldp	q0, q1, [x29, #-32]
  413b68:	mov	w22, w0
  413b6c:	sub	x2, x29, #0x40
  413b70:	mov	x0, x19
  413b74:	mov	x1, x20
  413b78:	stp	q0, q1, [x29, #-64]
  413b7c:	bl	402830 <vfprintf@plt>
  413b80:	adrp	x2, 41b000 <ferror@plt+0x18700>
  413b84:	add	w20, w0, w22
  413b88:	add	x2, x2, #0x85b
  413b8c:	mov	x0, x19
  413b90:	mov	x1, x21
  413b94:	bl	4028c0 <fprintf@plt>
  413b98:	add	w0, w20, w0
  413b9c:	b	413bb8 <ferror@plt+0x112b8>
  413ba0:	ldp	q0, q1, [x29, #-32]
  413ba4:	sub	x2, x29, #0x40
  413ba8:	mov	x0, x19
  413bac:	mov	x1, x20
  413bb0:	stp	q0, q1, [x29, #-64]
  413bb4:	bl	402830 <vfprintf@plt>
  413bb8:	ldp	x20, x19, [sp, #288]
  413bbc:	ldp	x22, x21, [sp, #272]
  413bc0:	ldr	x28, [sp, #256]
  413bc4:	ldp	x29, x30, [sp, #240]
  413bc8:	add	sp, sp, #0x130
  413bcc:	ret
  413bd0:	and	w8, w0, #0xff
  413bd4:	mov	w9, #0x6                   	// #6
  413bd8:	mov	w10, #0x3                   	// #3
  413bdc:	cmp	w8, #0xa
  413be0:	csel	w9, w10, w9, eq  // eq = none
  413be4:	cmp	w8, #0x2
  413be8:	csel	w0, w8, w9, eq  // eq = none
  413bec:	ret
  413bf0:	and	w8, w0, #0xff
  413bf4:	mov	w9, #0x5                   	// #5
  413bf8:	cmp	w8, #0x2
  413bfc:	cinc	w9, w9, ne  // ne = any
  413c00:	cmp	w8, #0x6
  413c04:	mov	w8, #0x4                   	// #4
  413c08:	csel	w0, w8, w9, eq  // eq = none
  413c0c:	ret
  413c10:	stp	x29, x30, [sp, #-80]!
  413c14:	stp	x26, x25, [sp, #16]
  413c18:	stp	x24, x23, [sp, #32]
  413c1c:	stp	x22, x21, [sp, #48]
  413c20:	stp	x20, x19, [sp, #64]
  413c24:	mov	x29, sp
  413c28:	mov	x21, x3
  413c2c:	mov	x19, x2
  413c30:	mov	x22, x1
  413c34:	mov	w20, w0
  413c38:	bl	402860 <__errno_location@plt>
  413c3c:	cmp	w20, #0x1c
  413c40:	mov	x20, x0
  413c44:	b.ne	413cd8 <ferror@plt+0x113d8>  // b.any
  413c48:	str	wzr, [x20]
  413c4c:	ldr	w8, [x22]
  413c50:	adrp	x2, 41a000 <ferror@plt+0x17700>
  413c54:	add	x2, x2, #0x762
  413c58:	mov	x0, x19
  413c5c:	rev	w26, w8
  413c60:	lsr	w3, w26, #12
  413c64:	mov	x1, x21
  413c68:	bl	4023a0 <snprintf@plt>
  413c6c:	sxtw	x8, w0
  413c70:	cmp	x8, x21
  413c74:	b.cs	413ce0 <ferror@plt+0x113e0>  // b.hs, b.nlast
  413c78:	add	x24, x22, #0x4
  413c7c:	adrp	x22, 41a000 <ferror@plt+0x17700>
  413c80:	add	x22, x22, #0x762
  413c84:	mov	w25, #0x2f                  	// #47
  413c88:	mov	x23, x19
  413c8c:	b	413cbc <ferror@plt+0x113bc>
  413c90:	mov	x21, xzr
  413c94:	ldr	w8, [x24], #4
  413c98:	mov	x0, x23
  413c9c:	mov	x1, x21
  413ca0:	mov	x2, x22
  413ca4:	rev	w26, w8
  413ca8:	lsr	w3, w26, #12
  413cac:	bl	4023a0 <snprintf@plt>
  413cb0:	sxtw	x8, w0
  413cb4:	cmp	x21, x8
  413cb8:	b.ls	413ce0 <ferror@plt+0x113e0>  // b.plast
  413cbc:	tbnz	w26, #8, 413cec <ferror@plt+0x113ec>
  413cc0:	subs	x9, x21, x8
  413cc4:	add	x23, x23, x8
  413cc8:	b.eq	413c90 <ferror@plt+0x11390>  // b.none
  413ccc:	strb	w25, [x23], #1
  413cd0:	sub	x21, x9, #0x1
  413cd4:	b	413c94 <ferror@plt+0x11394>
  413cd8:	mov	w8, #0x61                  	// #97
  413cdc:	b	413ce4 <ferror@plt+0x113e4>
  413ce0:	mov	w8, #0xfffffff9            	// #-7
  413ce4:	mov	x19, xzr
  413ce8:	str	w8, [x20]
  413cec:	mov	x0, x19
  413cf0:	ldp	x20, x19, [sp, #64]
  413cf4:	ldp	x22, x21, [sp, #48]
  413cf8:	ldp	x24, x23, [sp, #32]
  413cfc:	ldp	x26, x25, [sp, #16]
  413d00:	ldp	x29, x30, [sp], #80
  413d04:	ret
  413d08:	sub	sp, sp, #0x40
  413d0c:	stp	x29, x30, [sp, #16]
  413d10:	stp	x22, x21, [sp, #32]
  413d14:	stp	x20, x19, [sp, #48]
  413d18:	add	x29, sp, #0x10
  413d1c:	mov	x21, x3
  413d20:	mov	x19, x2
  413d24:	mov	x20, x1
  413d28:	mov	w22, w0
  413d2c:	bl	402860 <__errno_location@plt>
  413d30:	cmp	w22, #0x1c
  413d34:	b.ne	413dc0 <ferror@plt+0x114c0>  // b.any
  413d38:	lsr	x21, x21, #2
  413d3c:	str	wzr, [x0]
  413d40:	cbz	w21, 413d98 <ferror@plt+0x11498>
  413d44:	add	x1, sp, #0x8
  413d48:	mov	x0, x20
  413d4c:	mov	w2, wzr
  413d50:	bl	402240 <strtoul@plt>
  413d54:	mov	x8, x0
  413d58:	lsr	x9, x0, #20
  413d5c:	mov	w0, wzr
  413d60:	cbnz	x9, 413dcc <ferror@plt+0x114cc>
  413d64:	ldr	x9, [sp, #8]
  413d68:	cmp	x9, x20
  413d6c:	b.eq	413dcc <ferror@plt+0x114cc>  // b.none
  413d70:	lsl	w8, w8, #12
  413d74:	rev	w8, w8
  413d78:	str	w8, [x19]
  413d7c:	ldrb	w10, [x9]
  413d80:	cmp	w10, #0x2f
  413d84:	b.ne	413de0 <ferror@plt+0x114e0>  // b.any
  413d88:	add	x20, x9, #0x1
  413d8c:	subs	w21, w21, #0x1
  413d90:	add	x19, x19, #0x4
  413d94:	b.ne	413d44 <ferror@plt+0x11444>  // b.any
  413d98:	adrp	x8, 42c000 <ferror@plt+0x29700>
  413d9c:	ldr	x8, [x8, #3984]
  413da0:	adrp	x0, 41b000 <ferror@plt+0x18700>
  413da4:	add	x0, x0, #0x898
  413da8:	mov	w1, #0x18                  	// #24
  413dac:	ldr	x3, [x8]
  413db0:	mov	w2, #0x1                   	// #1
  413db4:	bl	4026c0 <fwrite@plt>
  413db8:	mov	w0, wzr
  413dbc:	b	413dcc <ferror@plt+0x114cc>
  413dc0:	mov	w8, #0x61                  	// #97
  413dc4:	str	w8, [x0]
  413dc8:	mov	w0, #0xffffffff            	// #-1
  413dcc:	ldp	x20, x19, [sp, #48]
  413dd0:	ldp	x22, x21, [sp, #32]
  413dd4:	ldp	x29, x30, [sp, #16]
  413dd8:	add	sp, sp, #0x40
  413ddc:	ret
  413de0:	cbnz	w10, 413db8 <ferror@plt+0x114b8>
  413de4:	orr	w8, w8, #0x10000
  413de8:	str	w8, [x19]
  413dec:	mov	w0, #0x1                   	// #1
  413df0:	b	413dcc <ferror@plt+0x114cc>
  413df4:	stp	x29, x30, [sp, #-32]!
  413df8:	str	x19, [sp, #16]
  413dfc:	mov	x19, x0
  413e00:	mov	w0, #0x10                  	// #16
  413e04:	mov	x29, sp
  413e08:	bl	402400 <malloc@plt>
  413e0c:	cbz	x0, 413e1c <ferror@plt+0x1151c>
  413e10:	str	x19, [x0]
  413e14:	str	wzr, [x0, #8]
  413e18:	strh	wzr, [x0, #12]
  413e1c:	ldr	x19, [sp, #16]
  413e20:	ldp	x29, x30, [sp], #32
  413e24:	ret
  413e28:	stp	x29, x30, [sp, #-32]!
  413e2c:	stp	x20, x19, [sp, #16]
  413e30:	ldr	x20, [x0]
  413e34:	mov	x29, sp
  413e38:	ldr	w8, [x20, #8]
  413e3c:	cbnz	w8, 413e70 <ferror@plt+0x11570>
  413e40:	ldr	x1, [x20]
  413e44:	mov	x19, x0
  413e48:	mov	w0, #0xa                   	// #10
  413e4c:	bl	402370 <fputc@plt>
  413e50:	ldr	x0, [x20]
  413e54:	bl	4026f0 <fflush@plt>
  413e58:	mov	x0, x20
  413e5c:	bl	402650 <free@plt>
  413e60:	str	xzr, [x19]
  413e64:	ldp	x20, x19, [sp, #16]
  413e68:	ldp	x29, x30, [sp], #32
  413e6c:	ret
  413e70:	adrp	x0, 41b000 <ferror@plt+0x18700>
  413e74:	adrp	x1, 41b000 <ferror@plt+0x18700>
  413e78:	adrp	x3, 41b000 <ferror@plt+0x18700>
  413e7c:	add	x0, x0, #0x8d9
  413e80:	add	x1, x1, #0x8ea
  413e84:	add	x3, x3, #0x8f8
  413e88:	mov	w2, #0x6e                  	// #110
  413e8c:	bl	402850 <__assert_fail@plt>
  413e90:	and	w8, w1, #0x1
  413e94:	strb	w8, [x0, #12]
  413e98:	ret
  413e9c:	stp	x29, x30, [sp, #-48]!
  413ea0:	stp	x22, x21, [sp, #16]
  413ea4:	stp	x20, x19, [sp, #32]
  413ea8:	mov	x19, x0
  413eac:	ldrb	w0, [x0, #13]
  413eb0:	mov	x20, x1
  413eb4:	mov	x29, sp
  413eb8:	cbz	w0, 413ec4 <ferror@plt+0x115c4>
  413ebc:	ldr	x1, [x19]
  413ec0:	bl	402340 <putc@plt>
  413ec4:	ldrb	w8, [x19, #12]
  413ec8:	mov	w9, #0x2c                  	// #44
  413ecc:	strb	w9, [x19, #13]
  413ed0:	cbz	w8, 413f18 <ferror@plt+0x11618>
  413ed4:	ldr	x1, [x19]
  413ed8:	mov	w0, #0xa                   	// #10
  413edc:	bl	402340 <putc@plt>
  413ee0:	ldr	w8, [x19, #8]
  413ee4:	cbz	w8, 413f18 <ferror@plt+0x11618>
  413ee8:	adrp	x21, 41b000 <ferror@plt+0x18700>
  413eec:	mov	w22, wzr
  413ef0:	add	x21, x21, #0x932
  413ef4:	ldr	x3, [x19]
  413ef8:	mov	w1, #0x4                   	// #4
  413efc:	mov	w2, #0x1                   	// #1
  413f00:	mov	x0, x21
  413f04:	bl	4026c0 <fwrite@plt>
  413f08:	ldr	w8, [x19, #8]
  413f0c:	add	w22, w22, #0x1
  413f10:	cmp	w22, w8
  413f14:	b.cc	413ef4 <ferror@plt+0x115f4>  // b.lo, b.ul, b.last
  413f18:	mov	x0, x19
  413f1c:	mov	x1, x20
  413f20:	strb	wzr, [x19, #13]
  413f24:	bl	413f64 <ferror@plt+0x11664>
  413f28:	ldr	x1, [x19]
  413f2c:	mov	w0, #0x3a                  	// #58
  413f30:	bl	402340 <putc@plt>
  413f34:	ldrb	w8, [x19, #12]
  413f38:	cbz	w8, 413f54 <ferror@plt+0x11654>
  413f3c:	ldr	x1, [x19]
  413f40:	ldp	x20, x19, [sp, #32]
  413f44:	ldp	x22, x21, [sp, #16]
  413f48:	mov	w0, #0x20                  	// #32
  413f4c:	ldp	x29, x30, [sp], #48
  413f50:	b	402340 <putc@plt>
  413f54:	ldp	x20, x19, [sp, #32]
  413f58:	ldp	x22, x21, [sp, #16]
  413f5c:	ldp	x29, x30, [sp], #48
  413f60:	ret
  413f64:	stp	x29, x30, [sp, #-96]!
  413f68:	stp	x28, x27, [sp, #16]
  413f6c:	stp	x26, x25, [sp, #32]
  413f70:	stp	x24, x23, [sp, #48]
  413f74:	stp	x22, x21, [sp, #64]
  413f78:	stp	x20, x19, [sp, #80]
  413f7c:	ldr	x8, [x0]
  413f80:	mov	x19, x0
  413f84:	mov	x20, x1
  413f88:	mov	w0, #0x22                  	// #34
  413f8c:	mov	x1, x8
  413f90:	mov	x29, sp
  413f94:	bl	402340 <putc@plt>
  413f98:	adrp	x21, 41b000 <ferror@plt+0x18700>
  413f9c:	adrp	x22, 41b000 <ferror@plt+0x18700>
  413fa0:	adrp	x23, 41b000 <ferror@plt+0x18700>
  413fa4:	adrp	x24, 41b000 <ferror@plt+0x18700>
  413fa8:	adrp	x25, 41b000 <ferror@plt+0x18700>
  413fac:	adrp	x26, 41b000 <ferror@plt+0x18700>
  413fb0:	adrp	x27, 41b000 <ferror@plt+0x18700>
  413fb4:	adrp	x28, 41b000 <ferror@plt+0x18700>
  413fb8:	add	x21, x21, #0x8b1
  413fbc:	add	x22, x22, #0x943
  413fc0:	add	x23, x23, #0x937
  413fc4:	add	x24, x24, #0x93a
  413fc8:	add	x25, x25, #0x940
  413fcc:	add	x26, x26, #0x93d
  413fd0:	add	x27, x27, #0x949
  413fd4:	add	x28, x28, #0x94c
  413fd8:	b	413fe8 <ferror@plt+0x116e8>
  413fdc:	ldr	x1, [x19]
  413fe0:	bl	402340 <putc@plt>
  413fe4:	add	x20, x20, #0x1
  413fe8:	ldrb	w0, [x20]
  413fec:	cmp	w0, #0x27
  413ff0:	b.hi	414020 <ferror@plt+0x11720>  // b.pmore
  413ff4:	adr	x8, 413fdc <ferror@plt+0x116dc>
  413ff8:	ldrb	w9, [x21, x0]
  413ffc:	add	x8, x8, x9, lsl #2
  414000:	br	x8
  414004:	ldr	x3, [x19]
  414008:	mov	w1, #0x2                   	// #2
  41400c:	mov	w2, #0x1                   	// #1
  414010:	mov	x0, x22
  414014:	bl	4026c0 <fwrite@plt>
  414018:	add	x20, x20, #0x1
  41401c:	b	413fe8 <ferror@plt+0x116e8>
  414020:	cmp	w0, #0x5c
  414024:	b.ne	413fdc <ferror@plt+0x116dc>  // b.any
  414028:	ldr	x3, [x19]
  41402c:	adrp	x0, 41b000 <ferror@plt+0x18700>
  414030:	mov	w1, #0x2                   	// #2
  414034:	mov	w2, #0x1                   	// #1
  414038:	add	x0, x0, #0x946
  41403c:	bl	4026c0 <fwrite@plt>
  414040:	add	x20, x20, #0x1
  414044:	b	413fe8 <ferror@plt+0x116e8>
  414048:	ldr	x3, [x19]
  41404c:	mov	w1, #0x2                   	// #2
  414050:	mov	w2, #0x1                   	// #1
  414054:	mov	x0, x23
  414058:	bl	4026c0 <fwrite@plt>
  41405c:	add	x20, x20, #0x1
  414060:	b	413fe8 <ferror@plt+0x116e8>
  414064:	ldr	x3, [x19]
  414068:	mov	w1, #0x2                   	// #2
  41406c:	mov	w2, #0x1                   	// #1
  414070:	mov	x0, x24
  414074:	bl	4026c0 <fwrite@plt>
  414078:	add	x20, x20, #0x1
  41407c:	b	413fe8 <ferror@plt+0x116e8>
  414080:	ldr	x3, [x19]
  414084:	mov	w1, #0x2                   	// #2
  414088:	mov	w2, #0x1                   	// #1
  41408c:	mov	x0, x25
  414090:	bl	4026c0 <fwrite@plt>
  414094:	add	x20, x20, #0x1
  414098:	b	413fe8 <ferror@plt+0x116e8>
  41409c:	ldr	x3, [x19]
  4140a0:	mov	w1, #0x2                   	// #2
  4140a4:	mov	w2, #0x1                   	// #1
  4140a8:	mov	x0, x26
  4140ac:	bl	4026c0 <fwrite@plt>
  4140b0:	add	x20, x20, #0x1
  4140b4:	b	413fe8 <ferror@plt+0x116e8>
  4140b8:	ldr	x3, [x19]
  4140bc:	mov	w1, #0x2                   	// #2
  4140c0:	mov	w2, #0x1                   	// #1
  4140c4:	mov	x0, x27
  4140c8:	bl	4026c0 <fwrite@plt>
  4140cc:	add	x20, x20, #0x1
  4140d0:	b	413fe8 <ferror@plt+0x116e8>
  4140d4:	ldr	x3, [x19]
  4140d8:	mov	w1, #0x2                   	// #2
  4140dc:	mov	w2, #0x1                   	// #1
  4140e0:	mov	x0, x28
  4140e4:	bl	4026c0 <fwrite@plt>
  4140e8:	add	x20, x20, #0x1
  4140ec:	b	413fe8 <ferror@plt+0x116e8>
  4140f0:	ldr	x1, [x19]
  4140f4:	ldp	x20, x19, [sp, #80]
  4140f8:	ldp	x22, x21, [sp, #64]
  4140fc:	ldp	x24, x23, [sp, #48]
  414100:	ldp	x26, x25, [sp, #32]
  414104:	ldp	x28, x27, [sp, #16]
  414108:	mov	w0, #0x22                  	// #34
  41410c:	ldp	x29, x30, [sp], #96
  414110:	b	402340 <putc@plt>
  414114:	sub	sp, sp, #0x120
  414118:	stp	x29, x30, [sp, #240]
  41411c:	add	x29, sp, #0xf0
  414120:	mov	x8, #0xffffffffffffffd0    	// #-48
  414124:	mov	x9, sp
  414128:	sub	x10, x29, #0x70
  41412c:	movk	x8, #0xff80, lsl #32
  414130:	add	x11, x29, #0x30
  414134:	add	x9, x9, #0x80
  414138:	add	x10, x10, #0x30
  41413c:	stp	x20, x19, [sp, #272]
  414140:	stp	x2, x3, [x29, #-112]
  414144:	stp	x4, x5, [x29, #-96]
  414148:	stp	x6, x7, [x29, #-80]
  41414c:	stp	q1, q2, [sp, #16]
  414150:	stp	q3, q4, [sp, #48]
  414154:	str	q0, [sp]
  414158:	stp	q5, q6, [sp, #80]
  41415c:	str	q7, [sp, #112]
  414160:	stp	x9, x8, [x29, #-16]
  414164:	stp	x11, x10, [x29, #-32]
  414168:	mov	x19, x0
  41416c:	ldrb	w0, [x0, #13]
  414170:	mov	x20, x1
  414174:	str	x28, [sp, #256]
  414178:	cbz	w0, 414184 <ferror@plt+0x11884>
  41417c:	ldr	x1, [x19]
  414180:	bl	402340 <putc@plt>
  414184:	mov	w8, #0x2c                  	// #44
  414188:	strb	w8, [x19, #13]
  41418c:	ldp	q0, q1, [x29, #-32]
  414190:	ldr	x0, [x19]
  414194:	sub	x2, x29, #0x40
  414198:	mov	x1, x20
  41419c:	stp	q0, q1, [x29, #-64]
  4141a0:	bl	402830 <vfprintf@plt>
  4141a4:	ldp	x20, x19, [sp, #272]
  4141a8:	ldr	x28, [sp, #256]
  4141ac:	ldp	x29, x30, [sp, #240]
  4141b0:	add	sp, sp, #0x120
  4141b4:	ret
  4141b8:	stp	x29, x30, [sp, #-32]!
  4141bc:	str	x19, [sp, #16]
  4141c0:	mov	x19, x0
  4141c4:	ldrb	w0, [x0, #13]
  4141c8:	mov	x29, sp
  4141cc:	cbz	w0, 4141d8 <ferror@plt+0x118d8>
  4141d0:	ldr	x1, [x19]
  4141d4:	bl	402340 <putc@plt>
  4141d8:	ldr	x1, [x19]
  4141dc:	mov	w8, #0x2c                  	// #44
  4141e0:	mov	w0, #0x7b                  	// #123
  4141e4:	strb	w8, [x19, #13]
  4141e8:	bl	402340 <putc@plt>
  4141ec:	ldr	w8, [x19, #8]
  4141f0:	strb	wzr, [x19, #13]
  4141f4:	add	w8, w8, #0x1
  4141f8:	str	w8, [x19, #8]
  4141fc:	ldr	x19, [sp, #16]
  414200:	ldp	x29, x30, [sp], #32
  414204:	ret
  414208:	mov	w1, #0x7d                  	// #125
  41420c:	b	414210 <ferror@plt+0x11910>
  414210:	stp	x29, x30, [sp, #-48]!
  414214:	stp	x22, x21, [sp, #16]
  414218:	stp	x20, x19, [sp, #32]
  41421c:	ldr	w8, [x0, #8]
  414220:	mov	x29, sp
  414224:	cbz	w8, 4142b0 <ferror@plt+0x119b0>
  414228:	ldrb	w9, [x0, #13]
  41422c:	mov	x19, x0
  414230:	mov	w20, w1
  414234:	sub	w8, w8, #0x1
  414238:	str	w8, [x0, #8]
  41423c:	cbz	w9, 41428c <ferror@plt+0x1198c>
  414240:	ldrb	w8, [x19, #12]
  414244:	cbz	w8, 41428c <ferror@plt+0x1198c>
  414248:	ldr	x1, [x19]
  41424c:	mov	w0, #0xa                   	// #10
  414250:	bl	402340 <putc@plt>
  414254:	ldr	w8, [x19, #8]
  414258:	cbz	w8, 41428c <ferror@plt+0x1198c>
  41425c:	adrp	x21, 41b000 <ferror@plt+0x18700>
  414260:	mov	w22, wzr
  414264:	add	x21, x21, #0x932
  414268:	ldr	x3, [x19]
  41426c:	mov	w1, #0x4                   	// #4
  414270:	mov	w2, #0x1                   	// #1
  414274:	mov	x0, x21
  414278:	bl	4026c0 <fwrite@plt>
  41427c:	ldr	w8, [x19, #8]
  414280:	add	w22, w22, #0x1
  414284:	cmp	w22, w8
  414288:	b.cc	414268 <ferror@plt+0x11968>  // b.lo, b.ul, b.last
  41428c:	ldr	x1, [x19]
  414290:	mov	w0, w20
  414294:	bl	402340 <putc@plt>
  414298:	mov	w8, #0x2c                  	// #44
  41429c:	strb	w8, [x19, #13]
  4142a0:	ldp	x20, x19, [sp, #32]
  4142a4:	ldp	x22, x21, [sp, #16]
  4142a8:	ldp	x29, x30, [sp], #48
  4142ac:	ret
  4142b0:	adrp	x0, 41b000 <ferror@plt+0x18700>
  4142b4:	adrp	x1, 41b000 <ferror@plt+0x18700>
  4142b8:	adrp	x3, 41b000 <ferror@plt+0x18700>
  4142bc:	add	x0, x0, #0x94f
  4142c0:	add	x1, x1, #0x8ea
  4142c4:	add	x3, x3, #0x95f
  4142c8:	mov	w2, #0x85                  	// #133
  4142cc:	bl	402850 <__assert_fail@plt>
  4142d0:	stp	x29, x30, [sp, #-32]!
  4142d4:	str	x19, [sp, #16]
  4142d8:	mov	x19, x0
  4142dc:	ldrb	w0, [x0, #13]
  4142e0:	mov	x29, sp
  4142e4:	cbz	w0, 4142f0 <ferror@plt+0x119f0>
  4142e8:	ldr	x1, [x19]
  4142ec:	bl	402340 <putc@plt>
  4142f0:	ldr	x1, [x19]
  4142f4:	mov	w8, #0x2c                  	// #44
  4142f8:	mov	w0, #0x5b                  	// #91
  4142fc:	strb	w8, [x19, #13]
  414300:	bl	402340 <putc@plt>
  414304:	ldr	w8, [x19, #8]
  414308:	ldrb	w9, [x19, #12]
  41430c:	strb	wzr, [x19, #13]
  414310:	add	w8, w8, #0x1
  414314:	str	w8, [x19, #8]
  414318:	cbz	w9, 414330 <ferror@plt+0x11a30>
  41431c:	ldr	x1, [x19]
  414320:	ldr	x19, [sp, #16]
  414324:	mov	w0, #0x20                  	// #32
  414328:	ldp	x29, x30, [sp], #32
  41432c:	b	402340 <putc@plt>
  414330:	ldr	x19, [sp, #16]
  414334:	ldp	x29, x30, [sp], #32
  414338:	ret
  41433c:	stp	x29, x30, [sp, #-32]!
  414340:	ldrb	w8, [x0, #12]
  414344:	str	x19, [sp, #16]
  414348:	mov	x19, x0
  41434c:	mov	x29, sp
  414350:	cbz	w8, 414368 <ferror@plt+0x11a68>
  414354:	ldrb	w8, [x19, #13]
  414358:	cbz	w8, 414368 <ferror@plt+0x11a68>
  41435c:	ldr	x1, [x19]
  414360:	mov	w0, #0x20                  	// #32
  414364:	bl	402340 <putc@plt>
  414368:	strb	wzr, [x19, #13]
  41436c:	mov	x0, x19
  414370:	ldr	x19, [sp, #16]
  414374:	mov	w1, #0x5d                  	// #93
  414378:	ldp	x29, x30, [sp], #32
  41437c:	b	414210 <ferror@plt+0x11910>
  414380:	stp	x29, x30, [sp, #-32]!
  414384:	stp	x20, x19, [sp, #16]
  414388:	mov	x19, x0
  41438c:	ldrb	w0, [x0, #13]
  414390:	mov	x20, x1
  414394:	mov	x29, sp
  414398:	cbz	w0, 4143a4 <ferror@plt+0x11aa4>
  41439c:	ldr	x1, [x19]
  4143a0:	bl	402340 <putc@plt>
  4143a4:	mov	w8, #0x2c                  	// #44
  4143a8:	strb	w8, [x19, #13]
  4143ac:	mov	x0, x19
  4143b0:	mov	x1, x20
  4143b4:	ldp	x20, x19, [sp, #16]
  4143b8:	ldp	x29, x30, [sp], #32
  4143bc:	b	413f64 <ferror@plt+0x11664>
  4143c0:	adrp	x8, 41b000 <ferror@plt+0x18700>
  4143c4:	adrp	x9, 41b000 <ferror@plt+0x18700>
  4143c8:	add	x8, x8, #0x7be
  4143cc:	add	x9, x9, #0x7b9
  4143d0:	tst	w1, #0x1
  4143d4:	adrp	x1, 419000 <ferror@plt+0x16700>
  4143d8:	csel	x2, x9, x8, ne  // ne = any
  4143dc:	add	x1, x1, #0xda9
  4143e0:	b	414114 <ferror@plt+0x11814>
  4143e4:	adrp	x1, 419000 <ferror@plt+0x16700>
  4143e8:	add	x1, x1, #0xc89
  4143ec:	b	414114 <ferror@plt+0x11814>
  4143f0:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4143f4:	add	x1, x1, #0x11d
  4143f8:	b	414114 <ferror@plt+0x11814>
  4143fc:	and	w2, w1, #0xff
  414400:	adrp	x1, 41b000 <ferror@plt+0x18700>
  414404:	add	x1, x1, #0x91d
  414408:	b	414114 <ferror@plt+0x11814>
  41440c:	and	w2, w1, #0xffff
  414410:	adrp	x1, 41b000 <ferror@plt+0x18700>
  414414:	add	x1, x1, #0x922
  414418:	b	414114 <ferror@plt+0x11814>
  41441c:	mov	w2, w1
  414420:	adrp	x1, 41a000 <ferror@plt+0x17700>
  414424:	add	x1, x1, #0x762
  414428:	b	414114 <ferror@plt+0x11814>
  41442c:	mov	x2, x1
  414430:	adrp	x1, 41b000 <ferror@plt+0x18700>
  414434:	add	x1, x1, #0x926
  414438:	b	414114 <ferror@plt+0x11814>
  41443c:	mov	x2, x1
  414440:	adrp	x1, 41b000 <ferror@plt+0x18700>
  414444:	add	x1, x1, #0x92a
  414448:	b	414114 <ferror@plt+0x11814>
  41444c:	mov	x2, x1
  414450:	adrp	x1, 41b000 <ferror@plt+0x18700>
  414454:	add	x1, x1, #0x926
  414458:	b	414114 <ferror@plt+0x11814>
  41445c:	mov	x2, x1
  414460:	adrp	x1, 41a000 <ferror@plt+0x17700>
  414464:	add	x1, x1, #0x1a7
  414468:	b	414114 <ferror@plt+0x11814>
  41446c:	mov	w2, w1
  414470:	adrp	x1, 419000 <ferror@plt+0x16700>
  414474:	add	x1, x1, #0xd01
  414478:	b	414114 <ferror@plt+0x11814>
  41447c:	mov	x2, x1
  414480:	adrp	x1, 41b000 <ferror@plt+0x18700>
  414484:	add	x1, x1, #0x92e
  414488:	b	414114 <ferror@plt+0x11814>
  41448c:	stp	x29, x30, [sp, #-32]!
  414490:	stp	x20, x19, [sp, #16]
  414494:	mov	x29, sp
  414498:	mov	x19, x2
  41449c:	mov	x20, x0
  4144a0:	bl	413e9c <ferror@plt+0x1159c>
  4144a4:	ldrb	w0, [x20, #13]
  4144a8:	cbz	w0, 4144b4 <ferror@plt+0x11bb4>
  4144ac:	ldr	x1, [x20]
  4144b0:	bl	402340 <putc@plt>
  4144b4:	mov	w8, #0x2c                  	// #44
  4144b8:	strb	w8, [x20, #13]
  4144bc:	mov	x0, x20
  4144c0:	mov	x1, x19
  4144c4:	ldp	x20, x19, [sp, #16]
  4144c8:	ldp	x29, x30, [sp], #32
  4144cc:	b	413f64 <ferror@plt+0x11664>
  4144d0:	stp	x29, x30, [sp, #-32]!
  4144d4:	stp	x20, x19, [sp, #16]
  4144d8:	mov	x29, sp
  4144dc:	mov	w19, w2
  4144e0:	mov	x20, x0
  4144e4:	bl	413e9c <ferror@plt+0x1159c>
  4144e8:	tst	w19, #0x1
  4144ec:	mov	x0, x20
  4144f0:	ldp	x20, x19, [sp, #16]
  4144f4:	adrp	x8, 41b000 <ferror@plt+0x18700>
  4144f8:	adrp	x9, 41b000 <ferror@plt+0x18700>
  4144fc:	add	x8, x8, #0x7be
  414500:	add	x9, x9, #0x7b9
  414504:	adrp	x1, 419000 <ferror@plt+0x16700>
  414508:	csel	x2, x9, x8, ne  // ne = any
  41450c:	add	x1, x1, #0xda9
  414510:	ldp	x29, x30, [sp], #32
  414514:	b	414114 <ferror@plt+0x11814>
  414518:	str	d8, [sp, #-32]!
  41451c:	stp	x29, x30, [sp, #8]
  414520:	str	x19, [sp, #24]
  414524:	mov	x29, sp
  414528:	mov	v8.16b, v0.16b
  41452c:	mov	x19, x0
  414530:	bl	413e9c <ferror@plt+0x1159c>
  414534:	mov	x0, x19
  414538:	ldr	x19, [sp, #24]
  41453c:	ldp	x29, x30, [sp, #8]
  414540:	adrp	x1, 41a000 <ferror@plt+0x17700>
  414544:	add	x1, x1, #0x11d
  414548:	mov	v0.16b, v8.16b
  41454c:	ldr	d8, [sp], #32
  414550:	b	414114 <ferror@plt+0x11814>
  414554:	stp	x29, x30, [sp, #-32]!
  414558:	stp	x20, x19, [sp, #16]
  41455c:	mov	x29, sp
  414560:	mov	w19, w2
  414564:	mov	x20, x0
  414568:	bl	413e9c <ferror@plt+0x1159c>
  41456c:	mov	x0, x20
  414570:	mov	w2, w19
  414574:	ldp	x20, x19, [sp, #16]
  414578:	adrp	x1, 41a000 <ferror@plt+0x17700>
  41457c:	add	x1, x1, #0x762
  414580:	ldp	x29, x30, [sp], #32
  414584:	b	414114 <ferror@plt+0x11814>
  414588:	stp	x29, x30, [sp, #-32]!
  41458c:	stp	x20, x19, [sp, #16]
  414590:	mov	x29, sp
  414594:	mov	x19, x2
  414598:	mov	x20, x0
  41459c:	bl	413e9c <ferror@plt+0x1159c>
  4145a0:	mov	x0, x20
  4145a4:	mov	x2, x19
  4145a8:	ldp	x20, x19, [sp, #16]
  4145ac:	adrp	x1, 41b000 <ferror@plt+0x18700>
  4145b0:	add	x1, x1, #0x926
  4145b4:	ldp	x29, x30, [sp], #32
  4145b8:	b	414114 <ferror@plt+0x11814>
  4145bc:	stp	x29, x30, [sp, #-32]!
  4145c0:	stp	x20, x19, [sp, #16]
  4145c4:	mov	x29, sp
  4145c8:	mov	x19, x2
  4145cc:	mov	x20, x0
  4145d0:	bl	413e9c <ferror@plt+0x1159c>
  4145d4:	mov	x0, x20
  4145d8:	mov	x2, x19
  4145dc:	ldp	x20, x19, [sp, #16]
  4145e0:	adrp	x1, 41b000 <ferror@plt+0x18700>
  4145e4:	add	x1, x1, #0x92a
  4145e8:	ldp	x29, x30, [sp], #32
  4145ec:	b	414114 <ferror@plt+0x11814>
  4145f0:	stp	x29, x30, [sp, #-32]!
  4145f4:	stp	x20, x19, [sp, #16]
  4145f8:	mov	x29, sp
  4145fc:	mov	w19, w2
  414600:	mov	x20, x0
  414604:	bl	413e9c <ferror@plt+0x1159c>
  414608:	and	w2, w19, #0xff
  41460c:	mov	x0, x20
  414610:	ldp	x20, x19, [sp, #16]
  414614:	adrp	x1, 41b000 <ferror@plt+0x18700>
  414618:	add	x1, x1, #0x91d
  41461c:	ldp	x29, x30, [sp], #32
  414620:	b	414114 <ferror@plt+0x11814>
  414624:	stp	x29, x30, [sp, #-32]!
  414628:	stp	x20, x19, [sp, #16]
  41462c:	mov	x29, sp
  414630:	mov	w19, w2
  414634:	mov	x20, x0
  414638:	bl	413e9c <ferror@plt+0x1159c>
  41463c:	and	w2, w19, #0xffff
  414640:	mov	x0, x20
  414644:	ldp	x20, x19, [sp, #16]
  414648:	adrp	x1, 41b000 <ferror@plt+0x18700>
  41464c:	add	x1, x1, #0x922
  414650:	ldp	x29, x30, [sp], #32
  414654:	b	414114 <ferror@plt+0x11814>
  414658:	stp	x29, x30, [sp, #-32]!
  41465c:	stp	x20, x19, [sp, #16]
  414660:	mov	x29, sp
  414664:	mov	x19, x2
  414668:	mov	x20, x0
  41466c:	bl	413e9c <ferror@plt+0x1159c>
  414670:	mov	x0, x20
  414674:	mov	x2, x19
  414678:	ldp	x20, x19, [sp, #16]
  41467c:	adrp	x1, 41b000 <ferror@plt+0x18700>
  414680:	add	x1, x1, #0x926
  414684:	ldp	x29, x30, [sp], #32
  414688:	b	414114 <ferror@plt+0x11814>
  41468c:	stp	x29, x30, [sp, #-32]!
  414690:	stp	x20, x19, [sp, #16]
  414694:	mov	x29, sp
  414698:	mov	x19, x2
  41469c:	mov	x20, x0
  4146a0:	bl	413e9c <ferror@plt+0x1159c>
  4146a4:	mov	x0, x20
  4146a8:	mov	x2, x19
  4146ac:	ldp	x20, x19, [sp, #16]
  4146b0:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4146b4:	add	x1, x1, #0x1a7
  4146b8:	ldp	x29, x30, [sp], #32
  4146bc:	b	414114 <ferror@plt+0x11814>
  4146c0:	stp	x29, x30, [sp, #-32]!
  4146c4:	stp	x20, x19, [sp, #16]
  4146c8:	mov	x29, sp
  4146cc:	mov	w19, w2
  4146d0:	mov	x20, x0
  4146d4:	bl	413e9c <ferror@plt+0x1159c>
  4146d8:	mov	x0, x20
  4146dc:	mov	w2, w19
  4146e0:	ldp	x20, x19, [sp, #16]
  4146e4:	adrp	x1, 419000 <ferror@plt+0x16700>
  4146e8:	add	x1, x1, #0xd01
  4146ec:	ldp	x29, x30, [sp], #32
  4146f0:	b	414114 <ferror@plt+0x11814>
  4146f4:	stp	x29, x30, [sp, #-32]!
  4146f8:	stp	x20, x19, [sp, #16]
  4146fc:	mov	x29, sp
  414700:	mov	x19, x2
  414704:	mov	x20, x0
  414708:	bl	413e9c <ferror@plt+0x1159c>
  41470c:	mov	x0, x20
  414710:	mov	x2, x19
  414714:	ldp	x20, x19, [sp, #16]
  414718:	adrp	x1, 41b000 <ferror@plt+0x18700>
  41471c:	add	x1, x1, #0x92e
  414720:	ldp	x29, x30, [sp], #32
  414724:	b	414114 <ferror@plt+0x11814>
  414728:	stp	x29, x30, [sp, #-32]!
  41472c:	str	x19, [sp, #16]
  414730:	mov	x29, sp
  414734:	mov	x19, x0
  414738:	bl	413e9c <ferror@plt+0x1159c>
  41473c:	mov	x0, x19
  414740:	ldr	x19, [sp, #16]
  414744:	adrp	x1, 419000 <ferror@plt+0x16700>
  414748:	add	x1, x1, #0xc89
  41474c:	ldp	x29, x30, [sp], #32
  414750:	b	414114 <ferror@plt+0x11814>
  414754:	mov	w0, wzr
  414758:	ret
  41475c:	mov	w0, wzr
  414760:	ret
  414764:	stp	x29, x30, [sp, #-32]!
  414768:	mov	x29, sp
  41476c:	mov	w8, #0x1                   	// #1
  414770:	str	w8, [x29, #28]
  414774:	str	x19, [sp, #16]
  414778:	mov	x19, x0
  41477c:	ldr	w0, [x0]
  414780:	add	x3, x29, #0x1c
  414784:	mov	w1, #0x10e                 	// #270
  414788:	mov	w2, #0xc                   	// #12
  41478c:	mov	w4, #0x4                   	// #4
  414790:	bl	402410 <setsockopt@plt>
  414794:	tbnz	w0, #31, 4147a4 <ferror@plt+0x11ea4>
  414798:	ldr	w8, [x19, #48]
  41479c:	orr	w8, w8, #0x4
  4147a0:	str	w8, [x19, #48]
  4147a4:	ldr	x19, [sp, #16]
  4147a8:	ldp	x29, x30, [sp], #32
  4147ac:	ret
  4147b0:	sub	sp, sp, #0x20
  4147b4:	stp	x29, x30, [sp, #16]
  4147b8:	add	x29, sp, #0x10
  4147bc:	stur	w1, [x29, #-4]
  4147c0:	ldr	w0, [x0]
  4147c4:	sub	x3, x29, #0x4
  4147c8:	mov	w1, #0x10e                 	// #270
  4147cc:	mov	w2, #0x1                   	// #1
  4147d0:	mov	w4, #0x4                   	// #4
  4147d4:	bl	402410 <setsockopt@plt>
  4147d8:	ldp	x29, x30, [sp, #16]
  4147dc:	add	sp, sp, #0x20
  4147e0:	ret
  4147e4:	stp	x29, x30, [sp, #-32]!
  4147e8:	str	x19, [sp, #16]
  4147ec:	mov	x19, x0
  4147f0:	ldr	w0, [x0]
  4147f4:	mov	x29, sp
  4147f8:	tbnz	w0, #31, 414808 <ferror@plt+0x11f08>
  4147fc:	bl	402540 <close@plt>
  414800:	mov	w8, #0xffffffff            	// #-1
  414804:	str	w8, [x19]
  414808:	ldr	x19, [sp, #16]
  41480c:	ldp	x29, x30, [sp], #32
  414810:	ret
  414814:	sub	sp, sp, #0x40
  414818:	stp	x29, x30, [sp, #16]
  41481c:	stp	x20, x19, [sp, #48]
  414820:	add	x29, sp, #0x10
  414824:	mov	w20, w1
  414828:	mov	w8, #0x8000                	// #32768
  41482c:	mov	w9, #0x1                   	// #1
  414830:	movi	v0.2d, #0x0
  414834:	mov	w1, #0x3                   	// #3
  414838:	str	x21, [sp, #32]
  41483c:	mov	x19, x0
  414840:	str	w8, [x29, #24]
  414844:	stur	w9, [x29, #-4]
  414848:	stp	q0, q0, [x0, #16]
  41484c:	str	xzr, [x0, #48]
  414850:	str	q0, [x0]
  414854:	str	w2, [x0, #36]
  414858:	mov	w0, #0x10                  	// #16
  41485c:	movk	w1, #0x8, lsl #16
  414860:	bl	4026e0 <socket@plt>
  414864:	str	w0, [x19]
  414868:	tbnz	w0, #31, 414930 <ferror@plt+0x12030>
  41486c:	add	x3, x29, #0x18
  414870:	mov	w1, #0x1                   	// #1
  414874:	mov	w2, #0x7                   	// #7
  414878:	mov	w4, #0x4                   	// #4
  41487c:	bl	402410 <setsockopt@plt>
  414880:	tbnz	w0, #31, 41493c <ferror@plt+0x1203c>
  414884:	adrp	x3, 42c000 <ferror@plt+0x29700>
  414888:	ldr	w0, [x19]
  41488c:	ldr	x3, [x3, #4024]
  414890:	mov	w1, #0x1                   	// #1
  414894:	mov	w2, #0x8                   	// #8
  414898:	mov	w4, #0x4                   	// #4
  41489c:	bl	402410 <setsockopt@plt>
  4148a0:	tbnz	w0, #31, 414948 <ferror@plt+0x12048>
  4148a4:	ldr	w0, [x19]
  4148a8:	sub	x3, x29, #0x4
  4148ac:	mov	w1, #0x10e                 	// #270
  4148b0:	mov	w2, #0xb                   	// #11
  4148b4:	mov	w4, #0x4                   	// #4
  4148b8:	bl	402410 <setsockopt@plt>
  4148bc:	mov	x21, x19
  4148c0:	str	xzr, [x21, #4]!
  4148c4:	mov	w8, #0x10                  	// #16
  4148c8:	strh	w8, [x21]
  4148cc:	ldr	w0, [x19]
  4148d0:	mov	w2, #0xc                   	// #12
  4148d4:	mov	x1, x21
  4148d8:	str	w20, [x19, #12]
  4148dc:	mov	w20, #0xc                   	// #12
  4148e0:	bl	4022e0 <bind@plt>
  4148e4:	tbnz	w0, #31, 414954 <ferror@plt+0x12054>
  4148e8:	str	w20, [x29, #28]
  4148ec:	ldr	w0, [x19]
  4148f0:	add	x2, x29, #0x1c
  4148f4:	mov	x1, x21
  4148f8:	bl	4028a0 <getsockname@plt>
  4148fc:	tbnz	w0, #31, 414960 <ferror@plt+0x12060>
  414900:	ldr	w2, [x29, #28]
  414904:	cmp	w2, #0xc
  414908:	b.ne	414970 <ferror@plt+0x12070>  // b.any
  41490c:	ldrh	w2, [x21]
  414910:	cmp	w2, #0x10
  414914:	b.ne	414984 <ferror@plt+0x12084>  // b.any
  414918:	mov	x0, xzr
  41491c:	bl	4023f0 <time@plt>
  414920:	mov	x8, x0
  414924:	mov	w0, wzr
  414928:	str	w8, [x19, #28]
  41492c:	b	4149a0 <ferror@plt+0x120a0>
  414930:	adrp	x0, 41b000 <ferror@plt+0x18700>
  414934:	add	x0, x0, #0x984
  414938:	b	414968 <ferror@plt+0x12068>
  41493c:	adrp	x0, 41b000 <ferror@plt+0x18700>
  414940:	add	x0, x0, #0x99f
  414944:	b	414968 <ferror@plt+0x12068>
  414948:	adrp	x0, 41b000 <ferror@plt+0x18700>
  41494c:	add	x0, x0, #0x9a9
  414950:	b	414968 <ferror@plt+0x12068>
  414954:	adrp	x0, 41b000 <ferror@plt+0x18700>
  414958:	add	x0, x0, #0x9b3
  41495c:	b	414968 <ferror@plt+0x12068>
  414960:	adrp	x0, 41b000 <ferror@plt+0x18700>
  414964:	add	x0, x0, #0x9ce
  414968:	bl	402280 <perror@plt>
  41496c:	b	41499c <ferror@plt+0x1209c>
  414970:	adrp	x8, 42c000 <ferror@plt+0x29700>
  414974:	ldr	x8, [x8, #3984]
  414978:	adrp	x1, 41b000 <ferror@plt+0x18700>
  41497c:	add	x1, x1, #0x9e1
  414980:	b	414994 <ferror@plt+0x12094>
  414984:	adrp	x8, 42c000 <ferror@plt+0x29700>
  414988:	ldr	x8, [x8, #3984]
  41498c:	adrp	x1, 41b000 <ferror@plt+0x18700>
  414990:	add	x1, x1, #0x9fa
  414994:	ldr	x0, [x8]
  414998:	bl	4028c0 <fprintf@plt>
  41499c:	mov	w0, #0xffffffff            	// #-1
  4149a0:	ldp	x20, x19, [sp, #48]
  4149a4:	ldr	x21, [sp, #32]
  4149a8:	ldp	x29, x30, [sp, #16]
  4149ac:	add	sp, sp, #0x40
  4149b0:	ret
  4149b4:	mov	w2, wzr
  4149b8:	b	414814 <ferror@plt+0x11f14>
  4149bc:	sub	sp, sp, #0xc0
  4149c0:	mov	x8, #0x18                  	// #24
  4149c4:	movk	x8, #0x6a, lsl #32
  4149c8:	movi	v0.2d, #0x0
  4149cc:	movk	x8, #0x301, lsl #48
  4149d0:	stp	x29, x30, [sp, #160]
  4149d4:	stur	q0, [sp, #144]
  4149d8:	stur	q0, [sp, #132]
  4149dc:	stur	q0, [sp, #116]
  4149e0:	stur	q0, [sp, #100]
  4149e4:	stur	q0, [sp, #84]
  4149e8:	stur	q0, [sp, #68]
  4149ec:	stur	q0, [sp, #52]
  4149f0:	stur	q0, [sp, #36]
  4149f4:	stur	q0, [sp, #20]
  4149f8:	str	x8, [sp, #8]
  4149fc:	ldr	w8, [x0, #28]
  414a00:	str	x19, [sp, #176]
  414a04:	mov	x19, x0
  414a08:	add	x29, sp, #0xa0
  414a0c:	add	w8, w8, #0x1
  414a10:	stp	w8, w8, [x0, #28]
  414a14:	str	w8, [sp, #16]
  414a18:	strb	w1, [sp, #24]
  414a1c:	cbz	x2, 414a40 <ferror@plt+0x12140>
  414a20:	add	x0, sp, #0x8
  414a24:	mov	w1, #0x98                  	// #152
  414a28:	blr	x2
  414a2c:	cbz	w0, 414a40 <ferror@plt+0x12140>
  414a30:	ldr	x19, [sp, #176]
  414a34:	ldp	x29, x30, [sp, #160]
  414a38:	add	sp, sp, #0xc0
  414a3c:	ret
  414a40:	ldr	w0, [x19]
  414a44:	add	x1, sp, #0x8
  414a48:	mov	w2, #0x98                  	// #152
  414a4c:	mov	w3, wzr
  414a50:	bl	402680 <send@plt>
  414a54:	ldr	x19, [sp, #176]
  414a58:	ldp	x29, x30, [sp, #160]
  414a5c:	add	sp, sp, #0xc0
  414a60:	ret
  414a64:	sub	sp, sp, #0xc0
  414a68:	mov	x8, #0x18                  	// #24
  414a6c:	movk	x8, #0x16, lsl #32
  414a70:	movi	v0.2d, #0x0
  414a74:	movk	x8, #0x301, lsl #48
  414a78:	stp	x29, x30, [sp, #160]
  414a7c:	stur	q0, [sp, #144]
  414a80:	stur	q0, [sp, #132]
  414a84:	stur	q0, [sp, #116]
  414a88:	stur	q0, [sp, #100]
  414a8c:	stur	q0, [sp, #84]
  414a90:	stur	q0, [sp, #68]
  414a94:	stur	q0, [sp, #52]
  414a98:	stur	q0, [sp, #36]
  414a9c:	stur	q0, [sp, #20]
  414aa0:	str	x8, [sp, #8]
  414aa4:	ldr	w8, [x0, #28]
  414aa8:	str	x19, [sp, #176]
  414aac:	mov	x19, x0
  414ab0:	add	x29, sp, #0xa0
  414ab4:	add	w8, w8, #0x1
  414ab8:	stp	w8, w8, [x0, #28]
  414abc:	str	w8, [sp, #16]
  414ac0:	strb	w1, [sp, #24]
  414ac4:	cbz	x2, 414ae8 <ferror@plt+0x121e8>
  414ac8:	add	x0, sp, #0x8
  414acc:	mov	w1, #0x98                  	// #152
  414ad0:	blr	x2
  414ad4:	cbz	w0, 414ae8 <ferror@plt+0x121e8>
  414ad8:	ldr	x19, [sp, #176]
  414adc:	ldp	x29, x30, [sp, #160]
  414ae0:	add	sp, sp, #0xc0
  414ae4:	ret
  414ae8:	ldr	w0, [x19]
  414aec:	add	x1, sp, #0x8
  414af0:	mov	w2, #0x98                  	// #152
  414af4:	mov	w3, wzr
  414af8:	bl	402680 <send@plt>
  414afc:	ldr	x19, [sp, #176]
  414b00:	ldp	x29, x30, [sp, #160]
  414b04:	add	sp, sp, #0xc0
  414b08:	ret
  414b0c:	sub	sp, sp, #0x30
  414b10:	mov	x8, #0x1c                  	// #28
  414b14:	movk	x8, #0x4a, lsl #32
  414b18:	movk	x8, #0x301, lsl #48
  414b1c:	stp	x29, x30, [sp, #32]
  414b20:	str	x8, [sp]
  414b24:	ldr	w8, [x0, #28]
  414b28:	mov	w2, #0x1c                  	// #28
  414b2c:	mov	w3, wzr
  414b30:	add	x29, sp, #0x20
  414b34:	add	w8, w8, #0x1
  414b38:	stp	w8, w8, [x0, #28]
  414b3c:	stp	w8, wzr, [sp, #8]
  414b40:	strb	w1, [sp, #16]
  414b44:	stur	xzr, [sp, #17]
  414b48:	str	wzr, [sp, #24]
  414b4c:	ldr	w0, [x0]
  414b50:	mov	x1, sp
  414b54:	bl	402680 <send@plt>
  414b58:	ldp	x29, x30, [sp, #32]
  414b5c:	add	sp, sp, #0x30
  414b60:	ret
  414b64:	sub	sp, sp, #0xc0
  414b68:	mov	x8, #0x1c                  	// #28
  414b6c:	movk	x8, #0x1a, lsl #32
  414b70:	movi	v0.2d, #0x0
  414b74:	movk	x8, #0x301, lsl #48
  414b78:	stp	x29, x30, [sp, #160]
  414b7c:	stur	q0, [sp, #140]
  414b80:	stur	q0, [sp, #124]
  414b84:	stur	q0, [sp, #108]
  414b88:	stur	q0, [sp, #92]
  414b8c:	stur	q0, [sp, #76]
  414b90:	stur	q0, [sp, #60]
  414b94:	stur	q0, [sp, #44]
  414b98:	stur	q0, [sp, #28]
  414b9c:	stur	q0, [sp, #12]
  414ba0:	str	x8, [sp]
  414ba4:	ldr	w8, [x0, #28]
  414ba8:	str	x19, [sp, #176]
  414bac:	mov	x19, x0
  414bb0:	add	x29, sp, #0xa0
  414bb4:	add	w8, w8, #0x1
  414bb8:	stp	w8, w8, [x0, #28]
  414bbc:	str	w8, [sp, #8]
  414bc0:	strb	w1, [sp, #16]
  414bc4:	cbz	x2, 414be8 <ferror@plt+0x122e8>
  414bc8:	mov	x0, sp
  414bcc:	mov	w1, #0x9c                  	// #156
  414bd0:	blr	x2
  414bd4:	cbz	w0, 414be8 <ferror@plt+0x122e8>
  414bd8:	ldr	x19, [sp, #176]
  414bdc:	ldp	x29, x30, [sp, #160]
  414be0:	add	sp, sp, #0xc0
  414be4:	ret
  414be8:	ldr	w0, [x19]
  414bec:	mov	x1, sp
  414bf0:	mov	w2, #0x9c                  	// #156
  414bf4:	mov	w3, wzr
  414bf8:	bl	402680 <send@plt>
  414bfc:	ldr	x19, [sp, #176]
  414c00:	ldp	x29, x30, [sp, #160]
  414c04:	add	sp, sp, #0xc0
  414c08:	ret
  414c0c:	sub	sp, sp, #0x30
  414c10:	mov	x8, #0x1c                  	// #28
  414c14:	movk	x8, #0x22, lsl #32
  414c18:	movk	x8, #0x301, lsl #48
  414c1c:	stp	x29, x30, [sp, #32]
  414c20:	str	x8, [sp]
  414c24:	ldr	w8, [x0, #28]
  414c28:	mov	w2, #0x1c                  	// #28
  414c2c:	mov	w3, wzr
  414c30:	add	x29, sp, #0x20
  414c34:	add	w8, w8, #0x1
  414c38:	stp	w8, w8, [x0, #28]
  414c3c:	stp	w8, wzr, [sp, #8]
  414c40:	strb	w1, [sp, #16]
  414c44:	stur	xzr, [sp, #17]
  414c48:	str	wzr, [sp, #24]
  414c4c:	ldr	w0, [x0]
  414c50:	mov	x1, sp
  414c54:	bl	402680 <send@plt>
  414c58:	ldp	x29, x30, [sp, #32]
  414c5c:	add	sp, sp, #0x30
  414c60:	ret
  414c64:	sub	sp, sp, #0x140
  414c68:	mov	x9, #0x1c                  	// #28
  414c6c:	mov	x8, sp
  414c70:	movi	v0.2d, #0x0
  414c74:	movk	x9, #0x1e, lsl #32
  414c78:	movk	x9, #0x301, lsl #48
  414c7c:	stur	q0, [x8, #252]
  414c80:	stur	q0, [x8, #236]
  414c84:	stur	q0, [x8, #220]
  414c88:	stur	q0, [x8, #204]
  414c8c:	stur	q0, [x8, #188]
  414c90:	stur	q0, [x8, #172]
  414c94:	stur	q0, [x8, #156]
  414c98:	stur	q0, [x8, #140]
  414c9c:	add	x8, x8, #0xc
  414ca0:	stp	x29, x30, [sp, #288]
  414ca4:	stp	x28, x19, [sp, #304]
  414ca8:	stur	q0, [sp, #124]
  414cac:	stur	q0, [sp, #108]
  414cb0:	stur	q0, [sp, #92]
  414cb4:	stur	q0, [sp, #76]
  414cb8:	stur	q0, [sp, #60]
  414cbc:	stur	q0, [sp, #44]
  414cc0:	stur	q0, [sp, #28]
  414cc4:	stur	q0, [sp, #12]
  414cc8:	str	q0, [x8, #256]
  414ccc:	str	x9, [sp]
  414cd0:	ldr	w8, [x0, #28]
  414cd4:	mov	x19, x0
  414cd8:	add	x29, sp, #0x120
  414cdc:	add	w8, w8, #0x1
  414ce0:	stp	w8, w8, [x0, #28]
  414ce4:	str	w8, [sp, #8]
  414ce8:	strb	w1, [sp, #16]
  414cec:	cbz	x2, 414d10 <ferror@plt+0x12410>
  414cf0:	mov	x0, sp
  414cf4:	mov	w1, #0x11c                 	// #284
  414cf8:	blr	x2
  414cfc:	cbz	w0, 414d10 <ferror@plt+0x12410>
  414d00:	ldp	x28, x19, [sp, #304]
  414d04:	ldp	x29, x30, [sp, #288]
  414d08:	add	sp, sp, #0x140
  414d0c:	ret
  414d10:	ldr	w0, [x19]
  414d14:	mov	x1, sp
  414d18:	mov	w2, #0x11c                 	// #284
  414d1c:	mov	w3, wzr
  414d20:	bl	402680 <send@plt>
  414d24:	ldp	x28, x19, [sp, #304]
  414d28:	ldp	x29, x30, [sp, #288]
  414d2c:	add	sp, sp, #0x140
  414d30:	ret
  414d34:	sub	sp, sp, #0x30
  414d38:	mov	x8, #0x14                  	// #20
  414d3c:	movk	x8, #0x42, lsl #32
  414d40:	movk	x8, #0x301, lsl #48
  414d44:	stp	x29, x30, [sp, #32]
  414d48:	str	x8, [sp, #8]
  414d4c:	ldr	w8, [x0, #28]
  414d50:	mov	w2, #0x14                  	// #20
  414d54:	mov	w3, wzr
  414d58:	add	x29, sp, #0x20
  414d5c:	add	w8, w8, #0x1
  414d60:	stp	w8, w8, [x0, #28]
  414d64:	stp	w8, wzr, [sp, #16]
  414d68:	strb	w1, [sp, #24]
  414d6c:	strb	wzr, [sp, #25]
  414d70:	strh	wzr, [sp, #26]
  414d74:	ldr	w0, [x0]
  414d78:	add	x1, sp, #0x8
  414d7c:	bl	402680 <send@plt>
  414d80:	ldp	x29, x30, [sp, #32]
  414d84:	add	sp, sp, #0x30
  414d88:	ret
  414d8c:	sub	sp, sp, #0x30
  414d90:	mov	x8, #0x18                  	// #24
  414d94:	movk	x8, #0x56, lsl #32
  414d98:	movk	x8, #0x301, lsl #48
  414d9c:	stp	x29, x30, [sp, #32]
  414da0:	str	x8, [sp, #8]
  414da4:	ldr	w8, [x0, #28]
  414da8:	mov	w2, #0x18                  	// #24
  414dac:	mov	w3, wzr
  414db0:	add	x29, sp, #0x20
  414db4:	add	w8, w8, #0x1
  414db8:	stp	w8, w8, [x0, #28]
  414dbc:	stp	w8, wzr, [sp, #16]
  414dc0:	strb	w1, [sp, #24]
  414dc4:	str	wzr, [sp, #28]
  414dc8:	ldr	w0, [x0]
  414dcc:	add	x1, sp, #0x8
  414dd0:	bl	402680 <send@plt>
  414dd4:	ldp	x29, x30, [sp, #32]
  414dd8:	add	sp, sp, #0x30
  414ddc:	ret
  414de0:	sub	sp, sp, #0x30
  414de4:	mov	x8, #0x14                  	// #20
  414de8:	movk	x8, #0x52, lsl #32
  414dec:	movk	x8, #0x301, lsl #48
  414df0:	stp	x29, x30, [sp, #32]
  414df4:	str	x8, [sp, #8]
  414df8:	ldr	w8, [x0, #28]
  414dfc:	mov	w2, #0x14                  	// #20
  414e00:	mov	w3, wzr
  414e04:	add	x29, sp, #0x20
  414e08:	add	w8, w8, #0x1
  414e0c:	stp	w8, w8, [x0, #28]
  414e10:	stp	w8, wzr, [sp, #16]
  414e14:	strb	w1, [sp, #24]
  414e18:	ldr	w0, [x0]
  414e1c:	add	x1, sp, #0x8
  414e20:	bl	402680 <send@plt>
  414e24:	ldp	x29, x30, [sp, #32]
  414e28:	add	sp, sp, #0x30
  414e2c:	ret
  414e30:	stp	x29, x30, [sp, #-48]!
  414e34:	stp	x28, x21, [sp, #16]
  414e38:	stp	x20, x19, [sp, #32]
  414e3c:	mov	x29, sp
  414e40:	sub	sp, sp, #0x420
  414e44:	add	x8, sp, #0x8
  414e48:	mov	x20, x2
  414e4c:	mov	w21, w1
  414e50:	mov	x19, x0
  414e54:	add	x0, x8, #0xc
  414e58:	mov	w2, #0x408                 	// #1032
  414e5c:	mov	w1, wzr
  414e60:	bl	402480 <memset@plt>
  414e64:	mov	x8, #0x14                  	// #20
  414e68:	movk	x8, #0x5a, lsl #32
  414e6c:	movk	x8, #0x301, lsl #48
  414e70:	str	x8, [sp, #8]
  414e74:	ldr	w8, [x19, #28]
  414e78:	add	w8, w8, #0x1
  414e7c:	stp	w8, w8, [x19, #28]
  414e80:	str	w8, [sp, #16]
  414e84:	strb	w21, [sp, #24]
  414e88:	cbz	x20, 414eb4 <ferror@plt+0x125b4>
  414e8c:	add	x0, sp, #0x8
  414e90:	mov	w1, #0x414                 	// #1044
  414e94:	blr	x20
  414e98:	cbnz	w0, 414eb8 <ferror@plt+0x125b8>
  414e9c:	ldr	w0, [x19]
  414ea0:	ldr	w2, [sp, #8]
  414ea4:	add	x1, sp, #0x8
  414ea8:	mov	w3, wzr
  414eac:	bl	402680 <send@plt>
  414eb0:	b	414eb8 <ferror@plt+0x125b8>
  414eb4:	mov	w0, #0xffffffea            	// #-22
  414eb8:	add	sp, sp, #0x420
  414ebc:	ldp	x20, x19, [sp, #32]
  414ec0:	ldp	x28, x21, [sp, #16]
  414ec4:	ldp	x29, x30, [sp], #48
  414ec8:	ret
  414ecc:	sub	sp, sp, #0x40
  414ed0:	stp	x29, x30, [sp, #48]
  414ed4:	add	x29, sp, #0x30
  414ed8:	cbz	w1, 414f18 <ferror@plt+0x12618>
  414edc:	mov	x8, #0x20                  	// #32
  414ee0:	movk	x8, #0x12, lsl #32
  414ee4:	movk	x8, #0x301, lsl #48
  414ee8:	str	x8, [sp, #8]
  414eec:	ldr	w8, [x0, #28]
  414ef0:	mov	w2, #0x20                  	// #32
  414ef4:	add	w8, w8, #0x1
  414ef8:	stp	w8, w8, [x0, #28]
  414efc:	stp	w8, wzr, [sp, #16]
  414f00:	strb	w1, [sp, #24]
  414f04:	stur	xzr, [sp, #25]
  414f08:	str	xzr, [sp, #32]
  414f0c:	ldr	w0, [x0]
  414f10:	add	x1, sp, #0x8
  414f14:	b	414f60 <ferror@plt+0x12660>
  414f18:	mov	x8, #0x28                  	// #40
  414f1c:	movk	x8, #0x12, lsl #32
  414f20:	movk	x8, #0x301, lsl #48
  414f24:	str	x8, [sp, #8]
  414f28:	ldr	w8, [x0, #28]
  414f2c:	mov	x9, #0x8                   	// #8
  414f30:	movk	x9, #0x1d, lsl #16
  414f34:	movk	x9, #0x1, lsl #32
  414f38:	add	w8, w8, #0x1
  414f3c:	stp	w8, w8, [x0, #28]
  414f40:	str	w8, [sp, #16]
  414f44:	stur	xzr, [sp, #28]
  414f48:	stur	xzr, [sp, #20]
  414f4c:	str	wzr, [sp, #36]
  414f50:	str	x9, [sp, #40]
  414f54:	ldr	w0, [x0]
  414f58:	add	x1, sp, #0x8
  414f5c:	mov	w2, #0x28                  	// #40
  414f60:	mov	w3, wzr
  414f64:	bl	402680 <send@plt>
  414f68:	ldp	x29, x30, [sp, #48]
  414f6c:	add	sp, sp, #0x40
  414f70:	ret
  414f74:	sub	sp, sp, #0x40
  414f78:	cmp	w1, #0x7
  414f7c:	stp	x29, x30, [sp, #48]
  414f80:	add	x29, sp, #0x30
  414f84:	b.eq	414f8c <ferror@plt+0x1268c>  // b.none
  414f88:	cbnz	w1, 414fd4 <ferror@plt+0x126d4>
  414f8c:	mov	x8, #0x28                  	// #40
  414f90:	movk	x8, #0x12, lsl #32
  414f94:	movk	x8, #0x301, lsl #48
  414f98:	str	x8, [sp, #8]
  414f9c:	ldr	w8, [x0, #28]
  414fa0:	mov	w9, #0x8                   	// #8
  414fa4:	movk	w9, #0x1d, lsl #16
  414fa8:	add	w8, w8, #0x1
  414fac:	stp	w8, w8, [x0, #28]
  414fb0:	stp	w8, wzr, [sp, #16]
  414fb4:	strb	w1, [sp, #24]
  414fb8:	stur	xzr, [sp, #25]
  414fbc:	str	xzr, [sp, #32]
  414fc0:	stp	w9, w2, [sp, #40]
  414fc4:	ldr	w0, [x0]
  414fc8:	add	x1, sp, #0x8
  414fcc:	mov	w2, #0x28                  	// #40
  414fd0:	b	41500c <ferror@plt+0x1270c>
  414fd4:	mov	x8, #0x20                  	// #32
  414fd8:	movk	x8, #0x12, lsl #32
  414fdc:	movk	x8, #0x301, lsl #48
  414fe0:	str	x8, [sp, #8]
  414fe4:	ldr	w8, [x0, #28]
  414fe8:	mov	w2, #0x20                  	// #32
  414fec:	add	w8, w8, #0x1
  414ff0:	stp	w8, w8, [x0, #28]
  414ff4:	stp	w8, wzr, [sp, #16]
  414ff8:	strb	w1, [sp, #24]
  414ffc:	stur	xzr, [sp, #25]
  415000:	str	xzr, [sp, #32]
  415004:	ldr	w0, [x0]
  415008:	add	x1, sp, #0x8
  41500c:	mov	w3, wzr
  415010:	bl	402680 <send@plt>
  415014:	ldp	x29, x30, [sp, #48]
  415018:	add	sp, sp, #0x40
  41501c:	ret
  415020:	stp	x29, x30, [sp, #-48]!
  415024:	stp	x28, x21, [sp, #16]
  415028:	stp	x20, x19, [sp, #32]
  41502c:	mov	x29, sp
  415030:	sub	sp, sp, #0x420
  415034:	mov	x21, x2
  415038:	mov	w20, w1
  41503c:	cmp	w1, #0x11
  415040:	mov	x19, x0
  415044:	b.eq	41504c <ferror@plt+0x1274c>  // b.none
  415048:	cbnz	w20, 4150a8 <ferror@plt+0x127a8>
  41504c:	mov	x8, sp
  415050:	add	x0, x8, #0xc
  415054:	mov	w2, #0x414                 	// #1044
  415058:	mov	w1, wzr
  41505c:	bl	402480 <memset@plt>
  415060:	mov	x8, #0x20                  	// #32
  415064:	movk	x8, #0x12, lsl #32
  415068:	movk	x8, #0x301, lsl #48
  41506c:	str	x8, [sp]
  415070:	ldr	w8, [x19, #28]
  415074:	add	w8, w8, #0x1
  415078:	stp	w8, w8, [x19, #28]
  41507c:	str	w8, [sp, #8]
  415080:	strb	w20, [sp, #16]
  415084:	cbz	x21, 4150ec <ferror@plt+0x127ec>
  415088:	mov	x0, sp
  41508c:	mov	w1, #0x420                 	// #1056
  415090:	blr	x21
  415094:	cbnz	w0, 4150f0 <ferror@plt+0x127f0>
  415098:	ldr	w0, [x19]
  41509c:	ldr	w2, [sp]
  4150a0:	mov	x1, sp
  4150a4:	b	4150e0 <ferror@plt+0x127e0>
  4150a8:	mov	x8, #0x20                  	// #32
  4150ac:	movk	x8, #0x12, lsl #32
  4150b0:	movk	x8, #0x301, lsl #48
  4150b4:	str	x8, [sp]
  4150b8:	ldr	w8, [x19, #28]
  4150bc:	mov	x1, sp
  4150c0:	mov	w2, #0x20                  	// #32
  4150c4:	add	w8, w8, #0x1
  4150c8:	stp	w8, w8, [x19, #28]
  4150cc:	stp	w8, wzr, [sp, #8]
  4150d0:	strb	w20, [sp, #16]
  4150d4:	stur	xzr, [sp, #17]
  4150d8:	str	xzr, [sp, #24]
  4150dc:	ldr	w0, [x19]
  4150e0:	mov	w3, wzr
  4150e4:	bl	402680 <send@plt>
  4150e8:	b	4150f0 <ferror@plt+0x127f0>
  4150ec:	mov	w0, #0xffffffea            	// #-22
  4150f0:	add	sp, sp, #0x420
  4150f4:	ldp	x20, x19, [sp, #32]
  4150f8:	ldp	x28, x21, [sp, #16]
  4150fc:	ldp	x29, x30, [sp], #48
  415100:	ret
  415104:	sub	sp, sp, #0xc0
  415108:	mov	x9, #0x20                  	// #32
  41510c:	movk	x9, #0x1e, lsl #32
  415110:	movi	v0.2d, #0x0
  415114:	movk	x9, #0x301, lsl #48
  415118:	stp	x29, x30, [sp, #160]
  41511c:	str	wzr, [sp, #156]
  415120:	stur	q0, [sp, #140]
  415124:	stur	q0, [sp, #124]
  415128:	stur	q0, [sp, #108]
  41512c:	stur	q0, [sp, #92]
  415130:	stur	q0, [sp, #76]
  415134:	stur	q0, [sp, #60]
  415138:	stur	q0, [sp, #44]
  41513c:	stur	q0, [sp, #28]
  415140:	stur	q0, [sp, #12]
  415144:	str	x9, [sp]
  415148:	ldr	w9, [x0, #28]
  41514c:	str	x19, [sp, #176]
  415150:	mov	x8, x1
  415154:	mov	x19, x0
  415158:	add	w9, w9, #0x1
  41515c:	stp	w9, w9, [x0, #28]
  415160:	str	w9, [sp, #8]
  415164:	mov	w9, #0x7                   	// #7
  415168:	mov	x0, sp
  41516c:	mov	w1, #0xa0                  	// #160
  415170:	add	x29, sp, #0xa0
  415174:	strb	w9, [sp, #16]
  415178:	blr	x8
  41517c:	cbz	w0, 415190 <ferror@plt+0x12890>
  415180:	ldr	x19, [sp, #176]
  415184:	ldp	x29, x30, [sp, #160]
  415188:	add	sp, sp, #0xc0
  41518c:	ret
  415190:	ldr	w0, [x19]
  415194:	mov	x1, sp
  415198:	mov	w2, #0xa0                  	// #160
  41519c:	mov	w3, wzr
  4151a0:	bl	402680 <send@plt>
  4151a4:	ldr	x19, [sp, #176]
  4151a8:	ldp	x29, x30, [sp, #160]
  4151ac:	add	sp, sp, #0xc0
  4151b0:	ret
  4151b4:	sub	sp, sp, #0x30
  4151b8:	mov	x8, #0x1c                  	// #28
  4151bc:	movk	x8, #0x5e, lsl #32
  4151c0:	movk	x8, #0x301, lsl #48
  4151c4:	stp	x29, x30, [sp, #32]
  4151c8:	stp	xzr, xzr, [sp, #8]
  4151cc:	str	x8, [sp]
  4151d0:	ldr	w8, [x0, #28]
  4151d4:	mov	w3, wzr
  4151d8:	add	x29, sp, #0x20
  4151dc:	add	w8, w8, #0x1
  4151e0:	stp	w8, w8, [x0, #28]
  4151e4:	stp	w8, wzr, [sp, #8]
  4151e8:	strb	w1, [sp, #16]
  4151ec:	str	w2, [sp, #24]
  4151f0:	ldr	w0, [x0]
  4151f4:	mov	x1, sp
  4151f8:	mov	w2, #0x1c                  	// #28
  4151fc:	bl	402680 <send@plt>
  415200:	ldp	x29, x30, [sp, #32]
  415204:	add	sp, sp, #0x30
  415208:	ret
  41520c:	stp	x29, x30, [sp, #-16]!
  415210:	ldr	w0, [x0]
  415214:	mov	w3, wzr
  415218:	sxtw	x2, w2
  41521c:	mov	x29, sp
  415220:	bl	402680 <send@plt>
  415224:	ldp	x29, x30, [sp], #16
  415228:	ret
  41522c:	stp	x29, x30, [sp, #-32]!
  415230:	stp	x28, x19, [sp, #16]
  415234:	mov	x29, sp
  415238:	sub	sp, sp, #0x400
  41523c:	mov	x19, x0
  415240:	ldr	w0, [x0]
  415244:	mov	w3, wzr
  415248:	sxtw	x2, w2
  41524c:	bl	402680 <send@plt>
  415250:	mov	x8, x0
  415254:	tbnz	w8, #31, 4152f0 <ferror@plt+0x129f0>
  415258:	ldr	w0, [x19]
  41525c:	mov	x1, sp
  415260:	mov	w2, #0x400                 	// #1024
  415264:	mov	w3, #0x42                  	// #66
  415268:	bl	402560 <recv@plt>
  41526c:	tbnz	w0, #31, 4152c0 <ferror@plt+0x129c0>
  415270:	cmp	w0, #0x10
  415274:	b.lt	4152b8 <ferror@plt+0x129b8>  // b.tstop
  415278:	mov	x9, sp
  41527c:	ldr	w10, [x9]
  415280:	mov	w8, wzr
  415284:	cmp	w10, #0x10
  415288:	b.cc	4152f0 <ferror@plt+0x129f0>  // b.lo, b.ul, b.last
  41528c:	cmp	w10, w0
  415290:	b.hi	4152f0 <ferror@plt+0x129f0>  // b.pmore
  415294:	ldrh	w8, [x9, #4]
  415298:	cmp	w8, #0x2
  41529c:	b.eq	4152d4 <ferror@plt+0x129d4>  // b.none
  4152a0:	add	w8, w10, #0x3
  4152a4:	and	w8, w8, #0xfffffffc
  4152a8:	sub	w0, w0, w8
  4152ac:	cmp	w0, #0xf
  4152b0:	add	x9, x9, x8
  4152b4:	b.gt	41527c <ferror@plt+0x1297c>
  4152b8:	mov	w8, wzr
  4152bc:	b	4152f0 <ferror@plt+0x129f0>
  4152c0:	bl	402860 <__errno_location@plt>
  4152c4:	ldr	w8, [x0]
  4152c8:	cmp	w8, #0xb
  4152cc:	csetm	w8, ne  // ne = any
  4152d0:	b	4152f0 <ferror@plt+0x129f0>
  4152d4:	cmp	w10, #0x23
  4152d8:	b.ls	415304 <ferror@plt+0x12a04>  // b.plast
  4152dc:	ldr	w8, [x9, #16]
  4152e0:	neg	w19, w8
  4152e4:	bl	402860 <__errno_location@plt>
  4152e8:	str	w19, [x0]
  4152ec:	mov	w8, #0xffffffff            	// #-1
  4152f0:	mov	w0, w8
  4152f4:	add	sp, sp, #0x400
  4152f8:	ldp	x28, x19, [sp, #16]
  4152fc:	ldp	x29, x30, [sp], #32
  415300:	ret
  415304:	adrp	x8, 42c000 <ferror@plt+0x29700>
  415308:	ldr	x8, [x8, #3984]
  41530c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  415310:	add	x0, x0, #0x8e2
  415314:	mov	w1, #0x10                  	// #16
  415318:	ldr	x3, [x8]
  41531c:	mov	w2, #0x1                   	// #1
  415320:	bl	4026c0 <fwrite@plt>
  415324:	b	4152ec <ferror@plt+0x129ec>
  415328:	sub	sp, sp, #0x90
  41532c:	stp	x29, x30, [sp, #128]
  415330:	add	x29, sp, #0x80
  415334:	add	w8, w3, #0x10
  415338:	mov	w9, #0x301                 	// #769
  41533c:	sturh	w1, [x29, #-12]
  415340:	adrp	x10, 41b000 <ferror@plt+0x18700>
  415344:	stur	w8, [x29, #-16]
  415348:	sturh	w9, [x29, #-10]
  41534c:	add	x10, x10, #0xd0c
  415350:	ldr	w8, [x0, #28]
  415354:	ldr	x13, [x10]
  415358:	ldr	w10, [x10, #8]
  41535c:	sub	x11, x29, #0x10
  415360:	mov	w12, #0x10                  	// #16
  415364:	sxtw	x9, w3
  415368:	add	w8, w8, #0x1
  41536c:	stp	w8, w8, [x0, #28]
  415370:	stur	x13, [x29, #-32]
  415374:	sub	x13, x29, #0x20
  415378:	stur	w10, [x29, #-24]
  41537c:	mov	w10, #0xc                   	// #12
  415380:	stp	x11, x12, [sp, #64]
  415384:	add	x11, sp, #0x40
  415388:	stp	x2, x9, [sp, #80]
  41538c:	mov	w9, #0x2                   	// #2
  415390:	stp	w8, wzr, [x29, #-8]
  415394:	str	x13, [sp, #8]
  415398:	str	w10, [sp, #16]
  41539c:	stp	x11, x9, [sp, #24]
  4153a0:	stp	xzr, xzr, [sp, #40]
  4153a4:	str	wzr, [sp, #56]
  4153a8:	ldr	w0, [x0]
  4153ac:	add	x1, sp, #0x8
  4153b0:	mov	w2, wzr
  4153b4:	bl	4024a0 <sendmsg@plt>
  4153b8:	ldp	x29, x30, [sp, #128]
  4153bc:	add	sp, sp, #0x90
  4153c0:	ret
  4153c4:	sub	sp, sp, #0x70
  4153c8:	adrp	x8, 41b000 <ferror@plt+0x18700>
  4153cc:	add	x8, x8, #0xd0c
  4153d0:	ldr	x9, [x8]
  4153d4:	ldr	w8, [x8, #8]
  4153d8:	stp	x29, x30, [sp, #96]
  4153dc:	add	x29, sp, #0x60
  4153e0:	stur	x9, [x29, #-16]
  4153e4:	stur	w8, [x29, #-8]
  4153e8:	ldr	w8, [x1]
  4153ec:	sub	x10, x29, #0x10
  4153f0:	mov	w9, #0xc                   	// #12
  4153f4:	str	x10, [sp, #8]
  4153f8:	sub	x10, x29, #0x20
  4153fc:	str	w9, [sp, #16]
  415400:	mov	w9, #0x1                   	// #1
  415404:	stp	x10, x9, [sp, #24]
  415408:	mov	w9, #0x301                 	// #769
  41540c:	stp	xzr, xzr, [sp, #40]
  415410:	str	wzr, [sp, #56]
  415414:	stp	x1, x8, [x29, #-32]
  415418:	strh	w9, [x1, #6]
  41541c:	str	wzr, [x1, #12]
  415420:	ldr	w8, [x0, #28]
  415424:	mov	w2, wzr
  415428:	add	w8, w8, #0x1
  41542c:	stp	w8, w8, [x0, #28]
  415430:	str	w8, [x1, #8]
  415434:	ldr	w0, [x0]
  415438:	add	x1, sp, #0x8
  41543c:	bl	4024a0 <sendmsg@plt>
  415440:	ldp	x29, x30, [sp, #96]
  415444:	add	sp, sp, #0x70
  415448:	ret
  41544c:	sub	sp, sp, #0xf0
  415450:	stp	x29, x30, [sp, #144]
  415454:	add	x29, sp, #0x90
  415458:	sub	x8, x29, #0x10
  41545c:	mov	w9, #0xc                   	// #12
  415460:	str	x8, [sp, #56]
  415464:	sub	x8, x29, #0x20
  415468:	str	w9, [sp, #64]
  41546c:	mov	w9, #0x1                   	// #1
  415470:	stp	x28, x27, [sp, #160]
  415474:	stp	x26, x25, [sp, #176]
  415478:	stp	x24, x23, [sp, #192]
  41547c:	stp	x22, x21, [sp, #208]
  415480:	stp	x20, x19, [sp, #224]
  415484:	stp	x1, x2, [sp, #8]
  415488:	strh	w3, [sp, #24]
  41548c:	stp	xzr, xzr, [sp, #40]
  415490:	str	xzr, [sp, #32]
  415494:	stp	xzr, xzr, [sp, #88]
  415498:	stp	x8, x9, [sp, #72]
  41549c:	str	wzr, [sp, #104]
  4154a0:	ldr	w24, [x0]
  4154a4:	mov	x20, x1
  4154a8:	mov	x19, x0
  4154ac:	add	x1, sp, #0x38
  4154b0:	mov	w2, #0x22                  	// #34
  4154b4:	mov	w0, w24
  4154b8:	stp	xzr, xzr, [x29, #-32]
  4154bc:	bl	416f58 <ferror@plt+0x14658>
  4154c0:	mov	w23, w0
  4154c4:	tbnz	w0, #31, 415738 <ferror@plt+0x12e38>
  4154c8:	add	x8, sp, #0x8
  4154cc:	mov	w28, wzr
  4154d0:	sub	x22, x29, #0x20
  4154d4:	mov	w25, #0x8000                	// #32768
  4154d8:	add	x26, x8, #0x18
  4154dc:	str	x26, [sp]
  4154e0:	cmp	w23, #0x8, lsl #12
  4154e4:	csel	w23, w23, w25, gt
  4154e8:	mov	x0, x23
  4154ec:	bl	402400 <malloc@plt>
  4154f0:	cbz	x0, 415708 <ferror@plt+0x12e08>
  4154f4:	mov	x21, x0
  4154f8:	stp	x0, x23, [x22]
  4154fc:	add	x1, sp, #0x38
  415500:	mov	w0, w24
  415504:	mov	w2, wzr
  415508:	bl	416f58 <ferror@plt+0x14658>
  41550c:	mov	w23, w0
  415510:	tbnz	w0, #31, 415730 <ferror@plt+0x12e30>
  415514:	ldr	x3, [x19, #40]
  415518:	cbz	x3, 415530 <ferror@plt+0x12c30>
  41551c:	add	w8, w23, #0x3
  415520:	and	w2, w8, #0xfffffffc
  415524:	mov	w1, #0x1                   	// #1
  415528:	mov	x0, x21
  41552c:	bl	4026c0 <fwrite@plt>
  415530:	cbz	x20, 415614 <ferror@plt+0x12d14>
  415534:	cmp	w23, #0xf
  415538:	b.le	41561c <ferror@plt+0x12d1c>
  41553c:	mov	w22, wzr
  415540:	add	x27, sp, #0x8
  415544:	b	415550 <ferror@plt+0x12c50>
  415548:	ldr	x8, [x27, #24]!
  41554c:	cbz	x8, 415668 <ferror@plt+0x12d68>
  415550:	mov	x25, x21
  415554:	mov	w24, w23
  415558:	b	415578 <ferror@plt+0x12c78>
  41555c:	ldr	w8, [x25]
  415560:	add	w8, w8, #0x3
  415564:	and	w8, w8, #0xfffffffc
  415568:	sub	w24, w24, w8
  41556c:	cmp	w24, #0xf
  415570:	add	x25, x25, x8
  415574:	b.le	415548 <ferror@plt+0x12c48>
  415578:	ldr	w8, [x25]
  41557c:	cmp	w8, #0x10
  415580:	b.cc	415548 <ferror@plt+0x12c48>  // b.lo, b.ul, b.last
  415584:	cmp	w8, w24
  415588:	b.hi	415548 <ferror@plt+0x12c48>  // b.pmore
  41558c:	ldrh	w9, [x27, #16]
  415590:	ldrh	w10, [x25, #6]
  415594:	ldur	w11, [x29, #-12]
  415598:	bic	w9, w10, w9
  41559c:	strh	w9, [x25, #6]
  4155a0:	cbnz	w11, 415560 <ferror@plt+0x12c60>
  4155a4:	ldr	w10, [x25, #12]
  4155a8:	ldr	w11, [x19, #8]
  4155ac:	cmp	w10, w11
  4155b0:	b.ne	415560 <ferror@plt+0x12c60>  // b.any
  4155b4:	ldr	w10, [x25, #8]
  4155b8:	ldr	w11, [x19, #32]
  4155bc:	cmp	w10, w11
  4155c0:	b.ne	415560 <ferror@plt+0x12c60>  // b.any
  4155c4:	ldrh	w10, [x25, #4]
  4155c8:	tst	w9, #0x10
  4155cc:	csinc	w28, w28, wzr, eq  // eq = none
  4155d0:	cmp	w10, #0x2
  4155d4:	b.eq	4156a8 <ferror@plt+0x12da8>  // b.none
  4155d8:	cmp	w10, #0x3
  4155dc:	b.eq	4155fc <ferror@plt+0x12cfc>  // b.none
  4155e0:	ldr	x9, [x19, #40]
  4155e4:	cbnz	x9, 415560 <ferror@plt+0x12c60>
  4155e8:	ldp	x8, x1, [x27]
  4155ec:	mov	x0, x25
  4155f0:	blr	x8
  4155f4:	tbz	w0, #31, 41555c <ferror@plt+0x12c5c>
  4155f8:	b	4156f4 <ferror@plt+0x12df4>
  4155fc:	cmp	w8, #0x14
  415600:	b.cc	41575c <ferror@plt+0x12e5c>  // b.lo, b.ul, b.last
  415604:	ldr	w22, [x25, #16]
  415608:	tbnz	w22, #31, 4157a4 <ferror@plt+0x12ea4>
  41560c:	mov	w22, #0x1                   	// #1
  415610:	b	415548 <ferror@plt+0x12c48>
  415614:	mov	w23, wzr
  415618:	b	415628 <ferror@plt+0x12d28>
  41561c:	mov	x8, x26
  415620:	ldr	x9, [x8], #24
  415624:	cbnz	x9, 415620 <ferror@plt+0x12d20>
  415628:	mov	x0, x21
  41562c:	bl	402650 <free@plt>
  415630:	mov	w24, w23
  415634:	ldrb	w8, [sp, #104]
  415638:	tbnz	w8, #5, 415684 <ferror@plt+0x12d84>
  41563c:	cbnz	w24, 415818 <ferror@plt+0x12f18>
  415640:	ldr	w24, [x19]
  415644:	ldr	x22, [sp, #72]
  415648:	add	x1, sp, #0x38
  41564c:	mov	w2, #0x22                  	// #34
  415650:	mov	w0, w24
  415654:	stp	xzr, xzr, [x22]
  415658:	bl	416f58 <ferror@plt+0x14658>
  41565c:	mov	w23, w0
  415660:	tbz	w0, #31, 4154e0 <ferror@plt+0x12be0>
  415664:	b	415738 <ferror@plt+0x12e38>
  415668:	mov	x0, x21
  41566c:	bl	402650 <free@plt>
  415670:	cbnz	w22, 415798 <ferror@plt+0x12e98>
  415674:	ldr	x26, [sp]
  415678:	mov	w25, #0x8000                	// #32768
  41567c:	ldrb	w8, [sp, #104]
  415680:	tbz	w8, #5, 41563c <ferror@plt+0x12d3c>
  415684:	adrp	x8, 42c000 <ferror@plt+0x29700>
  415688:	ldr	x8, [x8, #3984]
  41568c:	adrp	x0, 41b000 <ferror@plt+0x18700>
  415690:	mov	w1, #0x12                  	// #18
  415694:	mov	w2, #0x1                   	// #1
  415698:	ldr	x3, [x8]
  41569c:	add	x0, x0, #0xaa8
  4156a0:	bl	4026c0 <fwrite@plt>
  4156a4:	b	415640 <ferror@plt+0x12d40>
  4156a8:	cmp	w8, #0x23
  4156ac:	b.ls	415774 <ferror@plt+0x12e74>  // b.plast
  4156b0:	ldr	w8, [x25, #16]
  4156b4:	neg	w20, w8
  4156b8:	bl	402860 <__errno_location@plt>
  4156bc:	str	w20, [x0]
  4156c0:	ldr	w8, [x19, #36]
  4156c4:	cmp	w8, #0x4
  4156c8:	b.ne	4156dc <ferror@plt+0x12ddc>  // b.any
  4156cc:	cmp	w20, #0x2
  4156d0:	b.eq	4156e4 <ferror@plt+0x12de4>  // b.none
  4156d4:	cmp	w20, #0x5f
  4156d8:	b.eq	4156e4 <ferror@plt+0x12de4>  // b.none
  4156dc:	ldrb	w8, [x19, #48]
  4156e0:	tbz	w8, #1, 4157e0 <ferror@plt+0x12ee0>
  4156e4:	mov	x0, x21
  4156e8:	bl	402650 <free@plt>
  4156ec:	mov	w23, #0xffffffff            	// #-1
  4156f0:	b	415738 <ferror@plt+0x12e38>
  4156f4:	mov	w26, w0
  4156f8:	mov	x0, x21
  4156fc:	bl	402650 <free@plt>
  415700:	mov	w23, w26
  415704:	b	415738 <ferror@plt+0x12e38>
  415708:	adrp	x8, 42c000 <ferror@plt+0x29700>
  41570c:	ldr	x8, [x8, #3984]
  415710:	adrp	x0, 41b000 <ferror@plt+0x18700>
  415714:	add	x0, x0, #0xc3f
  415718:	mov	w1, #0x20                  	// #32
  41571c:	ldr	x3, [x8]
  415720:	mov	w2, #0x1                   	// #1
  415724:	bl	4026c0 <fwrite@plt>
  415728:	mov	w23, #0xfffffff4            	// #-12
  41572c:	b	415738 <ferror@plt+0x12e38>
  415730:	mov	x0, x21
  415734:	bl	402650 <free@plt>
  415738:	mov	w0, w23
  41573c:	ldp	x20, x19, [sp, #224]
  415740:	ldp	x22, x21, [sp, #208]
  415744:	ldp	x24, x23, [sp, #192]
  415748:	ldp	x26, x25, [sp, #176]
  41574c:	ldp	x28, x27, [sp, #160]
  415750:	ldp	x29, x30, [sp, #144]
  415754:	add	sp, sp, #0xf0
  415758:	ret
  41575c:	adrp	x8, 42c000 <ferror@plt+0x29700>
  415760:	ldr	x8, [x8, #3984]
  415764:	adrp	x0, 41b000 <ferror@plt+0x18700>
  415768:	add	x0, x0, #0xc60
  41576c:	mov	w1, #0xf                   	// #15
  415770:	b	415788 <ferror@plt+0x12e88>
  415774:	adrp	x8, 42c000 <ferror@plt+0x29700>
  415778:	ldr	x8, [x8, #3984]
  41577c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  415780:	add	x0, x0, #0x8e2
  415784:	mov	w1, #0x10                  	// #16
  415788:	ldr	x3, [x8]
  41578c:	mov	w2, #0x1                   	// #1
  415790:	bl	4026c0 <fwrite@plt>
  415794:	b	4156e4 <ferror@plt+0x12de4>
  415798:	cbnz	w28, 4157f0 <ferror@plt+0x12ef0>
  41579c:	mov	w23, wzr
  4157a0:	b	415738 <ferror@plt+0x12e38>
  4157a4:	neg	w19, w22
  4157a8:	bl	402860 <__errno_location@plt>
  4157ac:	cmn	w22, #0x2
  4157b0:	str	w19, [x0]
  4157b4:	b.eq	4156e4 <ferror@plt+0x12de4>  // b.none
  4157b8:	cmp	w19, #0x5f
  4157bc:	b.eq	4156e4 <ferror@plt+0x12de4>  // b.none
  4157c0:	cmp	w19, #0x5a
  4157c4:	b.ne	4157e0 <ferror@plt+0x12ee0>  // b.any
  4157c8:	adrp	x8, 42c000 <ferror@plt+0x29700>
  4157cc:	ldr	x8, [x8, #3984]
  4157d0:	adrp	x0, 41b000 <ferror@plt+0x18700>
  4157d4:	add	x0, x0, #0xc70
  4157d8:	mov	w1, #0x24                  	// #36
  4157dc:	b	415788 <ferror@plt+0x12e88>
  4157e0:	adrp	x0, 41b000 <ferror@plt+0x18700>
  4157e4:	add	x0, x0, #0xc95
  4157e8:	bl	402280 <perror@plt>
  4157ec:	b	4156e4 <ferror@plt+0x12de4>
  4157f0:	adrp	x8, 42c000 <ferror@plt+0x29700>
  4157f4:	ldr	x8, [x8, #3984]
  4157f8:	adrp	x0, 41b000 <ferror@plt+0x18700>
  4157fc:	add	x0, x0, #0xc10
  415800:	mov	w1, #0x2e                  	// #46
  415804:	ldr	x3, [x8]
  415808:	mov	w2, #0x1                   	// #1
  41580c:	bl	4026c0 <fwrite@plt>
  415810:	mov	w23, wzr
  415814:	b	415738 <ferror@plt+0x12e38>
  415818:	adrp	x8, 42c000 <ferror@plt+0x29700>
  41581c:	ldr	x8, [x8, #3984]
  415820:	adrp	x1, 41b000 <ferror@plt+0x18700>
  415824:	add	x1, x1, #0xabb
  415828:	mov	w2, w24
  41582c:	ldr	x0, [x8]
  415830:	bl	4028c0 <fprintf@plt>
  415834:	mov	w0, #0x1                   	// #1
  415838:	bl	402260 <exit@plt>
  41583c:	sub	sp, sp, #0x20
  415840:	stp	x29, x30, [sp, #16]
  415844:	ldr	w8, [x1]
  415848:	mov	x3, x2
  41584c:	mov	w2, #0x1                   	// #1
  415850:	mov	w4, #0x1                   	// #1
  415854:	stp	x1, x8, [sp]
  415858:	mov	x1, sp
  41585c:	add	x29, sp, #0x10
  415860:	bl	415878 <ferror@plt+0x12f78>
  415864:	ldp	x29, x30, [sp, #16]
  415868:	add	sp, sp, #0x20
  41586c:	ret
  415870:	mov	w4, #0x1                   	// #1
  415874:	b	415878 <ferror@plt+0x12f78>
  415878:	sub	sp, sp, #0xd0
  41587c:	stp	x29, x30, [sp, #112]
  415880:	add	x29, sp, #0x70
  415884:	adrp	x8, 41b000 <ferror@plt+0x18700>
  415888:	sub	x9, x29, #0x10
  41588c:	add	x8, x8, #0xd0c
  415890:	str	x9, [sp, #24]
  415894:	mov	w9, #0xc                   	// #12
  415898:	str	w9, [sp, #32]
  41589c:	ldr	x9, [x8]
  4158a0:	ldr	w8, [x8, #8]
  4158a4:	stp	x22, x21, [sp, #176]
  4158a8:	stp	x20, x19, [sp, #192]
  4158ac:	mov	w22, w4
  4158b0:	mov	x19, x3
  4158b4:	mov	x20, x2
  4158b8:	mov	x21, x0
  4158bc:	stp	x28, x27, [sp, #128]
  4158c0:	stp	x26, x25, [sp, #144]
  4158c4:	stp	x24, x23, [sp, #160]
  4158c8:	stp	x1, x2, [sp, #40]
  4158cc:	stp	xzr, xzr, [sp, #56]
  4158d0:	stur	x9, [x29, #-16]
  4158d4:	stur	w8, [x29, #-8]
  4158d8:	str	wzr, [sp, #72]
  4158dc:	cbz	x2, 4158fc <ferror@plt+0x12ffc>
  4158e0:	ldr	w10, [x21, #28]
  4158e4:	cbz	x19, 415904 <ferror@plt+0x13004>
  4158e8:	cmp	x20, #0x1
  4158ec:	b.hi	415930 <ferror@plt+0x13030>  // b.pmore
  4158f0:	mov	x8, xzr
  4158f4:	mov	w28, w10
  4158f8:	b	41596c <ferror@plt+0x1306c>
  4158fc:	mov	w28, wzr
  415900:	b	41598c <ferror@plt+0x1308c>
  415904:	mov	x8, x20
  415908:	mov	w28, w10
  41590c:	ldr	x9, [x1], #16
  415910:	add	w28, w28, #0x1
  415914:	subs	x8, x8, #0x1
  415918:	ldrh	w10, [x9, #6]
  41591c:	str	w28, [x9, #8]
  415920:	orr	w10, w10, #0x4
  415924:	strh	w10, [x9, #6]
  415928:	b.ne	41590c <ferror@plt+0x1300c>  // b.any
  41592c:	b	415988 <ferror@plt+0x13088>
  415930:	and	x8, x20, #0xfffffffffffffffe
  415934:	add	x9, x1, #0x10
  415938:	add	w28, w10, w8
  41593c:	add	w10, w10, #0x2
  415940:	mov	x11, x8
  415944:	ldur	x12, [x9, #-16]
  415948:	ldr	x13, [x9], #32
  41594c:	sub	w14, w10, #0x1
  415950:	subs	x11, x11, #0x2
  415954:	str	w14, [x12, #8]
  415958:	str	w10, [x13, #8]
  41595c:	add	w10, w10, #0x2
  415960:	b.ne	415944 <ferror@plt+0x13044>  // b.any
  415964:	cmp	x8, x20
  415968:	b.eq	415988 <ferror@plt+0x13088>  // b.none
  41596c:	add	x9, x1, x8, lsl #4
  415970:	sub	x8, x20, x8
  415974:	ldr	x10, [x9], #16
  415978:	add	w28, w28, #0x1
  41597c:	subs	x8, x8, #0x1
  415980:	str	w28, [x10, #8]
  415984:	b.ne	415974 <ferror@plt+0x13074>  // b.any
  415988:	str	w28, [x21, #28]
  41598c:	ldr	w0, [x21]
  415990:	add	x1, sp, #0x18
  415994:	mov	w2, wzr
  415998:	bl	4024a0 <sendmsg@plt>
  41599c:	tbnz	w0, #31, 415d6c <ferror@plt+0x1346c>
  4159a0:	sub	x8, x29, #0x20
  4159a4:	mov	w9, #0x1                   	// #1
  4159a8:	stp	x8, x9, [sp, #40]
  4159ac:	ldr	w27, [x21]
  4159b0:	add	x1, sp, #0x18
  4159b4:	mov	w2, #0x22                  	// #34
  4159b8:	stp	xzr, xzr, [x29, #-32]
  4159bc:	mov	w0, w27
  4159c0:	bl	416f58 <ferror@plt+0x14658>
  4159c4:	mov	w26, w0
  4159c8:	tbnz	w0, #31, 415d20 <ferror@plt+0x13420>
  4159cc:	mov	w8, w28
  4159d0:	eor	w9, w22, #0x1
  4159d4:	mov	x23, xzr
  4159d8:	str	w9, [sp, #12]
  4159dc:	sub	x25, x29, #0x20
  4159e0:	mov	w9, #0x8000                	// #32768
  4159e4:	sub	x8, x8, x20
  4159e8:	str	x8, [sp, #16]
  4159ec:	sxtw	x23, w23
  4159f0:	cmp	w26, #0x8, lsl #12
  4159f4:	csel	w26, w26, w9, gt
  4159f8:	mov	x0, x26
  4159fc:	mov	x24, x23
  415a00:	bl	402400 <malloc@plt>
  415a04:	cbz	x0, 415d44 <ferror@plt+0x13444>
  415a08:	mov	x22, x0
  415a0c:	stp	x0, x26, [x25]
  415a10:	add	x1, sp, #0x18
  415a14:	mov	w0, w27
  415a18:	mov	w2, wzr
  415a1c:	bl	416f58 <ferror@plt+0x14658>
  415a20:	mov	w26, w0
  415a24:	tbnz	w0, #31, 415d7c <ferror@plt+0x1347c>
  415a28:	ldr	w2, [sp, #32]
  415a2c:	cmp	w2, #0xc
  415a30:	b.ne	415dbc <ferror@plt+0x134bc>  // b.any
  415a34:	cmp	w26, #0x10
  415a38:	add	x23, x24, #0x1
  415a3c:	b.cc	415c88 <ferror@plt+0x13388>  // b.lo, b.ul, b.last
  415a40:	cbz	x19, 415b00 <ferror@plt+0x13200>
  415a44:	ldur	w8, [x29, #-12]
  415a48:	mov	x25, x22
  415a4c:	b	415a68 <ferror@plt+0x13168>
  415a50:	add	w9, w27, #0x3
  415a54:	and	x9, x9, #0xfffffffc
  415a58:	sub	w26, w26, w9
  415a5c:	cmp	w26, #0xf
  415a60:	add	x25, x25, x9
  415a64:	b.ls	415c88 <ferror@plt+0x13388>  // b.plast
  415a68:	ldr	w27, [x25]
  415a6c:	cmp	w27, w26
  415a70:	b.gt	415cec <ferror@plt+0x133ec>
  415a74:	sub	w9, w27, #0x10
  415a78:	tbnz	w9, #31, 415cec <ferror@plt+0x133ec>
  415a7c:	cbnz	w8, 415a50 <ferror@plt+0x13150>
  415a80:	ldr	w10, [x25, #12]
  415a84:	ldr	w11, [x21, #8]
  415a88:	cmp	w10, w11
  415a8c:	b.ne	415a50 <ferror@plt+0x13150>  // b.any
  415a90:	ldr	w10, [x25, #8]
  415a94:	cmp	w10, w28
  415a98:	b.hi	415a50 <ferror@plt+0x13150>  // b.pmore
  415a9c:	ldr	x11, [sp, #16]
  415aa0:	cmp	x11, x10
  415aa4:	b.hi	415a50 <ferror@plt+0x13150>  // b.pmore
  415aa8:	ldrh	w8, [x25, #4]
  415aac:	cmp	w8, #0x2
  415ab0:	b.ne	415db0 <ferror@plt+0x134b0>  // b.any
  415ab4:	cmp	w9, #0x13
  415ab8:	b.ls	415d88 <ferror@plt+0x13488>  // b.plast
  415abc:	ldr	w8, [x25, #16]
  415ac0:	cmp	w8, #0x0
  415ac4:	cset	w27, ne  // ne = any
  415ac8:	cbz	w8, 415af0 <ferror@plt+0x131f0>
  415acc:	neg	w26, w8
  415ad0:	bl	402860 <__errno_location@plt>
  415ad4:	str	w26, [x0]
  415ad8:	ldr	w8, [x21, #36]
  415adc:	ldr	w9, [sp, #12]
  415ae0:	cmp	w8, #0x4
  415ae4:	cset	w8, eq  // eq = none
  415ae8:	orr	w8, w8, w9
  415aec:	tbz	w8, #0, 415c4c <ferror@plt+0x1334c>
  415af0:	cmp	x23, x20
  415af4:	str	x22, [x19]
  415af8:	b.cc	415be0 <ferror@plt+0x132e0>  // b.lo, b.ul, b.last
  415afc:	b	415da4 <ferror@plt+0x134a4>
  415b00:	mov	x25, x22
  415b04:	b	415b20 <ferror@plt+0x13220>
  415b08:	add	w8, w27, #0x3
  415b0c:	and	x8, x8, #0xfffffffc
  415b10:	sub	w26, w26, w8
  415b14:	cmp	w26, #0xf
  415b18:	add	x25, x25, x8
  415b1c:	b.ls	415c88 <ferror@plt+0x13388>  // b.plast
  415b20:	ldr	w27, [x25]
  415b24:	cmp	w27, w26
  415b28:	b.gt	415cec <ferror@plt+0x133ec>
  415b2c:	sub	w8, w27, #0x10
  415b30:	tbnz	w8, #31, 415cec <ferror@plt+0x133ec>
  415b34:	ldur	w9, [x29, #-12]
  415b38:	cbnz	w9, 415b08 <ferror@plt+0x13208>
  415b3c:	ldr	w9, [x25, #12]
  415b40:	ldr	w10, [x21, #8]
  415b44:	cmp	w9, w10
  415b48:	b.ne	415b08 <ferror@plt+0x13208>  // b.any
  415b4c:	ldr	w9, [x25, #8]
  415b50:	cmp	w9, w28
  415b54:	b.hi	415b08 <ferror@plt+0x13208>  // b.pmore
  415b58:	ldr	x10, [sp, #16]
  415b5c:	cmp	x10, x9
  415b60:	b.hi	415b08 <ferror@plt+0x13208>  // b.pmore
  415b64:	ldrh	w9, [x25, #4]
  415b68:	cmp	w9, #0x2
  415b6c:	b.eq	415b94 <ferror@plt+0x13294>  // b.none
  415b70:	adrp	x8, 42c000 <ferror@plt+0x29700>
  415b74:	ldr	x8, [x8, #3984]
  415b78:	adrp	x0, 41b000 <ferror@plt+0x18700>
  415b7c:	mov	w1, #0x14                  	// #20
  415b80:	mov	w2, #0x1                   	// #1
  415b84:	ldr	x3, [x8]
  415b88:	add	x0, x0, #0xcdd
  415b8c:	bl	4026c0 <fwrite@plt>
  415b90:	b	415b08 <ferror@plt+0x13208>
  415b94:	cmp	w8, #0x14
  415b98:	b.cc	415d88 <ferror@plt+0x13488>  // b.lo, b.ul, b.last
  415b9c:	ldr	w8, [x25, #16]
  415ba0:	cmp	w8, #0x0
  415ba4:	cset	w27, ne  // ne = any
  415ba8:	cbz	w8, 415bd0 <ferror@plt+0x132d0>
  415bac:	neg	w26, w8
  415bb0:	bl	402860 <__errno_location@plt>
  415bb4:	str	w26, [x0]
  415bb8:	ldr	w8, [x21, #36]
  415bbc:	ldr	w9, [sp, #12]
  415bc0:	cmp	w8, #0x4
  415bc4:	cset	w8, eq  // eq = none
  415bc8:	orr	w8, w8, w9
  415bcc:	tbz	w8, #0, 415c0c <ferror@plt+0x1330c>
  415bd0:	mov	x0, x22
  415bd4:	bl	402650 <free@plt>
  415bd8:	cmp	x23, x20
  415bdc:	b.cs	415da4 <ferror@plt+0x134a4>  // b.hs, b.nlast
  415be0:	ldr	w27, [x21]
  415be4:	ldr	x25, [sp, #40]
  415be8:	add	x1, sp, #0x18
  415bec:	mov	w2, #0x22                  	// #34
  415bf0:	mov	w0, w27
  415bf4:	stp	xzr, xzr, [x25]
  415bf8:	bl	416f58 <ferror@plt+0x14658>
  415bfc:	mov	w26, w0
  415c00:	mov	w9, #0x8000                	// #32768
  415c04:	tbz	w0, #31, 4159f0 <ferror@plt+0x130f0>
  415c08:	b	415d20 <ferror@plt+0x13420>
  415c0c:	adrp	x9, 42c000 <ferror@plt+0x29700>
  415c10:	ldr	w8, [x25, #16]
  415c14:	ldr	x9, [x9, #3984]
  415c18:	neg	w0, w8
  415c1c:	ldr	x26, [x9]
  415c20:	bl	402530 <strerror@plt>
  415c24:	adrp	x1, 41b000 <ferror@plt+0x18700>
  415c28:	mov	x2, x0
  415c2c:	mov	x0, x26
  415c30:	add	x1, x1, #0xcf2
  415c34:	bl	4028c0 <fprintf@plt>
  415c38:	mov	x0, x22
  415c3c:	bl	402650 <free@plt>
  415c40:	cmp	x23, x20
  415c44:	b.cc	415be0 <ferror@plt+0x132e0>  // b.lo, b.ul, b.last
  415c48:	b	415da4 <ferror@plt+0x134a4>
  415c4c:	adrp	x9, 42c000 <ferror@plt+0x29700>
  415c50:	ldr	w8, [x25, #16]
  415c54:	ldr	x9, [x9, #3984]
  415c58:	neg	w0, w8
  415c5c:	ldr	x26, [x9]
  415c60:	bl	402530 <strerror@plt>
  415c64:	adrp	x1, 41b000 <ferror@plt+0x18700>
  415c68:	mov	x2, x0
  415c6c:	mov	x0, x26
  415c70:	add	x1, x1, #0xcf2
  415c74:	bl	4028c0 <fprintf@plt>
  415c78:	cmp	x23, x20
  415c7c:	str	x22, [x19]
  415c80:	b.cc	415be0 <ferror@plt+0x132e0>  // b.lo, b.ul, b.last
  415c84:	b	415da4 <ferror@plt+0x134a4>
  415c88:	mov	x0, x22
  415c8c:	bl	402650 <free@plt>
  415c90:	ldrb	w8, [sp, #72]
  415c94:	tbnz	w8, #5, 415cc8 <ferror@plt+0x133c8>
  415c98:	cbnz	w26, 415dd4 <ferror@plt+0x134d4>
  415c9c:	ldr	w27, [x21]
  415ca0:	ldr	x25, [sp, #40]
  415ca4:	add	x1, sp, #0x18
  415ca8:	mov	w2, #0x22                  	// #34
  415cac:	mov	w0, w27
  415cb0:	stp	xzr, xzr, [x25]
  415cb4:	bl	416f58 <ferror@plt+0x14658>
  415cb8:	mov	w26, w0
  415cbc:	mov	w9, #0x8000                	// #32768
  415cc0:	tbz	w0, #31, 4159ec <ferror@plt+0x130ec>
  415cc4:	b	415d20 <ferror@plt+0x13420>
  415cc8:	adrp	x8, 42c000 <ferror@plt+0x29700>
  415ccc:	ldr	x8, [x8, #3984]
  415cd0:	adrp	x0, 41b000 <ferror@plt+0x18700>
  415cd4:	mov	w1, #0x12                  	// #18
  415cd8:	mov	w2, #0x1                   	// #1
  415cdc:	ldr	x3, [x8]
  415ce0:	add	x0, x0, #0xaa8
  415ce4:	bl	4026c0 <fwrite@plt>
  415ce8:	b	415c9c <ferror@plt+0x1339c>
  415cec:	adrp	x9, 42c000 <ferror@plt+0x29700>
  415cf0:	ldrb	w8, [sp, #72]
  415cf4:	ldr	x9, [x9, #3984]
  415cf8:	ldr	x3, [x9]
  415cfc:	tbz	w8, #5, 415df0 <ferror@plt+0x134f0>
  415d00:	adrp	x0, 41b000 <ferror@plt+0x18700>
  415d04:	add	x0, x0, #0xa77
  415d08:	mov	w1, #0x12                  	// #18
  415d0c:	mov	w2, #0x1                   	// #1
  415d10:	bl	4026c0 <fwrite@plt>
  415d14:	mov	x0, x22
  415d18:	bl	402650 <free@plt>
  415d1c:	mov	w26, #0xffffffff            	// #-1
  415d20:	mov	w0, w26
  415d24:	ldp	x20, x19, [sp, #192]
  415d28:	ldp	x22, x21, [sp, #176]
  415d2c:	ldp	x24, x23, [sp, #160]
  415d30:	ldp	x26, x25, [sp, #144]
  415d34:	ldp	x28, x27, [sp, #128]
  415d38:	ldp	x29, x30, [sp, #112]
  415d3c:	add	sp, sp, #0xd0
  415d40:	ret
  415d44:	adrp	x8, 42c000 <ferror@plt+0x29700>
  415d48:	ldr	x8, [x8, #3984]
  415d4c:	adrp	x0, 41b000 <ferror@plt+0x18700>
  415d50:	add	x0, x0, #0xc3f
  415d54:	mov	w1, #0x20                  	// #32
  415d58:	ldr	x3, [x8]
  415d5c:	mov	w2, #0x1                   	// #1
  415d60:	bl	4026c0 <fwrite@plt>
  415d64:	mov	w26, #0xfffffff4            	// #-12
  415d68:	b	415d20 <ferror@plt+0x13420>
  415d6c:	adrp	x0, 41b000 <ferror@plt+0x18700>
  415d70:	add	x0, x0, #0xca7
  415d74:	bl	402280 <perror@plt>
  415d78:	b	415d1c <ferror@plt+0x1341c>
  415d7c:	mov	x0, x22
  415d80:	bl	402650 <free@plt>
  415d84:	b	415d20 <ferror@plt+0x13420>
  415d88:	adrp	x8, 42c000 <ferror@plt+0x29700>
  415d8c:	ldr	x8, [x8, #3984]
  415d90:	adrp	x0, 41a000 <ferror@plt+0x17700>
  415d94:	add	x0, x0, #0x8e2
  415d98:	mov	w1, #0x10                  	// #16
  415d9c:	ldr	x3, [x8]
  415da0:	b	415d0c <ferror@plt+0x1340c>
  415da4:	cmp	w27, #0x0
  415da8:	csinv	w26, wzr, w24, eq  // eq = none
  415dac:	b	415d20 <ferror@plt+0x13420>
  415db0:	mov	w26, wzr
  415db4:	str	x22, [x19]
  415db8:	b	415d20 <ferror@plt+0x13420>
  415dbc:	adrp	x8, 42c000 <ferror@plt+0x29700>
  415dc0:	ldr	x8, [x8, #3984]
  415dc4:	adrp	x1, 41b000 <ferror@plt+0x18700>
  415dc8:	add	x1, x1, #0xcc0
  415dcc:	ldr	x0, [x8]
  415dd0:	b	415e00 <ferror@plt+0x13500>
  415dd4:	adrp	x8, 42c000 <ferror@plt+0x29700>
  415dd8:	ldr	x8, [x8, #3984]
  415ddc:	adrp	x1, 41b000 <ferror@plt+0x18700>
  415de0:	add	x1, x1, #0xabb
  415de4:	mov	w2, w26
  415de8:	ldr	x0, [x8]
  415dec:	b	415e00 <ferror@plt+0x13500>
  415df0:	adrp	x1, 41b000 <ferror@plt+0x18700>
  415df4:	add	x1, x1, #0xa8a
  415df8:	mov	x0, x3
  415dfc:	mov	w2, w27
  415e00:	bl	4028c0 <fprintf@plt>
  415e04:	mov	w0, #0x1                   	// #1
  415e08:	bl	402260 <exit@plt>
  415e0c:	sub	sp, sp, #0x20
  415e10:	stp	x29, x30, [sp, #16]
  415e14:	ldr	w8, [x1]
  415e18:	mov	x3, x2
  415e1c:	mov	w2, #0x1                   	// #1
  415e20:	mov	w4, wzr
  415e24:	stp	x1, x8, [sp]
  415e28:	mov	x1, sp
  415e2c:	add	x29, sp, #0x10
  415e30:	bl	415878 <ferror@plt+0x12f78>
  415e34:	ldp	x29, x30, [sp, #16]
  415e38:	add	sp, sp, #0x20
  415e3c:	ret
  415e40:	stp	x29, x30, [sp, #-32]!
  415e44:	mov	x29, sp
  415e48:	mov	w8, #0x1                   	// #1
  415e4c:	str	w8, [x29, #28]
  415e50:	str	x19, [sp, #16]
  415e54:	mov	x19, x0
  415e58:	ldr	w0, [x0]
  415e5c:	add	x3, x29, #0x1c
  415e60:	mov	w1, #0x10e                 	// #270
  415e64:	mov	w2, #0x8                   	// #8
  415e68:	mov	w4, #0x4                   	// #4
  415e6c:	bl	402410 <setsockopt@plt>
  415e70:	tbnz	w0, #31, 415e90 <ferror@plt+0x13590>
  415e74:	ldr	w8, [x19, #48]
  415e78:	mov	w0, wzr
  415e7c:	orr	w8, w8, #0x1
  415e80:	str	w8, [x19, #48]
  415e84:	ldr	x19, [sp, #16]
  415e88:	ldp	x29, x30, [sp], #32
  415e8c:	ret
  415e90:	adrp	x0, 41b000 <ferror@plt+0x18700>
  415e94:	add	x0, x0, #0xa13
  415e98:	bl	402280 <perror@plt>
  415e9c:	mov	w0, #0xffffffff            	// #-1
  415ea0:	ldr	x19, [sp, #16]
  415ea4:	ldp	x29, x30, [sp], #32
  415ea8:	ret
  415eac:	stp	x29, x30, [sp, #-96]!
  415eb0:	stp	x28, x27, [sp, #16]
  415eb4:	stp	x26, x25, [sp, #32]
  415eb8:	stp	x24, x23, [sp, #48]
  415ebc:	stp	x22, x21, [sp, #64]
  415ec0:	stp	x20, x19, [sp, #80]
  415ec4:	mov	x29, sp
  415ec8:	sub	sp, sp, #0x6, lsl #12
  415ecc:	sub	sp, sp, #0x70
  415ed0:	sub	x27, x29, #0x60
  415ed4:	adrp	x8, 41b000 <ferror@plt+0x18700>
  415ed8:	sub	x9, x29, #0x18
  415edc:	mov	w10, #0xc                   	// #12
  415ee0:	add	x8, x8, #0xd0c
  415ee4:	stur	x9, [x29, #-96]
  415ee8:	sub	x9, x29, #0x28
  415eec:	str	w10, [x27, #8]
  415ef0:	mov	w10, #0x1                   	// #1
  415ef4:	stp	x9, x10, [x29, #-80]
  415ef8:	ldr	x9, [x8]
  415efc:	ldr	w8, [x8, #8]
  415f00:	stp	xzr, xzr, [x29, #-64]
  415f04:	str	wzr, [x27, #48]
  415f08:	stur	x9, [x29, #-24]
  415f0c:	str	w8, [x27, #80]
  415f10:	ldrb	w8, [x0, #48]
  415f14:	mov	x19, x2
  415f18:	mov	x20, x0
  415f1c:	mov	x21, x1
  415f20:	tbz	w8, #0, 415f30 <ferror@plt+0x13630>
  415f24:	add	x8, sp, #0x10
  415f28:	mov	w9, #0x2000                	// #8192
  415f2c:	stp	x8, x9, [x29, #-64]
  415f30:	adrp	x28, 42c000 <ferror@plt+0x29700>
  415f34:	ldr	x28, [x28, #3984]
  415f38:	add	x8, sp, #0x2, lsl #12
  415f3c:	add	x8, x8, #0x10
  415f40:	mov	w22, #0x4000                	// #16384
  415f44:	mov	w23, #0xffffffff            	// #-1
  415f48:	stur	x8, [x29, #-40]
  415f4c:	stur	x22, [x29, #-32]
  415f50:	ldr	w0, [x20]
  415f54:	sub	x1, x29, #0x60
  415f58:	mov	w2, wzr
  415f5c:	bl	402230 <recvmsg@plt>
  415f60:	mov	x24, x0
  415f64:	tbnz	w24, #31, 415fe0 <ferror@plt+0x136e0>
  415f68:	cbz	w24, 416120 <ferror@plt+0x13820>
  415f6c:	ldr	w2, [x27, #8]
  415f70:	cmp	w2, #0xc
  415f74:	b.ne	416134 <ferror@plt+0x13834>  // b.any
  415f78:	ldrb	w8, [x20, #48]
  415f7c:	tbnz	w8, #0, 41602c <ferror@plt+0x1372c>
  415f80:	cmp	w24, #0x10
  415f84:	b.cc	415fd0 <ferror@plt+0x136d0>  // b.lo, b.ul, b.last
  415f88:	add	x25, sp, #0x2, lsl #12
  415f8c:	add	x25, x25, #0x10
  415f90:	ldr	w26, [x25]
  415f94:	cmp	w26, w24
  415f98:	b.gt	4160d8 <ferror@plt+0x137d8>
  415f9c:	sub	w8, w26, #0x10
  415fa0:	tbnz	w8, #31, 4160d8 <ferror@plt+0x137d8>
  415fa4:	add	x0, sp, #0x8
  415fa8:	mov	x1, x25
  415fac:	mov	x2, x19
  415fb0:	blr	x21
  415fb4:	tbnz	w0, #31, 4160fc <ferror@plt+0x137fc>
  415fb8:	add	w8, w26, #0x3
  415fbc:	and	x8, x8, #0xfffffffc
  415fc0:	sub	w24, w24, w8
  415fc4:	cmp	w24, #0xf
  415fc8:	add	x25, x25, x8
  415fcc:	b.hi	415f90 <ferror@plt+0x13690>  // b.pmore
  415fd0:	ldrb	w8, [x27, #48]
  415fd4:	tbnz	w8, #5, 4160bc <ferror@plt+0x137bc>
  415fd8:	cbz	w24, 415f4c <ferror@plt+0x1364c>
  415fdc:	b	416144 <ferror@plt+0x13844>
  415fe0:	bl	402860 <__errno_location@plt>
  415fe4:	mov	x24, x0
  415fe8:	ldr	w0, [x0]
  415fec:	cmp	w0, #0x4
  415ff0:	b.eq	415f4c <ferror@plt+0x1364c>  // b.none
  415ff4:	cmp	w0, #0xb
  415ff8:	b.eq	415f4c <ferror@plt+0x1364c>  // b.none
  415ffc:	ldr	x25, [x28]
  416000:	bl	402530 <strerror@plt>
  416004:	ldr	w3, [x24]
  416008:	adrp	x1, 41b000 <ferror@plt+0x18700>
  41600c:	mov	x2, x0
  416010:	mov	x0, x25
  416014:	add	x1, x1, #0xa2b
  416018:	bl	4028c0 <fprintf@plt>
  41601c:	ldr	w8, [x24]
  416020:	cmp	w8, #0x69
  416024:	b.eq	415f4c <ferror@plt+0x1364c>  // b.none
  416028:	b	4160f8 <ferror@plt+0x137f8>
  41602c:	ldur	x10, [x29, #-64]
  416030:	str	w23, [sp, #8]
  416034:	cbz	x10, 415f80 <ferror@plt+0x13680>
  416038:	ldur	x8, [x29, #-56]
  41603c:	cmp	x8, #0x10
  416040:	b.cc	415f80 <ferror@plt+0x13680>  // b.lo, b.ul, b.last
  416044:	add	x8, x10, x8
  416048:	mov	x9, x10
  41604c:	ldr	w10, [x10, #8]
  416050:	cmp	w10, #0x10e
  416054:	b.ne	416078 <ferror@plt+0x13778>  // b.any
  416058:	ldr	w10, [x9, #12]
  41605c:	cmp	w10, #0x8
  416060:	b.ne	416078 <ferror@plt+0x13778>  // b.any
  416064:	ldr	x10, [x9]
  416068:	cmp	x10, #0x14
  41606c:	b.ne	416078 <ferror@plt+0x13778>  // b.any
  416070:	ldr	w10, [x9, #16]
  416074:	str	w10, [sp, #8]
  416078:	ldr	x10, [x9]
  41607c:	cmp	x10, #0x10
  416080:	b.cc	415f80 <ferror@plt+0x13680>  // b.lo, b.ul, b.last
  416084:	add	x10, x10, #0x7
  416088:	and	x10, x10, #0xfffffffffffffff8
  41608c:	add	x10, x9, x10
  416090:	add	x11, x10, #0x10
  416094:	cmp	x11, x8
  416098:	b.hi	415f80 <ferror@plt+0x13680>  // b.pmore
  41609c:	ldr	x11, [x10]
  4160a0:	add	x11, x11, #0x7
  4160a4:	and	x11, x11, #0xfffffffffffffff8
  4160a8:	add	x11, x10, x11
  4160ac:	cmp	x11, x8
  4160b0:	b.hi	415f80 <ferror@plt+0x13680>  // b.pmore
  4160b4:	cbnz	x9, 416048 <ferror@plt+0x13748>
  4160b8:	b	415f80 <ferror@plt+0x13680>
  4160bc:	ldr	x3, [x28]
  4160c0:	adrp	x0, 41b000 <ferror@plt+0x18700>
  4160c4:	mov	w1, #0x12                  	// #18
  4160c8:	mov	w2, #0x1                   	// #1
  4160cc:	add	x0, x0, #0xaa8
  4160d0:	bl	4026c0 <fwrite@plt>
  4160d4:	b	415f4c <ferror@plt+0x1364c>
  4160d8:	ldrb	w8, [x27, #48]
  4160dc:	ldr	x3, [x28]
  4160e0:	tbz	w8, #5, 416158 <ferror@plt+0x13858>
  4160e4:	adrp	x0, 41b000 <ferror@plt+0x18700>
  4160e8:	add	x0, x0, #0xa77
  4160ec:	mov	w1, #0x12                  	// #18
  4160f0:	mov	w2, #0x1                   	// #1
  4160f4:	bl	4026c0 <fwrite@plt>
  4160f8:	mov	w0, #0xffffffff            	// #-1
  4160fc:	add	sp, sp, #0x6, lsl #12
  416100:	add	sp, sp, #0x70
  416104:	ldp	x20, x19, [sp, #80]
  416108:	ldp	x22, x21, [sp, #64]
  41610c:	ldp	x24, x23, [sp, #48]
  416110:	ldp	x26, x25, [sp, #32]
  416114:	ldp	x28, x27, [sp, #16]
  416118:	ldp	x29, x30, [sp], #96
  41611c:	ret
  416120:	ldr	x3, [x28]
  416124:	adrp	x0, 41b000 <ferror@plt+0x18700>
  416128:	add	x0, x0, #0xa4a
  41612c:	mov	w1, #0xf                   	// #15
  416130:	b	4160f0 <ferror@plt+0x137f0>
  416134:	ldr	x0, [x28]
  416138:	adrp	x1, 41b000 <ferror@plt+0x18700>
  41613c:	add	x1, x1, #0xa5a
  416140:	b	416168 <ferror@plt+0x13868>
  416144:	ldr	x0, [x28]
  416148:	adrp	x1, 41b000 <ferror@plt+0x18700>
  41614c:	add	x1, x1, #0xabb
  416150:	mov	w2, w24
  416154:	b	416168 <ferror@plt+0x13868>
  416158:	adrp	x1, 41b000 <ferror@plt+0x18700>
  41615c:	add	x1, x1, #0xa8a
  416160:	mov	x0, x3
  416164:	mov	w2, w26
  416168:	bl	4028c0 <fprintf@plt>
  41616c:	mov	w0, #0x1                   	// #1
  416170:	bl	402260 <exit@plt>
  416174:	stp	x29, x30, [sp, #-64]!
  416178:	stp	x28, x23, [sp, #16]
  41617c:	stp	x22, x21, [sp, #32]
  416180:	stp	x20, x19, [sp, #48]
  416184:	mov	x29, sp
  416188:	sub	sp, sp, #0x4, lsl #12
  41618c:	mov	x8, sp
  416190:	mov	x20, x2
  416194:	mov	x21, x1
  416198:	mov	x19, x0
  41619c:	add	x22, x8, #0x10
  4161a0:	mov	x0, sp
  4161a4:	mov	w1, #0x1                   	// #1
  4161a8:	mov	w2, #0x10                  	// #16
  4161ac:	mov	x3, x19
  4161b0:	bl	402620 <fread@plt>
  4161b4:	cmp	x0, #0x10
  4161b8:	b.ne	41623c <ferror@plt+0x1393c>  // b.any
  4161bc:	ldr	w23, [sp]
  4161c0:	cmp	w23, #0x4, lsl #12
  4161c4:	b.hi	41620c <ferror@plt+0x1390c>  // b.pmore
  4161c8:	sub	w8, w23, #0x10
  4161cc:	tbnz	w8, #31, 41620c <ferror@plt+0x1390c>
  4161d0:	sub	w8, w23, #0xd
  4161d4:	and	w23, w8, #0xfffffffc
  4161d8:	mov	w1, #0x1                   	// #1
  4161dc:	mov	x0, x22
  4161e0:	mov	x2, x23
  4161e4:	mov	x3, x19
  4161e8:	bl	402620 <fread@plt>
  4161ec:	cmp	x0, x23
  4161f0:	b.ne	416254 <ferror@plt+0x13954>  // b.any
  4161f4:	mov	x1, sp
  4161f8:	mov	x0, xzr
  4161fc:	mov	x2, x20
  416200:	blr	x21
  416204:	tbz	w0, #31, 4161a0 <ferror@plt+0x138a0>
  416208:	b	416270 <ferror@plt+0x13970>
  41620c:	adrp	x8, 42c000 <ferror@plt+0x29700>
  416210:	ldr	x8, [x8, #3984]
  416214:	mov	x0, x19
  416218:	ldr	x20, [x8]
  41621c:	bl	402310 <ftell@plt>
  416220:	adrp	x1, 41b000 <ferror@plt+0x18700>
  416224:	mov	x3, x0
  416228:	add	x1, x1, #0xb0b
  41622c:	mov	x0, x20
  416230:	mov	w2, w23
  416234:	bl	4028c0 <fprintf@plt>
  416238:	b	41626c <ferror@plt+0x1396c>
  41623c:	cbnz	x0, 416254 <ferror@plt+0x13954>
  416240:	mov	x0, x19
  416244:	bl	4025a0 <feof@plt>
  416248:	cbz	w0, 416254 <ferror@plt+0x13954>
  41624c:	mov	w0, wzr
  416250:	b	416270 <ferror@plt+0x13970>
  416254:	mov	x0, x19
  416258:	bl	402900 <ferror@plt>
  41625c:	cbnz	w0, 416288 <ferror@plt+0x13988>
  416260:	mov	x0, x19
  416264:	bl	4025a0 <feof@plt>
  416268:	cbnz	w0, 4162a0 <ferror@plt+0x139a0>
  41626c:	mov	w0, #0xffffffff            	// #-1
  416270:	add	sp, sp, #0x4, lsl #12
  416274:	ldp	x20, x19, [sp, #48]
  416278:	ldp	x22, x21, [sp, #32]
  41627c:	ldp	x28, x23, [sp, #16]
  416280:	ldp	x29, x30, [sp], #64
  416284:	ret
  416288:	adrp	x0, 41b000 <ferror@plt+0x18700>
  41628c:	add	x0, x0, #0xad2
  416290:	bl	402280 <perror@plt>
  416294:	mov	x0, x19
  416298:	bl	4025a0 <feof@plt>
  41629c:	cbz	w0, 41626c <ferror@plt+0x1396c>
  4162a0:	adrp	x8, 42c000 <ferror@plt+0x29700>
  4162a4:	ldr	x8, [x8, #3984]
  4162a8:	adrp	x0, 41b000 <ferror@plt+0x18700>
  4162ac:	add	x0, x0, #0xae8
  4162b0:	mov	w1, #0x22                  	// #34
  4162b4:	ldr	x3, [x8]
  4162b8:	mov	w2, #0x1                   	// #1
  4162bc:	bl	4026c0 <fwrite@plt>
  4162c0:	b	41626c <ferror@plt+0x1396c>
  4162c4:	stp	x29, x30, [sp, #-16]!
  4162c8:	ldr	w9, [x0]
  4162cc:	mov	x29, sp
  4162d0:	add	w9, w9, #0x3
  4162d4:	and	x10, x9, #0xfffffffc
  4162d8:	add	w9, w10, #0x4
  4162dc:	cmp	w9, w1
  4162e0:	b.hi	416308 <ferror@plt+0x13a08>  // b.pmore
  4162e4:	mov	w8, wzr
  4162e8:	add	x10, x0, x10
  4162ec:	mov	w11, #0x4                   	// #4
  4162f0:	strh	w2, [x10, #2]
  4162f4:	strh	w11, [x10]
  4162f8:	str	w9, [x0]
  4162fc:	mov	w0, w8
  416300:	ldp	x29, x30, [sp], #16
  416304:	ret
  416308:	adrp	x9, 42c000 <ferror@plt+0x29700>
  41630c:	ldr	x9, [x9, #3984]
  416310:	mov	w8, w1
  416314:	adrp	x1, 41b000 <ferror@plt+0x18700>
  416318:	add	x1, x1, #0xb2e
  41631c:	ldr	x0, [x9]
  416320:	mov	w2, w8
  416324:	bl	4028c0 <fprintf@plt>
  416328:	mov	w8, #0xffffffff            	// #-1
  41632c:	mov	w0, w8
  416330:	ldp	x29, x30, [sp], #16
  416334:	ret
  416338:	stp	x29, x30, [sp, #-32]!
  41633c:	stp	x20, x19, [sp, #16]
  416340:	ldr	w9, [x0]
  416344:	add	w10, w4, #0x7
  416348:	and	w10, w10, #0xfffffffc
  41634c:	mov	x29, sp
  416350:	add	w9, w9, #0x3
  416354:	and	x9, x9, #0xfffffffc
  416358:	add	w20, w9, w10
  41635c:	cmp	w20, w1
  416360:	b.hi	4163a0 <ferror@plt+0x13aa0>  // b.pmore
  416364:	mov	x19, x0
  416368:	add	x8, x0, x9
  41636c:	add	w9, w4, #0x4
  416370:	strh	w2, [x8, #2]
  416374:	strh	w9, [x8]
  416378:	cbz	w4, 41638c <ferror@plt+0x13a8c>
  41637c:	sxtw	x2, w4
  416380:	add	x0, x8, #0x4
  416384:	mov	x1, x3
  416388:	bl	402220 <memcpy@plt>
  41638c:	mov	w0, wzr
  416390:	str	w20, [x19]
  416394:	ldp	x20, x19, [sp, #16]
  416398:	ldp	x29, x30, [sp], #32
  41639c:	ret
  4163a0:	adrp	x9, 42c000 <ferror@plt+0x29700>
  4163a4:	ldr	x9, [x9, #3984]
  4163a8:	mov	w8, w1
  4163ac:	adrp	x1, 41b000 <ferror@plt+0x18700>
  4163b0:	add	x1, x1, #0xb2e
  4163b4:	ldr	x0, [x9]
  4163b8:	mov	w2, w8
  4163bc:	bl	4028c0 <fprintf@plt>
  4163c0:	mov	w0, #0xffffffff            	// #-1
  4163c4:	ldp	x20, x19, [sp, #16]
  4163c8:	ldp	x29, x30, [sp], #32
  4163cc:	ret
  4163d0:	stp	x29, x30, [sp, #-16]!
  4163d4:	ldr	w9, [x0]
  4163d8:	mov	x29, sp
  4163dc:	add	w9, w9, #0x3
  4163e0:	and	x10, x9, #0xfffffffc
  4163e4:	add	w9, w10, #0x8
  4163e8:	cmp	w9, w1
  4163ec:	b.hi	416418 <ferror@plt+0x13b18>  // b.pmore
  4163f0:	mov	w8, wzr
  4163f4:	add	x10, x0, x10
  4163f8:	mov	w11, #0x5                   	// #5
  4163fc:	strh	w2, [x10, #2]
  416400:	strh	w11, [x10]
  416404:	strb	w3, [x10, #4]
  416408:	str	w9, [x0]
  41640c:	mov	w0, w8
  416410:	ldp	x29, x30, [sp], #16
  416414:	ret
  416418:	adrp	x9, 42c000 <ferror@plt+0x29700>
  41641c:	ldr	x9, [x9, #3984]
  416420:	mov	w8, w1
  416424:	adrp	x1, 41b000 <ferror@plt+0x18700>
  416428:	add	x1, x1, #0xb2e
  41642c:	ldr	x0, [x9]
  416430:	mov	w2, w8
  416434:	bl	4028c0 <fprintf@plt>
  416438:	mov	w8, #0xffffffff            	// #-1
  41643c:	mov	w0, w8
  416440:	ldp	x29, x30, [sp], #16
  416444:	ret
  416448:	stp	x29, x30, [sp, #-16]!
  41644c:	ldr	w9, [x0]
  416450:	mov	x29, sp
  416454:	add	w9, w9, #0x3
  416458:	and	x10, x9, #0xfffffffc
  41645c:	add	w9, w10, #0x8
  416460:	cmp	w9, w1
  416464:	b.hi	416490 <ferror@plt+0x13b90>  // b.pmore
  416468:	mov	w8, wzr
  41646c:	add	x10, x0, x10
  416470:	mov	w11, #0x6                   	// #6
  416474:	strh	w2, [x10, #2]
  416478:	strh	w11, [x10]
  41647c:	strh	w3, [x10, #4]
  416480:	str	w9, [x0]
  416484:	mov	w0, w8
  416488:	ldp	x29, x30, [sp], #16
  41648c:	ret
  416490:	adrp	x9, 42c000 <ferror@plt+0x29700>
  416494:	ldr	x9, [x9, #3984]
  416498:	mov	w8, w1
  41649c:	adrp	x1, 41b000 <ferror@plt+0x18700>
  4164a0:	add	x1, x1, #0xb2e
  4164a4:	ldr	x0, [x9]
  4164a8:	mov	w2, w8
  4164ac:	bl	4028c0 <fprintf@plt>
  4164b0:	mov	w8, #0xffffffff            	// #-1
  4164b4:	mov	w0, w8
  4164b8:	ldp	x29, x30, [sp], #16
  4164bc:	ret
  4164c0:	stp	x29, x30, [sp, #-16]!
  4164c4:	ldr	w9, [x0]
  4164c8:	mov	x29, sp
  4164cc:	add	w9, w9, #0x3
  4164d0:	and	x10, x9, #0xfffffffc
  4164d4:	add	w9, w10, #0x8
  4164d8:	cmp	w9, w1
  4164dc:	b.hi	416508 <ferror@plt+0x13c08>  // b.pmore
  4164e0:	mov	w8, wzr
  4164e4:	add	x10, x0, x10
  4164e8:	mov	w11, #0x8                   	// #8
  4164ec:	strh	w2, [x10, #2]
  4164f0:	strh	w11, [x10]
  4164f4:	str	w3, [x10, #4]
  4164f8:	str	w9, [x0]
  4164fc:	mov	w0, w8
  416500:	ldp	x29, x30, [sp], #16
  416504:	ret
  416508:	adrp	x9, 42c000 <ferror@plt+0x29700>
  41650c:	ldr	x9, [x9, #3984]
  416510:	mov	w8, w1
  416514:	adrp	x1, 41b000 <ferror@plt+0x18700>
  416518:	add	x1, x1, #0xb2e
  41651c:	ldr	x0, [x9]
  416520:	mov	w2, w8
  416524:	bl	4028c0 <fprintf@plt>
  416528:	mov	w8, #0xffffffff            	// #-1
  41652c:	mov	w0, w8
  416530:	ldp	x29, x30, [sp], #16
  416534:	ret
  416538:	stp	x29, x30, [sp, #-16]!
  41653c:	ldr	w9, [x0]
  416540:	mov	x29, sp
  416544:	add	w9, w9, #0x3
  416548:	and	x10, x9, #0xfffffffc
  41654c:	add	w9, w10, #0xc
  416550:	cmp	w9, w1
  416554:	b.hi	416580 <ferror@plt+0x13c80>  // b.pmore
  416558:	mov	w8, wzr
  41655c:	add	x10, x0, x10
  416560:	mov	w11, #0xc                   	// #12
  416564:	strh	w2, [x10, #2]
  416568:	strh	w11, [x10]
  41656c:	stur	x3, [x10, #4]
  416570:	str	w9, [x0]
  416574:	mov	w0, w8
  416578:	ldp	x29, x30, [sp], #16
  41657c:	ret
  416580:	adrp	x9, 42c000 <ferror@plt+0x29700>
  416584:	ldr	x9, [x9, #3984]
  416588:	mov	w8, w1
  41658c:	adrp	x1, 41b000 <ferror@plt+0x18700>
  416590:	add	x1, x1, #0xb2e
  416594:	ldr	x0, [x9]
  416598:	mov	w2, w8
  41659c:	bl	4028c0 <fprintf@plt>
  4165a0:	mov	w8, #0xffffffff            	// #-1
  4165a4:	mov	w0, w8
  4165a8:	ldp	x29, x30, [sp], #16
  4165ac:	ret
  4165b0:	stp	x29, x30, [sp, #-64]!
  4165b4:	stp	x20, x19, [sp, #48]
  4165b8:	mov	x19, x0
  4165bc:	mov	x0, x3
  4165c0:	str	x23, [sp, #16]
  4165c4:	stp	x22, x21, [sp, #32]
  4165c8:	mov	x29, sp
  4165cc:	mov	x20, x3
  4165d0:	mov	w21, w2
  4165d4:	mov	w22, w1
  4165d8:	bl	402250 <strlen@plt>
  4165dc:	ldr	w8, [x19]
  4165e0:	add	w9, w0, #0x8
  4165e4:	and	w9, w9, #0xfffffffc
  4165e8:	add	w8, w8, #0x3
  4165ec:	and	x8, x8, #0xfffffffc
  4165f0:	add	w23, w8, w9
  4165f4:	cmp	w23, w22
  4165f8:	b.hi	416640 <ferror@plt+0x13d40>  // b.pmore
  4165fc:	add	w9, w0, #0x1
  416600:	sxtw	x2, w9
  416604:	add	x8, x19, x8
  416608:	add	w9, w2, #0x4
  41660c:	strh	w21, [x8, #2]
  416610:	strh	w9, [x8]
  416614:	cbz	w2, 416624 <ferror@plt+0x13d24>
  416618:	add	x0, x8, #0x4
  41661c:	mov	x1, x20
  416620:	bl	402220 <memcpy@plt>
  416624:	mov	w0, wzr
  416628:	str	w23, [x19]
  41662c:	ldp	x20, x19, [sp, #48]
  416630:	ldp	x22, x21, [sp, #32]
  416634:	ldr	x23, [sp, #16]
  416638:	ldp	x29, x30, [sp], #64
  41663c:	ret
  416640:	adrp	x8, 42c000 <ferror@plt+0x29700>
  416644:	ldr	x8, [x8, #3984]
  416648:	adrp	x1, 41b000 <ferror@plt+0x18700>
  41664c:	add	x1, x1, #0xb2e
  416650:	mov	w2, w22
  416654:	ldr	x0, [x8]
  416658:	bl	4028c0 <fprintf@plt>
  41665c:	mov	w0, #0xffffffff            	// #-1
  416660:	b	41662c <ferror@plt+0x13d2c>
  416664:	stp	x29, x30, [sp, #-48]!
  416668:	stp	x22, x21, [sp, #16]
  41666c:	stp	x20, x19, [sp, #32]
  416670:	ldr	w9, [x0]
  416674:	add	w10, w3, #0x3
  416678:	and	w22, w10, #0xfffffffc
  41667c:	mov	x29, sp
  416680:	add	w9, w9, #0x3
  416684:	and	w9, w9, #0xfffffffc
  416688:	add	w10, w9, w22
  41668c:	cmp	w10, w1
  416690:	b.hi	4166f8 <ferror@plt+0x13df8>  // b.pmore
  416694:	mov	w20, w3
  416698:	sxtw	x21, w20
  41669c:	mov	x19, x0
  4166a0:	add	x0, x0, w9, uxtw
  4166a4:	mov	x1, x2
  4166a8:	mov	x2, x21
  4166ac:	bl	402220 <memcpy@plt>
  4166b0:	ldr	w8, [x19]
  4166b4:	sub	w2, w22, w20
  4166b8:	mov	w1, wzr
  4166bc:	add	w8, w8, #0x3
  4166c0:	and	w8, w8, #0xfffffffc
  4166c4:	add	x8, x19, x8
  4166c8:	add	x0, x8, x21
  4166cc:	bl	402480 <memset@plt>
  4166d0:	ldr	w8, [x19]
  4166d4:	mov	w0, wzr
  4166d8:	add	w8, w8, #0x3
  4166dc:	and	w8, w8, #0xfffffffc
  4166e0:	add	w8, w8, w22
  4166e4:	str	w8, [x19]
  4166e8:	ldp	x20, x19, [sp, #32]
  4166ec:	ldp	x22, x21, [sp, #16]
  4166f0:	ldp	x29, x30, [sp], #48
  4166f4:	ret
  4166f8:	adrp	x9, 42c000 <ferror@plt+0x29700>
  4166fc:	ldr	x9, [x9, #3984]
  416700:	mov	w8, w1
  416704:	adrp	x1, 41b000 <ferror@plt+0x18700>
  416708:	add	x1, x1, #0xb5d
  41670c:	ldr	x0, [x9]
  416710:	mov	w2, w8
  416714:	bl	4028c0 <fprintf@plt>
  416718:	mov	w0, #0xffffffff            	// #-1
  41671c:	ldp	x20, x19, [sp, #32]
  416720:	ldp	x22, x21, [sp, #16]
  416724:	ldp	x29, x30, [sp], #48
  416728:	ret
  41672c:	stp	x29, x30, [sp, #-32]!
  416730:	ldr	w9, [x0]
  416734:	str	x19, [sp, #16]
  416738:	mov	x29, sp
  41673c:	add	w9, w9, #0x3
  416740:	and	w10, w9, #0xfffffffc
  416744:	add	w9, w10, #0x4
  416748:	cmp	w9, w1
  41674c:	add	x19, x0, x10
  416750:	b.hi	416774 <ferror@plt+0x13e74>  // b.pmore
  416754:	mov	w8, #0x4                   	// #4
  416758:	strh	w2, [x19, #2]
  41675c:	strh	w8, [x19]
  416760:	str	w9, [x0]
  416764:	mov	x0, x19
  416768:	ldr	x19, [sp, #16]
  41676c:	ldp	x29, x30, [sp], #32
  416770:	ret
  416774:	adrp	x9, 42c000 <ferror@plt+0x29700>
  416778:	ldr	x9, [x9, #3984]
  41677c:	mov	w8, w1
  416780:	adrp	x1, 41b000 <ferror@plt+0x18700>
  416784:	add	x1, x1, #0xb2e
  416788:	ldr	x0, [x9]
  41678c:	mov	w2, w8
  416790:	bl	4028c0 <fprintf@plt>
  416794:	mov	x0, x19
  416798:	ldr	x19, [sp, #16]
  41679c:	ldp	x29, x30, [sp], #32
  4167a0:	ret
  4167a4:	ldr	w8, [x0]
  4167a8:	add	w9, w8, #0x3
  4167ac:	and	w9, w9, #0xfffc
  4167b0:	add	w9, w0, w9
  4167b4:	sub	w9, w9, w1
  4167b8:	mov	w0, w8
  4167bc:	strh	w9, [x1]
  4167c0:	ret
  4167c4:	stp	x29, x30, [sp, #-64]!
  4167c8:	stp	x22, x21, [sp, #32]
  4167cc:	stp	x20, x19, [sp, #48]
  4167d0:	ldr	w8, [x0]
  4167d4:	add	w9, w4, #0x7
  4167d8:	and	w9, w9, #0xfffffffc
  4167dc:	str	x23, [sp, #16]
  4167e0:	add	w8, w8, #0x3
  4167e4:	and	w8, w8, #0xfffffffc
  4167e8:	add	w23, w8, w9
  4167ec:	mov	w20, w2
  4167f0:	mov	w22, w1
  4167f4:	mov	x21, x0
  4167f8:	cmp	w23, w1
  4167fc:	add	x19, x0, x8
  416800:	mov	x29, sp
  416804:	b.hi	41686c <ferror@plt+0x13f6c>  // b.pmore
  416808:	add	w8, w4, #0x4
  41680c:	strh	w20, [x19, #2]
  416810:	strh	w8, [x19]
  416814:	cbz	w4, 416828 <ferror@plt+0x13f28>
  416818:	sxtw	x2, w4
  41681c:	add	x0, x19, #0x4
  416820:	mov	x1, x3
  416824:	bl	402220 <memcpy@plt>
  416828:	str	w23, [x21]
  41682c:	add	w8, w23, #0x3
  416830:	and	w9, w8, #0xfffffffc
  416834:	add	w8, w9, #0x4
  416838:	cmp	w8, w22
  41683c:	b.hi	416890 <ferror@plt+0x13f90>  // b.pmore
  416840:	add	x9, x21, x9
  416844:	mov	w10, #0x4                   	// #4
  416848:	strh	w20, [x9, #2]
  41684c:	strh	w10, [x9]
  416850:	str	w8, [x21]
  416854:	mov	x0, x19
  416858:	ldp	x20, x19, [sp, #48]
  41685c:	ldp	x22, x21, [sp, #32]
  416860:	ldr	x23, [sp, #16]
  416864:	ldp	x29, x30, [sp], #64
  416868:	ret
  41686c:	adrp	x8, 42c000 <ferror@plt+0x29700>
  416870:	ldr	x8, [x8, #3984]
  416874:	adrp	x1, 41b000 <ferror@plt+0x18700>
  416878:	add	x1, x1, #0xb2e
  41687c:	mov	w2, w22
  416880:	ldr	x0, [x8]
  416884:	bl	4028c0 <fprintf@plt>
  416888:	ldr	w23, [x21]
  41688c:	b	41682c <ferror@plt+0x13f2c>
  416890:	adrp	x8, 42c000 <ferror@plt+0x29700>
  416894:	ldr	x8, [x8, #3984]
  416898:	adrp	x1, 41b000 <ferror@plt+0x18700>
  41689c:	add	x1, x1, #0xb2e
  4168a0:	mov	w2, w22
  4168a4:	ldr	x0, [x8]
  4168a8:	bl	4028c0 <fprintf@plt>
  4168ac:	b	416854 <ferror@plt+0x13f54>
  4168b0:	ldrh	w9, [x1]
  4168b4:	ldr	w8, [x0]
  4168b8:	add	w9, w9, #0x3
  4168bc:	add	w10, w8, #0x3
  4168c0:	and	x9, x9, #0x1fffc
  4168c4:	and	w10, w10, #0xfffffffc
  4168c8:	add	x9, x1, x9
  4168cc:	add	w10, w0, w10
  4168d0:	sub	w11, w10, w1
  4168d4:	sub	w10, w10, w9
  4168d8:	mov	w0, w8
  4168dc:	strh	w11, [x1]
  4168e0:	strh	w10, [x9]
  4168e4:	ret
  4168e8:	stp	x29, x30, [sp, #-16]!
  4168ec:	ldrh	w9, [x0]
  4168f0:	mov	x29, sp
  4168f4:	add	w9, w9, #0x3
  4168f8:	and	x9, x9, #0x1fffc
  4168fc:	add	w10, w9, #0x8
  416900:	cmp	w10, w1
  416904:	b.hi	41693c <ferror@plt+0x1403c>  // b.pmore
  416908:	add	x9, x0, x9
  41690c:	mov	w10, #0x8                   	// #8
  416910:	strh	w2, [x9, #2]
  416914:	strh	w10, [x9]
  416918:	str	w3, [x9, #4]
  41691c:	ldrh	w9, [x0]
  416920:	mov	w8, wzr
  416924:	add	w9, w9, #0xb
  416928:	and	w9, w9, #0xfffc
  41692c:	strh	w9, [x0]
  416930:	mov	w0, w8
  416934:	ldp	x29, x30, [sp], #16
  416938:	ret
  41693c:	adrp	x9, 42c000 <ferror@plt+0x29700>
  416940:	ldr	x9, [x9, #3984]
  416944:	mov	w8, w1
  416948:	adrp	x1, 41b000 <ferror@plt+0x18700>
  41694c:	add	x1, x1, #0xb8b
  416950:	ldr	x0, [x9]
  416954:	mov	w2, w8
  416958:	bl	4028c0 <fprintf@plt>
  41695c:	mov	w8, #0xffffffff            	// #-1
  416960:	mov	w0, w8
  416964:	ldp	x29, x30, [sp], #16
  416968:	ret
  41696c:	stp	x29, x30, [sp, #-32]!
  416970:	stp	x20, x19, [sp, #16]
  416974:	ldrh	w9, [x0]
  416978:	add	w10, w4, #0x7
  41697c:	and	w20, w10, #0xfffffffc
  416980:	mov	x29, sp
  416984:	add	w9, w9, #0x3
  416988:	and	x9, x9, #0x1fffc
  41698c:	add	w10, w9, w20
  416990:	cmp	w10, w1
  416994:	b.hi	4169e4 <ferror@plt+0x140e4>  // b.pmore
  416998:	mov	x19, x0
  41699c:	add	x8, x0, x9
  4169a0:	add	w9, w4, #0x4
  4169a4:	strh	w2, [x8, #2]
  4169a8:	strh	w9, [x8]
  4169ac:	cbz	w4, 4169c0 <ferror@plt+0x140c0>
  4169b0:	sxtw	x2, w4
  4169b4:	add	x0, x8, #0x4
  4169b8:	mov	x1, x3
  4169bc:	bl	402220 <memcpy@plt>
  4169c0:	ldrh	w8, [x19]
  4169c4:	mov	w0, wzr
  4169c8:	add	w8, w8, #0x3
  4169cc:	and	w8, w8, #0xfffc
  4169d0:	add	w8, w8, w20
  4169d4:	strh	w8, [x19]
  4169d8:	ldp	x20, x19, [sp, #16]
  4169dc:	ldp	x29, x30, [sp], #32
  4169e0:	ret
  4169e4:	adrp	x9, 42c000 <ferror@plt+0x29700>
  4169e8:	ldr	x9, [x9, #3984]
  4169ec:	mov	w8, w1
  4169f0:	adrp	x1, 41b000 <ferror@plt+0x18700>
  4169f4:	add	x1, x1, #0xbc0
  4169f8:	ldr	x0, [x9]
  4169fc:	mov	w2, w8
  416a00:	bl	4028c0 <fprintf@plt>
  416a04:	mov	w0, #0xffffffff            	// #-1
  416a08:	ldp	x20, x19, [sp, #16]
  416a0c:	ldp	x29, x30, [sp], #32
  416a10:	ret
  416a14:	stp	x29, x30, [sp, #-16]!
  416a18:	ldrh	w9, [x0]
  416a1c:	mov	x29, sp
  416a20:	add	w9, w9, #0x3
  416a24:	and	x9, x9, #0x1fffc
  416a28:	add	w10, w9, #0x8
  416a2c:	cmp	w10, w1
  416a30:	b.hi	416a68 <ferror@plt+0x14168>  // b.pmore
  416a34:	add	x9, x0, x9
  416a38:	mov	w10, #0x5                   	// #5
  416a3c:	strh	w2, [x9, #2]
  416a40:	strh	w10, [x9]
  416a44:	strb	w3, [x9, #4]
  416a48:	ldrh	w9, [x0]
  416a4c:	mov	w8, wzr
  416a50:	add	w9, w9, #0xb
  416a54:	and	w9, w9, #0xfffc
  416a58:	strh	w9, [x0]
  416a5c:	mov	w0, w8
  416a60:	ldp	x29, x30, [sp], #16
  416a64:	ret
  416a68:	adrp	x9, 42c000 <ferror@plt+0x29700>
  416a6c:	ldr	x9, [x9, #3984]
  416a70:	mov	w8, w1
  416a74:	adrp	x1, 41b000 <ferror@plt+0x18700>
  416a78:	add	x1, x1, #0xbc0
  416a7c:	ldr	x0, [x9]
  416a80:	mov	w2, w8
  416a84:	bl	4028c0 <fprintf@plt>
  416a88:	mov	w8, #0xffffffff            	// #-1
  416a8c:	mov	w0, w8
  416a90:	ldp	x29, x30, [sp], #16
  416a94:	ret
  416a98:	stp	x29, x30, [sp, #-16]!
  416a9c:	ldrh	w9, [x0]
  416aa0:	mov	x29, sp
  416aa4:	add	w9, w9, #0x3
  416aa8:	and	x9, x9, #0x1fffc
  416aac:	add	w10, w9, #0x8
  416ab0:	cmp	w10, w1
  416ab4:	b.hi	416aec <ferror@plt+0x141ec>  // b.pmore
  416ab8:	add	x9, x0, x9
  416abc:	mov	w10, #0x6                   	// #6
  416ac0:	strh	w2, [x9, #2]
  416ac4:	strh	w10, [x9]
  416ac8:	strh	w3, [x9, #4]
  416acc:	ldrh	w9, [x0]
  416ad0:	mov	w8, wzr
  416ad4:	add	w9, w9, #0xb
  416ad8:	and	w9, w9, #0xfffc
  416adc:	strh	w9, [x0]
  416ae0:	mov	w0, w8
  416ae4:	ldp	x29, x30, [sp], #16
  416ae8:	ret
  416aec:	adrp	x9, 42c000 <ferror@plt+0x29700>
  416af0:	ldr	x9, [x9, #3984]
  416af4:	mov	w8, w1
  416af8:	adrp	x1, 41b000 <ferror@plt+0x18700>
  416afc:	add	x1, x1, #0xbc0
  416b00:	ldr	x0, [x9]
  416b04:	mov	w2, w8
  416b08:	bl	4028c0 <fprintf@plt>
  416b0c:	mov	w8, #0xffffffff            	// #-1
  416b10:	mov	w0, w8
  416b14:	ldp	x29, x30, [sp], #16
  416b18:	ret
  416b1c:	stp	x29, x30, [sp, #-16]!
  416b20:	ldrh	w9, [x0]
  416b24:	mov	x29, sp
  416b28:	add	w9, w9, #0x3
  416b2c:	and	x9, x9, #0x1fffc
  416b30:	add	w10, w9, #0xc
  416b34:	cmp	w10, w1
  416b38:	b.hi	416b70 <ferror@plt+0x14270>  // b.pmore
  416b3c:	add	x9, x0, x9
  416b40:	mov	w10, #0xc                   	// #12
  416b44:	strh	w2, [x9, #2]
  416b48:	strh	w10, [x9]
  416b4c:	stur	x3, [x9, #4]
  416b50:	ldrh	w9, [x0]
  416b54:	mov	w8, wzr
  416b58:	add	w9, w9, #0xf
  416b5c:	and	w9, w9, #0xfffc
  416b60:	strh	w9, [x0]
  416b64:	mov	w0, w8
  416b68:	ldp	x29, x30, [sp], #16
  416b6c:	ret
  416b70:	adrp	x9, 42c000 <ferror@plt+0x29700>
  416b74:	ldr	x9, [x9, #3984]
  416b78:	mov	w8, w1
  416b7c:	adrp	x1, 41b000 <ferror@plt+0x18700>
  416b80:	add	x1, x1, #0xbc0
  416b84:	ldr	x0, [x9]
  416b88:	mov	w2, w8
  416b8c:	bl	4028c0 <fprintf@plt>
  416b90:	mov	w8, #0xffffffff            	// #-1
  416b94:	mov	w0, w8
  416b98:	ldp	x29, x30, [sp], #16
  416b9c:	ret
  416ba0:	stp	x29, x30, [sp, #-32]!
  416ba4:	ldrh	w9, [x0]
  416ba8:	str	x19, [sp, #16]
  416bac:	mov	x29, sp
  416bb0:	add	w9, w9, #0x3
  416bb4:	and	x9, x9, #0x1fffc
  416bb8:	add	w10, w9, #0x4
  416bbc:	cmp	w10, w1
  416bc0:	add	x19, x0, x9
  416bc4:	b.hi	416c00 <ferror@plt+0x14300>  // b.pmore
  416bc8:	mov	w8, #0x4                   	// #4
  416bcc:	strh	w2, [x19, #2]
  416bd0:	strh	w8, [x19]
  416bd4:	ldrh	w8, [x0]
  416bd8:	add	w8, w8, #0x7
  416bdc:	and	w8, w8, #0xfffc
  416be0:	strh	w8, [x0]
  416be4:	ldrh	w8, [x19, #2]
  416be8:	mov	x0, x19
  416bec:	orr	w8, w8, #0x8000
  416bf0:	strh	w8, [x19, #2]
  416bf4:	ldr	x19, [sp, #16]
  416bf8:	ldp	x29, x30, [sp], #32
  416bfc:	ret
  416c00:	adrp	x9, 42c000 <ferror@plt+0x29700>
  416c04:	ldr	x9, [x9, #3984]
  416c08:	mov	w8, w1
  416c0c:	adrp	x1, 41b000 <ferror@plt+0x18700>
  416c10:	add	x1, x1, #0xbc0
  416c14:	ldr	x0, [x9]
  416c18:	mov	w2, w8
  416c1c:	bl	4028c0 <fprintf@plt>
  416c20:	b	416be4 <ferror@plt+0x142e4>
  416c24:	ldrh	w8, [x0]
  416c28:	add	w8, w8, #0x3
  416c2c:	and	w8, w8, #0xfffc
  416c30:	add	w8, w0, w8
  416c34:	sub	w8, w8, w1
  416c38:	strh	w8, [x1]
  416c3c:	ldrh	w0, [x0]
  416c40:	ret
  416c44:	stp	x29, x30, [sp, #-48]!
  416c48:	add	w8, w1, #0x1
  416c4c:	stp	x22, x21, [sp, #16]
  416c50:	stp	x20, x19, [sp, #32]
  416c54:	mov	x20, x2
  416c58:	mov	w21, w1
  416c5c:	sbfiz	x2, x8, #3, #32
  416c60:	mov	w1, wzr
  416c64:	mov	x29, sp
  416c68:	mov	w19, w3
  416c6c:	mov	x22, x0
  416c70:	bl	402480 <memset@plt>
  416c74:	cmp	w19, #0x4
  416c78:	b.ge	416ccc <ferror@plt+0x143cc>  // b.tcont
  416c7c:	cbz	w19, 416ca0 <ferror@plt+0x143a0>
  416c80:	ldrh	w3, [x20]
  416c84:	adrp	x8, 42c000 <ferror@plt+0x29700>
  416c88:	ldr	x8, [x8, #3984]
  416c8c:	adrp	x1, 41b000 <ferror@plt+0x18700>
  416c90:	add	x1, x1, #0xbf5
  416c94:	mov	w2, w19
  416c98:	ldr	x0, [x8]
  416c9c:	bl	4028c0 <fprintf@plt>
  416ca0:	ldp	x20, x19, [sp, #32]
  416ca4:	ldp	x22, x21, [sp, #16]
  416ca8:	mov	w0, wzr
  416cac:	ldp	x29, x30, [sp], #48
  416cb0:	ret
  416cb4:	add	w8, w3, #0x3
  416cb8:	and	x8, x8, #0x1fffc
  416cbc:	sub	w19, w19, w8
  416cc0:	cmp	w19, #0x3
  416cc4:	add	x20, x20, x8
  416cc8:	b.le	416c7c <ferror@plt+0x1437c>
  416ccc:	ldrh	w3, [x20]
  416cd0:	cmp	x3, #0x4
  416cd4:	b.cc	416c84 <ferror@plt+0x14384>  // b.lo, b.ul, b.last
  416cd8:	cmp	w19, w3
  416cdc:	b.lt	416c84 <ferror@plt+0x14384>  // b.tstop
  416ce0:	ldrh	w8, [x20, #2]
  416ce4:	cmp	w8, w21
  416ce8:	b.gt	416cb4 <ferror@plt+0x143b4>
  416cec:	ldr	x9, [x22, x8, lsl #3]
  416cf0:	cbnz	x9, 416cb4 <ferror@plt+0x143b4>
  416cf4:	str	x20, [x22, x8, lsl #3]
  416cf8:	b	416cb4 <ferror@plt+0x143b4>
  416cfc:	stp	x29, x30, [sp, #-64]!
  416d00:	add	w8, w1, #0x1
  416d04:	stp	x22, x21, [sp, #32]
  416d08:	stp	x20, x19, [sp, #48]
  416d0c:	mov	x20, x2
  416d10:	mov	w21, w1
  416d14:	sbfiz	x2, x8, #3, #32
  416d18:	mov	w1, wzr
  416d1c:	str	x23, [sp, #16]
  416d20:	mov	x29, sp
  416d24:	mov	w23, w4
  416d28:	mov	w19, w3
  416d2c:	mov	x22, x0
  416d30:	bl	402480 <memset@plt>
  416d34:	cmp	w19, #0x4
  416d38:	b.lt	416d94 <ferror@plt+0x14494>  // b.tstop
  416d3c:	mvn	w8, w23
  416d40:	b	416d5c <ferror@plt+0x1445c>
  416d44:	add	w9, w3, #0x3
  416d48:	and	x9, x9, #0x1fffc
  416d4c:	sub	w19, w19, w9
  416d50:	cmp	w19, #0x3
  416d54:	add	x20, x20, x9
  416d58:	b.le	416d94 <ferror@plt+0x14494>
  416d5c:	ldrh	w3, [x20]
  416d60:	cmp	x3, #0x4
  416d64:	b.cc	416d9c <ferror@plt+0x1449c>  // b.lo, b.ul, b.last
  416d68:	cmp	w19, w3
  416d6c:	b.lt	416d9c <ferror@plt+0x1449c>  // b.tstop
  416d70:	ldrh	w9, [x20, #2]
  416d74:	and	w9, w9, w8
  416d78:	cmp	w21, w9, uxth
  416d7c:	b.lt	416d44 <ferror@plt+0x14444>  // b.tstop
  416d80:	and	x9, x9, #0xffff
  416d84:	ldr	x10, [x22, x9, lsl #3]
  416d88:	cbnz	x10, 416d44 <ferror@plt+0x14444>
  416d8c:	str	x20, [x22, x9, lsl #3]
  416d90:	b	416d44 <ferror@plt+0x14444>
  416d94:	cbz	w19, 416db8 <ferror@plt+0x144b8>
  416d98:	ldrh	w3, [x20]
  416d9c:	adrp	x8, 42c000 <ferror@plt+0x29700>
  416da0:	ldr	x8, [x8, #3984]
  416da4:	adrp	x1, 41b000 <ferror@plt+0x18700>
  416da8:	add	x1, x1, #0xbf5
  416dac:	mov	w2, w19
  416db0:	ldr	x0, [x8]
  416db4:	bl	4028c0 <fprintf@plt>
  416db8:	ldp	x20, x19, [sp, #48]
  416dbc:	ldp	x22, x21, [sp, #32]
  416dc0:	ldr	x23, [sp, #16]
  416dc4:	mov	w0, wzr
  416dc8:	ldp	x29, x30, [sp], #64
  416dcc:	ret
  416dd0:	stp	x29, x30, [sp, #-16]!
  416dd4:	cmp	w2, #0x4
  416dd8:	mov	x29, sp
  416ddc:	b.lt	416e18 <ferror@plt+0x14518>  // b.tstop
  416de0:	ldrh	w3, [x1]
  416de4:	cmp	x3, #0x4
  416de8:	b.cc	416e20 <ferror@plt+0x14520>  // b.lo, b.ul, b.last
  416dec:	cmp	w2, w3
  416df0:	b.lt	416e20 <ferror@plt+0x14520>  // b.tstop
  416df4:	ldrh	w8, [x1, #2]
  416df8:	cmp	w8, w0
  416dfc:	b.eq	416e3c <ferror@plt+0x1453c>  // b.none
  416e00:	add	w8, w3, #0x3
  416e04:	and	x8, x8, #0x1fffc
  416e08:	sub	w2, w2, w8
  416e0c:	cmp	w2, #0x3
  416e10:	add	x1, x1, x8
  416e14:	b.gt	416de0 <ferror@plt+0x144e0>
  416e18:	cbz	w2, 416e38 <ferror@plt+0x14538>
  416e1c:	ldrh	w3, [x1]
  416e20:	adrp	x8, 42c000 <ferror@plt+0x29700>
  416e24:	ldr	x8, [x8, #3984]
  416e28:	adrp	x1, 41b000 <ferror@plt+0x18700>
  416e2c:	add	x1, x1, #0xbf5
  416e30:	ldr	x0, [x8]
  416e34:	bl	4028c0 <fprintf@plt>
  416e38:	mov	x1, xzr
  416e3c:	mov	x0, x1
  416e40:	ldp	x29, x30, [sp], #16
  416e44:	ret
  416e48:	stp	x29, x30, [sp, #-64]!
  416e4c:	stp	x22, x21, [sp, #32]
  416e50:	stp	x20, x19, [sp, #48]
  416e54:	ldrh	w8, [x2]
  416e58:	str	x23, [sp, #16]
  416e5c:	mov	x29, sp
  416e60:	sub	x8, x8, #0x4
  416e64:	cmp	x8, w3, sxtw
  416e68:	b.cs	416e74 <ferror@plt+0x14574>  // b.hs, b.nlast
  416e6c:	mov	w0, #0xffffffff            	// #-1
  416e70:	b	416efc <ferror@plt+0x145fc>
  416e74:	add	w9, w3, #0x3
  416e78:	and	x9, x9, #0xfffffffc
  416e7c:	add	x10, x9, #0x4
  416e80:	mov	w20, w1
  416e84:	mov	x21, x0
  416e88:	cmp	x8, x10
  416e8c:	b.cs	416ea8 <ferror@plt+0x145a8>  // b.hs, b.nlast
  416e90:	add	w8, w20, #0x1
  416e94:	sbfiz	x2, x8, #3, #32
  416e98:	mov	x0, x21
  416e9c:	mov	w1, wzr
  416ea0:	bl	402480 <memset@plt>
  416ea4:	b	416ef8 <ferror@plt+0x145f8>
  416ea8:	add	x8, x2, x9
  416eac:	ldrh	w23, [x8, #4]
  416eb0:	add	w9, w20, #0x1
  416eb4:	sbfiz	x2, x9, #3, #32
  416eb8:	mov	x0, x21
  416ebc:	mov	w1, wzr
  416ec0:	add	x22, x8, #0x8
  416ec4:	sub	w19, w23, #0x4
  416ec8:	bl	402480 <memset@plt>
  416ecc:	cmp	w23, #0x8
  416ed0:	b.cs	416f28 <ferror@plt+0x14628>  // b.hs, b.nlast
  416ed4:	cbz	w19, 416ef8 <ferror@plt+0x145f8>
  416ed8:	ldrh	w3, [x22]
  416edc:	adrp	x8, 42c000 <ferror@plt+0x29700>
  416ee0:	ldr	x8, [x8, #3984]
  416ee4:	adrp	x1, 41b000 <ferror@plt+0x18700>
  416ee8:	add	x1, x1, #0xbf5
  416eec:	mov	w2, w19
  416ef0:	ldr	x0, [x8]
  416ef4:	bl	4028c0 <fprintf@plt>
  416ef8:	mov	w0, wzr
  416efc:	ldp	x20, x19, [sp, #48]
  416f00:	ldp	x22, x21, [sp, #32]
  416f04:	ldr	x23, [sp, #16]
  416f08:	ldp	x29, x30, [sp], #64
  416f0c:	ret
  416f10:	add	w8, w3, #0x3
  416f14:	and	x8, x8, #0x1fffc
  416f18:	sub	w19, w19, w8
  416f1c:	cmp	w19, #0x3
  416f20:	add	x22, x22, x8
  416f24:	b.le	416ed4 <ferror@plt+0x145d4>
  416f28:	ldrh	w3, [x22]
  416f2c:	cmp	x3, #0x4
  416f30:	b.cc	416edc <ferror@plt+0x145dc>  // b.lo, b.ul, b.last
  416f34:	cmp	w19, w3
  416f38:	b.lt	416edc <ferror@plt+0x145dc>  // b.tstop
  416f3c:	ldrh	w8, [x22, #2]
  416f40:	cmp	w8, w20
  416f44:	b.gt	416f10 <ferror@plt+0x14610>
  416f48:	ldr	x9, [x21, x8, lsl #3]
  416f4c:	cbnz	x9, 416f10 <ferror@plt+0x14610>
  416f50:	str	x22, [x21, x8, lsl #3]
  416f54:	b	416f10 <ferror@plt+0x14610>
  416f58:	stp	x29, x30, [sp, #-48]!
  416f5c:	stp	x22, x21, [sp, #16]
  416f60:	stp	x20, x19, [sp, #32]
  416f64:	mov	x29, sp
  416f68:	mov	w20, w2
  416f6c:	mov	x21, x1
  416f70:	mov	w22, w0
  416f74:	bl	402230 <recvmsg@plt>
  416f78:	tbnz	w0, #31, 416f90 <ferror@plt+0x14690>
  416f7c:	cbz	w0, 417004 <ferror@plt+0x14704>
  416f80:	ldp	x20, x19, [sp, #32]
  416f84:	ldp	x22, x21, [sp, #16]
  416f88:	ldp	x29, x30, [sp], #48
  416f8c:	ret
  416f90:	bl	402860 <__errno_location@plt>
  416f94:	mov	x19, x0
  416f98:	b	416fb0 <ferror@plt+0x146b0>
  416f9c:	mov	w0, w22
  416fa0:	mov	x1, x21
  416fa4:	mov	w2, w20
  416fa8:	bl	402230 <recvmsg@plt>
  416fac:	tbz	w0, #31, 416f7c <ferror@plt+0x1467c>
  416fb0:	ldr	w0, [x19]
  416fb4:	cmp	w0, #0xb
  416fb8:	b.eq	416f9c <ferror@plt+0x1469c>  // b.none
  416fbc:	cmp	w0, #0x4
  416fc0:	b.eq	416f9c <ferror@plt+0x1469c>  // b.none
  416fc4:	adrp	x8, 42c000 <ferror@plt+0x29700>
  416fc8:	ldr	x8, [x8, #3984]
  416fcc:	ldr	x20, [x8]
  416fd0:	bl	402530 <strerror@plt>
  416fd4:	ldr	w3, [x19]
  416fd8:	adrp	x1, 41b000 <ferror@plt+0x18700>
  416fdc:	mov	x2, x0
  416fe0:	add	x1, x1, #0xa2b
  416fe4:	mov	x0, x20
  416fe8:	bl	4028c0 <fprintf@plt>
  416fec:	ldr	w8, [x19]
  416ff0:	neg	w0, w8
  416ff4:	ldp	x20, x19, [sp, #32]
  416ff8:	ldp	x22, x21, [sp, #16]
  416ffc:	ldp	x29, x30, [sp], #48
  417000:	ret
  417004:	adrp	x8, 42c000 <ferror@plt+0x29700>
  417008:	ldr	x8, [x8, #3984]
  41700c:	adrp	x0, 41b000 <ferror@plt+0x18700>
  417010:	add	x0, x0, #0xa4a
  417014:	mov	w1, #0xf                   	// #15
  417018:	ldr	x3, [x8]
  41701c:	mov	w2, #0x1                   	// #1
  417020:	bl	4026c0 <fwrite@plt>
  417024:	mov	w0, #0xffffffc3            	// #-61
  417028:	ldp	x20, x19, [sp, #32]
  41702c:	ldp	x22, x21, [sp, #16]
  417030:	ldp	x29, x30, [sp], #48
  417034:	ret
  417038:	stp	x29, x30, [sp, #-64]!
  41703c:	mov	x29, sp
  417040:	stp	x19, x20, [sp, #16]
  417044:	adrp	x20, 42c000 <ferror@plt+0x29700>
  417048:	add	x20, x20, #0x9d0
  41704c:	stp	x21, x22, [sp, #32]
  417050:	adrp	x21, 42c000 <ferror@plt+0x29700>
  417054:	add	x21, x21, #0x9c8
  417058:	sub	x20, x20, x21
  41705c:	mov	w22, w0
  417060:	stp	x23, x24, [sp, #48]
  417064:	mov	x23, x1
  417068:	mov	x24, x2
  41706c:	bl	4021e8 <memcpy@plt-0x38>
  417070:	cmp	xzr, x20, asr #3
  417074:	b.eq	4170a0 <ferror@plt+0x147a0>  // b.none
  417078:	asr	x20, x20, #3
  41707c:	mov	x19, #0x0                   	// #0
  417080:	ldr	x3, [x21, x19, lsl #3]
  417084:	mov	x2, x24
  417088:	add	x19, x19, #0x1
  41708c:	mov	x1, x23
  417090:	mov	w0, w22
  417094:	blr	x3
  417098:	cmp	x20, x19
  41709c:	b.ne	417080 <ferror@plt+0x14780>  // b.any
  4170a0:	ldp	x19, x20, [sp, #16]
  4170a4:	ldp	x21, x22, [sp, #32]
  4170a8:	ldp	x23, x24, [sp, #48]
  4170ac:	ldp	x29, x30, [sp], #64
  4170b0:	ret
  4170b4:	nop
  4170b8:	ret

Disassembly of section .fini:

00000000004170bc <.fini>:
  4170bc:	stp	x29, x30, [sp, #-16]!
  4170c0:	mov	x29, sp
  4170c4:	ldp	x29, x30, [sp], #16
  4170c8:	ret
