ARM GAS  /tmp/ccrhBRMk.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"spi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_SPI2_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_SPI2_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_SPI2_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /**
   2:Core/Src/spi.c ****   ******************************************************************************
   3:Core/Src/spi.c ****   * @file    spi.c
   4:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/spi.c ****   *          of the SPI instances.
   6:Core/Src/spi.c ****   ******************************************************************************
   7:Core/Src/spi.c ****   * @attention
   8:Core/Src/spi.c ****   *
   9:Core/Src/spi.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/spi.c ****   * All rights reserved.</center></h2>
  11:Core/Src/spi.c ****   *
  12:Core/Src/spi.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/spi.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/spi.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/spi.c ****   *                             www.st.com/SLA0044
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** 
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI2 init function */
  30:Core/Src/spi.c **** void MX_SPI2_Init(void)
ARM GAS  /tmp/ccrhBRMk.s 			page 2


  31:Core/Src/spi.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 1 */
  40:Core/Src/spi.c ****   hspi2.Instance = SPI2;
  38              		.loc 1 40 3 view .LVU1
  39              		.loc 1 40 18 is_stmt 0 view .LVU2
  40 0002 0D48     		ldr	r0, .L5
  41 0004 0D4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  41:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
  43              		.loc 1 41 3 is_stmt 1 view .LVU3
  44              		.loc 1 41 19 is_stmt 0 view .LVU4
  45 0008 4FF48273 		mov	r3, #260
  46 000c 4360     		str	r3, [r0, #4]
  42:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  47              		.loc 1 42 3 is_stmt 1 view .LVU5
  48              		.loc 1 42 24 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  43:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  51              		.loc 1 43 3 is_stmt 1 view .LVU7
  52              		.loc 1 43 23 is_stmt 0 view .LVU8
  53 0012 C360     		str	r3, [r0, #12]
  44:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  54              		.loc 1 44 3 is_stmt 1 view .LVU9
  55              		.loc 1 44 26 is_stmt 0 view .LVU10
  56 0014 0361     		str	r3, [r0, #16]
  45:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  57              		.loc 1 45 3 is_stmt 1 view .LVU11
  58              		.loc 1 45 23 is_stmt 0 view .LVU12
  59 0016 4361     		str	r3, [r0, #20]
  46:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
  60              		.loc 1 46 3 is_stmt 1 view .LVU13
  61              		.loc 1 46 18 is_stmt 0 view .LVU14
  62 0018 4FF40072 		mov	r2, #512
  63 001c 8261     		str	r2, [r0, #24]
  47:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  64              		.loc 1 47 3 is_stmt 1 view .LVU15
  65              		.loc 1 47 32 is_stmt 0 view .LVU16
  66 001e C361     		str	r3, [r0, #28]
  48:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  67              		.loc 1 48 3 is_stmt 1 view .LVU17
ARM GAS  /tmp/ccrhBRMk.s 			page 3


  68              		.loc 1 48 23 is_stmt 0 view .LVU18
  69 0020 0362     		str	r3, [r0, #32]
  49:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  70              		.loc 1 49 3 is_stmt 1 view .LVU19
  71              		.loc 1 49 21 is_stmt 0 view .LVU20
  72 0022 4362     		str	r3, [r0, #36]
  50:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  73              		.loc 1 50 3 is_stmt 1 view .LVU21
  74              		.loc 1 50 29 is_stmt 0 view .LVU22
  75 0024 8362     		str	r3, [r0, #40]
  51:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 10;
  76              		.loc 1 51 3 is_stmt 1 view .LVU23
  77              		.loc 1 51 28 is_stmt 0 view .LVU24
  78 0026 0A23     		movs	r3, #10
  79 0028 C362     		str	r3, [r0, #44]
  52:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
  80              		.loc 1 52 3 is_stmt 1 view .LVU25
  81              		.loc 1 52 7 is_stmt 0 view .LVU26
  82 002a FFF7FEFF 		bl	HAL_SPI_Init
  83              	.LVL0:
  84              		.loc 1 52 6 view .LVU27
  85 002e 00B9     		cbnz	r0, .L4
  86              	.L1:
  53:Core/Src/spi.c ****   {
  54:Core/Src/spi.c ****     Error_Handler();
  55:Core/Src/spi.c ****   }
  56:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 2 */
  57:Core/Src/spi.c **** 
  58:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c **** }
  87              		.loc 1 60 1 view .LVU28
  88 0030 08BD     		pop	{r3, pc}
  89              	.L4:
  54:Core/Src/spi.c ****   }
  90              		.loc 1 54 5 is_stmt 1 view .LVU29
  91 0032 FFF7FEFF 		bl	Error_Handler
  92              	.LVL1:
  93              		.loc 1 60 1 is_stmt 0 view .LVU30
  94 0036 FBE7     		b	.L1
  95              	.L6:
  96              		.align	2
  97              	.L5:
  98 0038 00000000 		.word	.LANCHOR0
  99 003c 00380040 		.word	1073756160
 100              		.cfi_endproc
 101              	.LFE130:
 103              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 104              		.align	1
 105              		.global	HAL_SPI_MspInit
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 110              	HAL_SPI_MspInit:
 111              	.LVL2:
 112              	.LFB131:
  61:Core/Src/spi.c **** 
ARM GAS  /tmp/ccrhBRMk.s 			page 4


  62:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  63:Core/Src/spi.c **** {
 113              		.loc 1 63 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 32
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		.loc 1 63 1 is_stmt 0 view .LVU32
 118 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 119              	.LCFI1:
 120              		.cfi_def_cfa_offset 20
 121              		.cfi_offset 4, -20
 122              		.cfi_offset 5, -16
 123              		.cfi_offset 6, -12
 124              		.cfi_offset 7, -8
 125              		.cfi_offset 14, -4
 126 0002 89B0     		sub	sp, sp, #36
 127              	.LCFI2:
 128              		.cfi_def_cfa_offset 56
  64:Core/Src/spi.c **** 
  65:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 129              		.loc 1 65 3 is_stmt 1 view .LVU33
 130              		.loc 1 65 20 is_stmt 0 view .LVU34
 131 0004 0023     		movs	r3, #0
 132 0006 0393     		str	r3, [sp, #12]
 133 0008 0493     		str	r3, [sp, #16]
 134 000a 0593     		str	r3, [sp, #20]
 135 000c 0693     		str	r3, [sp, #24]
 136 000e 0793     		str	r3, [sp, #28]
  66:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 137              		.loc 1 66 3 is_stmt 1 view .LVU35
 138              		.loc 1 66 15 is_stmt 0 view .LVU36
 139 0010 0268     		ldr	r2, [r0]
 140              		.loc 1 66 5 view .LVU37
 141 0012 1F4B     		ldr	r3, .L11
 142 0014 9A42     		cmp	r2, r3
 143 0016 01D0     		beq	.L10
 144              	.LVL3:
 145              	.L7:
  67:Core/Src/spi.c ****   {
  68:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
  71:Core/Src/spi.c ****     /* SPI2 clock enable */
  72:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
  73:Core/Src/spi.c **** 
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  75:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  76:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
  77:Core/Src/spi.c ****     PC2     ------> SPI2_MISO
  78:Core/Src/spi.c ****     PC3     ------> SPI2_MOSI
  79:Core/Src/spi.c ****     PB10     ------> SPI2_SCK
  80:Core/Src/spi.c ****     */
  81:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  83:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  84:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  85:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
ARM GAS  /tmp/ccrhBRMk.s 			page 5


  86:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
  87:Core/Src/spi.c **** 
  88:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
  89:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  90:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  91:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  92:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  93:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  94:Core/Src/spi.c **** 
  95:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
  96:Core/Src/spi.c **** 
  97:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
  98:Core/Src/spi.c ****   }
  99:Core/Src/spi.c **** }
 146              		.loc 1 99 1 view .LVU38
 147 0018 09B0     		add	sp, sp, #36
 148              	.LCFI3:
 149              		.cfi_remember_state
 150              		.cfi_def_cfa_offset 20
 151              		@ sp needed
 152 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 153              	.LVL4:
 154              	.L10:
 155              	.LCFI4:
 156              		.cfi_restore_state
  72:Core/Src/spi.c **** 
 157              		.loc 1 72 5 is_stmt 1 view .LVU39
 158              	.LBB2:
  72:Core/Src/spi.c **** 
 159              		.loc 1 72 5 view .LVU40
 160 001c 0024     		movs	r4, #0
 161 001e 0094     		str	r4, [sp]
  72:Core/Src/spi.c **** 
 162              		.loc 1 72 5 view .LVU41
 163 0020 03F50033 		add	r3, r3, #131072
 164 0024 1A6C     		ldr	r2, [r3, #64]
 165 0026 42F48042 		orr	r2, r2, #16384
 166 002a 1A64     		str	r2, [r3, #64]
  72:Core/Src/spi.c **** 
 167              		.loc 1 72 5 view .LVU42
 168 002c 1A6C     		ldr	r2, [r3, #64]
 169 002e 02F48042 		and	r2, r2, #16384
 170 0032 0092     		str	r2, [sp]
  72:Core/Src/spi.c **** 
 171              		.loc 1 72 5 view .LVU43
 172 0034 009A     		ldr	r2, [sp]
 173              	.LBE2:
  72:Core/Src/spi.c **** 
 174              		.loc 1 72 5 view .LVU44
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 175              		.loc 1 74 5 view .LVU45
 176              	.LBB3:
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 177              		.loc 1 74 5 view .LVU46
 178 0036 0194     		str	r4, [sp, #4]
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 179              		.loc 1 74 5 view .LVU47
ARM GAS  /tmp/ccrhBRMk.s 			page 6


 180 0038 1A6B     		ldr	r2, [r3, #48]
 181 003a 42F00402 		orr	r2, r2, #4
 182 003e 1A63     		str	r2, [r3, #48]
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 183              		.loc 1 74 5 view .LVU48
 184 0040 1A6B     		ldr	r2, [r3, #48]
 185 0042 02F00402 		and	r2, r2, #4
 186 0046 0192     		str	r2, [sp, #4]
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 187              		.loc 1 74 5 view .LVU49
 188 0048 019A     		ldr	r2, [sp, #4]
 189              	.LBE3:
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 190              		.loc 1 74 5 view .LVU50
  75:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 191              		.loc 1 75 5 view .LVU51
 192              	.LBB4:
  75:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 193              		.loc 1 75 5 view .LVU52
 194 004a 0294     		str	r4, [sp, #8]
  75:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 195              		.loc 1 75 5 view .LVU53
 196 004c 1A6B     		ldr	r2, [r3, #48]
 197 004e 42F00202 		orr	r2, r2, #2
 198 0052 1A63     		str	r2, [r3, #48]
  75:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 199              		.loc 1 75 5 view .LVU54
 200 0054 1B6B     		ldr	r3, [r3, #48]
 201 0056 03F00203 		and	r3, r3, #2
 202 005a 0293     		str	r3, [sp, #8]
  75:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 203              		.loc 1 75 5 view .LVU55
 204 005c 029B     		ldr	r3, [sp, #8]
 205              	.LBE4:
  75:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 206              		.loc 1 75 5 view .LVU56
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 207              		.loc 1 81 5 view .LVU57
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 208              		.loc 1 81 25 is_stmt 0 view .LVU58
 209 005e 0C23     		movs	r3, #12
 210 0060 0393     		str	r3, [sp, #12]
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 211              		.loc 1 82 5 is_stmt 1 view .LVU59
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 212              		.loc 1 82 26 is_stmt 0 view .LVU60
 213 0062 0227     		movs	r7, #2
 214 0064 0497     		str	r7, [sp, #16]
  83:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 215              		.loc 1 83 5 is_stmt 1 view .LVU61
  84:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 216              		.loc 1 84 5 view .LVU62
  84:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 217              		.loc 1 84 27 is_stmt 0 view .LVU63
 218 0066 0326     		movs	r6, #3
 219 0068 0696     		str	r6, [sp, #24]
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
ARM GAS  /tmp/ccrhBRMk.s 			page 7


 220              		.loc 1 85 5 is_stmt 1 view .LVU64
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 221              		.loc 1 85 31 is_stmt 0 view .LVU65
 222 006a 0525     		movs	r5, #5
 223 006c 0795     		str	r5, [sp, #28]
  86:Core/Src/spi.c **** 
 224              		.loc 1 86 5 is_stmt 1 view .LVU66
 225 006e 0DEB0301 		add	r1, sp, r3
 226 0072 0848     		ldr	r0, .L11+4
 227              	.LVL5:
  86:Core/Src/spi.c **** 
 228              		.loc 1 86 5 is_stmt 0 view .LVU67
 229 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 230              	.LVL6:
  88:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 231              		.loc 1 88 5 is_stmt 1 view .LVU68
  88:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 232              		.loc 1 88 25 is_stmt 0 view .LVU69
 233 0078 4FF48063 		mov	r3, #1024
 234 007c 0393     		str	r3, [sp, #12]
  89:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 235              		.loc 1 89 5 is_stmt 1 view .LVU70
  89:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 236              		.loc 1 89 26 is_stmt 0 view .LVU71
 237 007e 0497     		str	r7, [sp, #16]
  90:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 238              		.loc 1 90 5 is_stmt 1 view .LVU72
  90:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 239              		.loc 1 90 26 is_stmt 0 view .LVU73
 240 0080 0594     		str	r4, [sp, #20]
  91:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 241              		.loc 1 91 5 is_stmt 1 view .LVU74
  91:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 242              		.loc 1 91 27 is_stmt 0 view .LVU75
 243 0082 0696     		str	r6, [sp, #24]
  92:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 244              		.loc 1 92 5 is_stmt 1 view .LVU76
  92:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 245              		.loc 1 92 31 is_stmt 0 view .LVU77
 246 0084 0795     		str	r5, [sp, #28]
  93:Core/Src/spi.c **** 
 247              		.loc 1 93 5 is_stmt 1 view .LVU78
 248 0086 03A9     		add	r1, sp, #12
 249 0088 0348     		ldr	r0, .L11+8
 250 008a FFF7FEFF 		bl	HAL_GPIO_Init
 251              	.LVL7:
 252              		.loc 1 99 1 is_stmt 0 view .LVU79
 253 008e C3E7     		b	.L7
 254              	.L12:
 255              		.align	2
 256              	.L11:
 257 0090 00380040 		.word	1073756160
 258 0094 00080240 		.word	1073874944
 259 0098 00040240 		.word	1073873920
 260              		.cfi_endproc
 261              	.LFE131:
 263              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
ARM GAS  /tmp/ccrhBRMk.s 			page 8


 264              		.align	1
 265              		.global	HAL_SPI_MspDeInit
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 270              	HAL_SPI_MspDeInit:
 271              	.LVL8:
 272              	.LFB132:
 100:Core/Src/spi.c **** 
 101:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 102:Core/Src/spi.c **** {
 273              		.loc 1 102 1 is_stmt 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 0
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277              		.loc 1 102 1 is_stmt 0 view .LVU81
 278 0000 08B5     		push	{r3, lr}
 279              	.LCFI5:
 280              		.cfi_def_cfa_offset 8
 281              		.cfi_offset 3, -8
 282              		.cfi_offset 14, -4
 103:Core/Src/spi.c **** 
 104:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 283              		.loc 1 104 3 is_stmt 1 view .LVU82
 284              		.loc 1 104 15 is_stmt 0 view .LVU83
 285 0002 0268     		ldr	r2, [r0]
 286              		.loc 1 104 5 view .LVU84
 287 0004 094B     		ldr	r3, .L17
 288 0006 9A42     		cmp	r2, r3
 289 0008 00D0     		beq	.L16
 290              	.LVL9:
 291              	.L13:
 105:Core/Src/spi.c ****   {
 106:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 107:Core/Src/spi.c **** 
 108:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 109:Core/Src/spi.c ****     /* Peripheral clock disable */
 110:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 111:Core/Src/spi.c **** 
 112:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 113:Core/Src/spi.c ****     PC2     ------> SPI2_MISO
 114:Core/Src/spi.c ****     PC3     ------> SPI2_MOSI
 115:Core/Src/spi.c ****     PB10     ------> SPI2_SCK
 116:Core/Src/spi.c ****     */
 117:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2|GPIO_PIN_3);
 118:Core/Src/spi.c **** 
 119:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 120:Core/Src/spi.c **** 
 121:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 122:Core/Src/spi.c **** 
 123:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 124:Core/Src/spi.c ****   }
 125:Core/Src/spi.c **** }
 292              		.loc 1 125 1 view .LVU85
 293 000a 08BD     		pop	{r3, pc}
 294              	.LVL10:
 295              	.L16:
ARM GAS  /tmp/ccrhBRMk.s 			page 9


 110:Core/Src/spi.c **** 
 296              		.loc 1 110 5 is_stmt 1 view .LVU86
 297 000c 084A     		ldr	r2, .L17+4
 298 000e 136C     		ldr	r3, [r2, #64]
 299 0010 23F48043 		bic	r3, r3, #16384
 300 0014 1364     		str	r3, [r2, #64]
 117:Core/Src/spi.c **** 
 301              		.loc 1 117 5 view .LVU87
 302 0016 0C21     		movs	r1, #12
 303 0018 0648     		ldr	r0, .L17+8
 304              	.LVL11:
 117:Core/Src/spi.c **** 
 305              		.loc 1 117 5 is_stmt 0 view .LVU88
 306 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 307              	.LVL12:
 119:Core/Src/spi.c **** 
 308              		.loc 1 119 5 is_stmt 1 view .LVU89
 309 001e 4FF48061 		mov	r1, #1024
 310 0022 0548     		ldr	r0, .L17+12
 311 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 312              	.LVL13:
 313              		.loc 1 125 1 is_stmt 0 view .LVU90
 314 0028 EFE7     		b	.L13
 315              	.L18:
 316 002a 00BF     		.align	2
 317              	.L17:
 318 002c 00380040 		.word	1073756160
 319 0030 00380240 		.word	1073887232
 320 0034 00080240 		.word	1073874944
 321 0038 00040240 		.word	1073873920
 322              		.cfi_endproc
 323              	.LFE132:
 325              		.global	hspi2
 326              		.section	.bss.hspi2,"aw",%nobits
 327              		.align	2
 328              		.set	.LANCHOR0,. + 0
 331              	hspi2:
 332 0000 00000000 		.space	88
 332      00000000 
 332      00000000 
 332      00000000 
 332      00000000 
 333              		.text
 334              	.Letext0:
 335              		.file 2 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 336              		.file 3 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 337              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 338              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 339              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 340              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 341              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 342              		.file 9 "Core/Inc/main.h"
 343              		.file 10 "Core/Inc/spi.h"
ARM GAS  /tmp/ccrhBRMk.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccrhBRMk.s:20     .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/ccrhBRMk.s:26     .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/ccrhBRMk.s:98     .text.MX_SPI2_Init:0000000000000038 $d
     /tmp/ccrhBRMk.s:104    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccrhBRMk.s:110    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccrhBRMk.s:257    .text.HAL_SPI_MspInit:0000000000000090 $d
     /tmp/ccrhBRMk.s:264    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccrhBRMk.s:270    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccrhBRMk.s:318    .text.HAL_SPI_MspDeInit:000000000000002c $d
     /tmp/ccrhBRMk.s:331    .bss.hspi2:0000000000000000 hspi2
     /tmp/ccrhBRMk.s:327    .bss.hspi2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
