

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Sun Dec  4 18:05:36 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----------+-----+-----------+---------+
    |     Latency     |     Interval    | Pipeline|
    | min |    max    | min |    max    |   Type  |
    +-----+-----------+-----+-----------+---------+
    |    2|  739511924|    3|  739511925|   none  |
    +-----+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- L_svd_calc_off_c  |  1839276|  1839276|        19|          6|          1|  306544|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 24
* Pipeline: 1
  Pipeline-0: II = 6, D = 19, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (p_Val2_5 == 4)
	4  / (p_Val2_5 == 3)
	23  / (p_Val2_5 == 1) | (p_Val2_5 == 2)
	24  / (p_Val2_5 != 1 & p_Val2_5 != 2 & p_Val2_5 != 3 & p_Val2_5 != 4)
3 --> 
	24  / true
4 --> 
	24  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	4  / true
23 --> 
	24  / (p_Val2_5 == 1) | (p_Val2_5 == 2)
24 --> 
* FSM state operations: 

 <State 1>: 7.46ns
ST_1: tmp_31 [1/1] 4.38ns
_ifconv:5  %tmp_31 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_1: p_Val2_s [1/1] 0.00ns
_ifconv:6  %p_Val2_s = bitcast float %tmp_31 to i32

ST_1: p_Result_s [1/1] 0.00ns
_ifconv:7  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

ST_1: loc_V [1/1] 0.00ns
_ifconv:8  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_1: loc_V_1 [1/1] 0.00ns
_ifconv:9  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_1: tmp_i_i_i_cast1 [1/1] 0.00ns
_ifconv:12  %tmp_i_i_i_cast1 = zext i8 %loc_V to i9

ST_1: sh_assign [1/1] 1.72ns
_ifconv:13  %sh_assign = add i9 -127, %tmp_i_i_i_cast1

ST_1: isNeg [1/1] 0.00ns
_ifconv:14  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_1: tmp_22_i_i [1/1] 1.72ns
_ifconv:15  %tmp_22_i_i = sub i8 127, %loc_V

ST_1: tmp_22_i_i_cast [1/1] 0.00ns
_ifconv:16  %tmp_22_i_i_cast = sext i8 %tmp_22_i_i to i9

ST_1: sh_assign_1 [1/1] 1.37ns
_ifconv:17  %sh_assign_1 = select i1 %isNeg, i9 %tmp_22_i_i_cast, i9 %sh_assign


 <State 2>: 8.47ns
ST_2: empty [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: empty_19 [1/1] 0.00ns
_ifconv:1  %empty_19 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_38 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_in_V), !map !222

ST_2: stg_39 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_out_V), !map !228

ST_2: stg_40 [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_2: p_Result_1 [1/1] 0.00ns
_ifconv:10  %p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_2: tmp_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:11  %tmp_i_i = zext i24 %p_Result_1 to i78

ST_2: sh_assign_1_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:18  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_2: sh_assign_1_cast_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:19  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_2: tmp_23_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:20  %tmp_23_i_i = zext i32 %sh_assign_1_cast to i78

ST_2: tmp_24_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:21  %tmp_24_i_i = lshr i24 %p_Result_1, %sh_assign_1_cast_cast

ST_2: tmp_26_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:22  %tmp_26_i_i = shl i78 %tmp_i_i, %tmp_23_i_i

ST_2: tmp [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:23  %tmp = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_24_i_i, i32 23)

ST_2: tmp_s [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:24  %tmp_s = zext i1 %tmp to i32

ST_2: tmp_7 [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:25  %tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_26_i_i, i32 23, i32 54)

ST_2: p_Val2_3 [1/1] 2.78ns (out node of the LUT)
_ifconv:26  %p_Val2_3 = select i1 %isNeg, i32 %tmp_s, i32 %tmp_7

ST_2: p_Val2_8_i_i [1/1] 2.44ns
_ifconv:27  %p_Val2_8_i_i = sub i32 0, %p_Val2_3

ST_2: p_Val2_5 [1/1] 1.37ns
_ifconv:28  %p_Val2_5 = select i1 %p_Result_s, i32 %p_Val2_8_i_i, i32 %p_Val2_3

ST_2: stg_54 [1/1] 1.88ns
_ifconv:29  switch i32 %p_Val2_5, label %._crit_edge [
    i32 1, label %0
    i32 2, label %1
    i32 3, label %.preheader.i
    i32 4, label %2
  ]

ST_2: stg_55 [2/2] 0.00ns
:0  call fastcc void @dut_matmul(float* %strm_in_V, float* %strm_out_V)

ST_2: stg_56 [2/2] 0.00ns
:0  call fastcc void @dut_update_off_diag_r(float* %strm_in_V, float* %strm_out_V)

ST_2: stg_57 [2/2] 0.00ns
:0  call fastcc void @dut_calc_svd(float* %strm_in_V, float* %strm_out_V)


 <State 3>: 0.00ns
ST_3: stg_58 [1/2] 0.00ns
:0  call fastcc void @dut_matmul(float* %strm_in_V, float* %strm_out_V)

ST_3: stg_59 [1/1] 0.00ns
:1  br label %._crit_edge


 <State 4>: 2.33ns
ST_4: indvar_flatten [1/1] 0.00ns
.preheader.i:0  %indvar_flatten = phi i19 [ %indvar_flatten_next, %.preheader ], [ 0, %_ifconv ]

ST_4: exitcond_flatten [1/1] 2.33ns
.preheader.i:1  %exitcond_flatten = icmp eq i19 %indvar_flatten, -217744

ST_4: indvar_flatten_next [1/1] 2.08ns
.preheader.i:2  %indvar_flatten_next = add i19 %indvar_flatten, 1

ST_4: stg_63 [1/1] 0.00ns
.preheader.i:3  br i1 %exitcond_flatten, label %._crit_edge, label %.preheader


 <State 5>: 4.38ns
ST_5: tmp_32 [1/1] 4.38ns
.preheader:5  %tmp_32 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 6>: 4.38ns
ST_6: tmp_33 [1/1] 4.38ns
.preheader:6  %tmp_33 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 7>: 4.38ns
ST_7: tmp_34 [1/1] 4.38ns
.preheader:7  %tmp_34 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 8>: 4.38ns
ST_8: tmp_35 [1/1] 4.38ns
.preheader:8  %tmp_35 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 9>: 4.38ns
ST_9: tmp_36 [1/1] 4.38ns
.preheader:9  %tmp_36 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 10>: 5.70ns
ST_10: tmp_37 [1/1] 4.38ns
.preheader:10  %tmp_37 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_10: tmp_i_i_21 [4/4] 5.70ns
.preheader:11  %tmp_i_i_21 = fmul float %tmp_32, %tmp_36


 <State 11>: 5.70ns
ST_11: tmp_i_i_21 [3/4] 5.70ns
.preheader:11  %tmp_i_i_21 = fmul float %tmp_32, %tmp_36

ST_11: tmp_3_i_i [4/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_34, %tmp_37


 <State 12>: 5.70ns
ST_12: tmp_i_i_21 [2/4] 5.70ns
.preheader:11  %tmp_i_i_21 = fmul float %tmp_32, %tmp_36

ST_12: tmp_3_i_i [3/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_34, %tmp_37

ST_12: tmp_i10_i [4/4] 5.70ns
.preheader:14  %tmp_i10_i = fmul float %tmp_33, %tmp_36


 <State 13>: 5.70ns
ST_13: tmp_i_i_21 [1/4] 5.70ns
.preheader:11  %tmp_i_i_21 = fmul float %tmp_32, %tmp_36

ST_13: tmp_3_i_i [2/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_34, %tmp_37

ST_13: tmp_i10_i [3/4] 5.70ns
.preheader:14  %tmp_i10_i = fmul float %tmp_33, %tmp_36

ST_13: tmp_3_i11_i [4/4] 5.70ns
.preheader:15  %tmp_3_i11_i = fmul float %tmp_35, %tmp_37


 <State 14>: 5.70ns
ST_14: tmp_3_i_i [1/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_34, %tmp_37

ST_14: tmp_i10_i [2/4] 5.70ns
.preheader:14  %tmp_i10_i = fmul float %tmp_33, %tmp_36

ST_14: tmp_3_i11_i [3/4] 5.70ns
.preheader:15  %tmp_3_i11_i = fmul float %tmp_35, %tmp_37


 <State 15>: 7.26ns
ST_15: tmp_29 [5/5] 7.26ns
.preheader:13  %tmp_29 = fadd float %tmp_i_i_21, %tmp_3_i_i

ST_15: tmp_i10_i [1/4] 5.70ns
.preheader:14  %tmp_i10_i = fmul float %tmp_33, %tmp_36

ST_15: tmp_3_i11_i [2/4] 5.70ns
.preheader:15  %tmp_3_i11_i = fmul float %tmp_35, %tmp_37


 <State 16>: 7.26ns
ST_16: tmp_29 [4/5] 7.26ns
.preheader:13  %tmp_29 = fadd float %tmp_i_i_21, %tmp_3_i_i

ST_16: tmp_3_i11_i [1/4] 5.70ns
.preheader:15  %tmp_3_i11_i = fmul float %tmp_35, %tmp_37


 <State 17>: 7.26ns
ST_17: tmp_29 [3/5] 7.26ns
.preheader:13  %tmp_29 = fadd float %tmp_i_i_21, %tmp_3_i_i

ST_17: tmp_30 [5/5] 7.26ns
.preheader:16  %tmp_30 = fadd float %tmp_i10_i, %tmp_3_i11_i


 <State 18>: 7.26ns
ST_18: tmp_29 [2/5] 7.26ns
.preheader:13  %tmp_29 = fadd float %tmp_i_i_21, %tmp_3_i_i

ST_18: tmp_30 [4/5] 7.26ns
.preheader:16  %tmp_30 = fadd float %tmp_i10_i, %tmp_3_i11_i


 <State 19>: 7.26ns
ST_19: tmp_29 [1/5] 7.26ns
.preheader:13  %tmp_29 = fadd float %tmp_i_i_21, %tmp_3_i_i

ST_19: tmp_30 [3/5] 7.26ns
.preheader:16  %tmp_30 = fadd float %tmp_i10_i, %tmp_3_i11_i


 <State 20>: 7.26ns
ST_20: tmp_30 [2/5] 7.26ns
.preheader:16  %tmp_30 = fadd float %tmp_i10_i, %tmp_3_i11_i

ST_20: stg_95 [1/1] 4.38ns
.preheader:17  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_29)


 <State 21>: 7.26ns
ST_21: tmp_30 [1/5] 7.26ns
.preheader:16  %tmp_30 = fadd float %tmp_i10_i, %tmp_3_i11_i


 <State 22>: 4.38ns
ST_22: stg_97 [1/1] 0.00ns
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_svd_calc_off_c_str)

ST_22: empty_20 [1/1] 0.00ns
.preheader:1  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 306544, i64 306544, i64 306544)

ST_22: stg_99 [1/1] 0.00ns
.preheader:2  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1810) nounwind

ST_22: tmp_32_i [1/1] 0.00ns
.preheader:3  %tmp_32_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str1810)

ST_22: stg_101 [1/1] 0.00ns
.preheader:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1811) nounwind

ST_22: stg_102 [1/1] 4.38ns
.preheader:18  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_30)

ST_22: empty_22 [1/1] 0.00ns
.preheader:19  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str1810, i32 %tmp_32_i)

ST_22: stg_104 [1/1] 0.00ns
.preheader:20  br label %.preheader.i


 <State 23>: 0.00ns
ST_23: stg_105 [1/2] 0.00ns
:0  call fastcc void @dut_update_off_diag_r(float* %strm_in_V, float* %strm_out_V)

ST_23: stg_106 [1/1] 0.00ns
:1  br label %._crit_edge

ST_23: stg_107 [1/2] 0.00ns
:0  call fastcc void @dut_calc_svd(float* %strm_in_V, float* %strm_out_V)

ST_23: stg_108 [1/1] 0.00ns
:1  br label %._crit_edge


 <State 24>: 0.00ns
ST_24: stg_109 [1/1] 0.00ns
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_31                (read             ) [ 0000000000000000000000000]
p_Val2_s              (bitcast          ) [ 0000000000000000000000000]
p_Result_s            (bitselect        ) [ 0010000000000000000000000]
loc_V                 (partselect       ) [ 0000000000000000000000000]
loc_V_1               (trunc            ) [ 0010000000000000000000000]
tmp_i_i_i_cast1       (zext             ) [ 0000000000000000000000000]
sh_assign             (add              ) [ 0000000000000000000000000]
isNeg                 (bitselect        ) [ 0010000000000000000000000]
tmp_22_i_i            (sub              ) [ 0000000000000000000000000]
tmp_22_i_i_cast       (sext             ) [ 0000000000000000000000000]
sh_assign_1           (select           ) [ 0010000000000000000000000]
empty                 (specinterface    ) [ 0000000000000000000000000]
empty_19              (specinterface    ) [ 0000000000000000000000000]
stg_38                (specbitsmap      ) [ 0000000000000000000000000]
stg_39                (specbitsmap      ) [ 0000000000000000000000000]
stg_40                (spectopmodule    ) [ 0000000000000000000000000]
p_Result_1            (bitconcatenate   ) [ 0000000000000000000000000]
tmp_i_i               (zext             ) [ 0000000000000000000000000]
sh_assign_1_cast      (sext             ) [ 0000000000000000000000000]
sh_assign_1_cast_cast (sext             ) [ 0000000000000000000000000]
tmp_23_i_i            (zext             ) [ 0000000000000000000000000]
tmp_24_i_i            (lshr             ) [ 0000000000000000000000000]
tmp_26_i_i            (shl              ) [ 0000000000000000000000000]
tmp                   (bitselect        ) [ 0000000000000000000000000]
tmp_s                 (zext             ) [ 0000000000000000000000000]
tmp_7                 (partselect       ) [ 0000000000000000000000000]
p_Val2_3              (select           ) [ 0000000000000000000000000]
p_Val2_8_i_i          (sub              ) [ 0000000000000000000000000]
p_Val2_5              (select           ) [ 0010111111111111111111110]
stg_54                (switch           ) [ 0010111111111111111111100]
stg_58                (call             ) [ 0000000000000000000000000]
stg_59                (br               ) [ 0000000000000000000000000]
indvar_flatten        (phi              ) [ 0000100000000000000000000]
exitcond_flatten      (icmp             ) [ 0000111111111111111111100]
indvar_flatten_next   (add              ) [ 0010111111111111111111100]
stg_63                (br               ) [ 0000000000000000000000000]
tmp_32                (read             ) [ 0000111111111100000000000]
tmp_33                (read             ) [ 0000111111111111000000000]
tmp_34                (read             ) [ 0000111111111110000000000]
tmp_35                (read             ) [ 0000111111111111100000000]
tmp_36                (read             ) [ 0000111111111111000000000]
tmp_37                (read             ) [ 0000111111011111100000000]
tmp_i_i_21            (fmul             ) [ 0000111111000011111100000]
tmp_3_i_i             (fmul             ) [ 0000111101000001111100000]
tmp_i10_i             (fmul             ) [ 0000111111000000111111000]
tmp_3_i11_i           (fmul             ) [ 0000011111000000011111000]
tmp_29                (fadd             ) [ 0000000010000000000010000]
stg_95                (write            ) [ 0000000000000000000000000]
tmp_30                (fadd             ) [ 0000100000000000000000100]
stg_97                (specloopname     ) [ 0000000000000000000000000]
empty_20              (speclooptripcount) [ 0000000000000000000000000]
stg_99                (specloopname     ) [ 0000000000000000000000000]
tmp_32_i              (specregionbegin  ) [ 0000000000000000000000000]
stg_101               (specpipeline     ) [ 0000000000000000000000000]
stg_102               (write            ) [ 0000000000000000000000000]
empty_22              (specregionend    ) [ 0000000000000000000000000]
stg_104               (br               ) [ 0010111111111111111111100]
stg_105               (call             ) [ 0000000000000000000000000]
stg_106               (br               ) [ 0000000000000000000000000]
stg_107               (call             ) [ 0000000000000000000000000]
stg_108               (br               ) [ 0000000000000000000000000]
stg_109               (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i78.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_matmul"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_update_off_diag_r"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_calc_svd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_svd_calc_off_c_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1810"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1811"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="grp_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_31/1 tmp_32/5 tmp_33/6 tmp_34/7 tmp_35/8 tmp_36/9 tmp_37/10 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="1"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_95/20 stg_102/22 "/>
</bind>
</comp>

<comp id="105" class="1005" name="indvar_flatten_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="19" slack="1"/>
<pin id="107" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="indvar_flatten_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="19" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="1" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_dut_calc_svd_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_57/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_dut_update_off_diag_r_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_56/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_dut_matmul_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_55/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_29/15 tmp_30/17 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="4"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_21/10 tmp_3_i_i/11 tmp_i10_i/12 tmp_3_i11_i/13 "/>
</bind>
</comp>

<comp id="148" class="1005" name="reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 tmp_30 "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_Val2_s_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_Result_s_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="6" slack="0"/>
<pin id="161" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="loc_V_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="6" slack="0"/>
<pin id="169" dir="0" index="3" bw="6" slack="0"/>
<pin id="170" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="loc_V_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_i_i_i_cast1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast1/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sh_assign_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="0"/>
<pin id="186" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="isNeg_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="9" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_22_i_i_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_22_i_i/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_22_i_i_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_i_i_cast/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sh_assign_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="0" index="2" bw="9" slack="0"/>
<pin id="211" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_Result_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="24" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="23" slack="1"/>
<pin id="219" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_i_i_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="24" slack="0"/>
<pin id="224" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sh_assign_1_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sh_assign_1_cast_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="1"/>
<pin id="231" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast_cast/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_23_i_i_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="9" slack="0"/>
<pin id="234" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_i_i/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_24_i_i_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="24" slack="0"/>
<pin id="238" dir="0" index="1" bw="9" slack="0"/>
<pin id="239" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_24_i_i/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_26_i_i_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="24" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_26_i_i/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="24" slack="0"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_s_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_7_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="78" slack="0"/>
<pin id="263" dir="0" index="2" bw="6" slack="0"/>
<pin id="264" dir="0" index="3" bw="7" slack="0"/>
<pin id="265" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_Val2_3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="32" slack="0"/>
<pin id="274" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_Val2_8_i_i_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_8_i_i/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_Val2_5_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="exitcond_flatten_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="19" slack="0"/>
<pin id="292" dir="0" index="1" bw="19" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="indvar_flatten_next_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="19" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="302" class="1005" name="p_Result_s_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="307" class="1005" name="loc_V_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="23" slack="1"/>
<pin id="309" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="312" class="1005" name="isNeg_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="317" class="1005" name="sh_assign_1_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="1"/>
<pin id="319" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_1 "/>
</bind>
</comp>

<comp id="323" class="1005" name="p_Val2_5_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="327" class="1005" name="exitcond_flatten_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="331" class="1005" name="indvar_flatten_next_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="19" slack="0"/>
<pin id="333" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_32_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="5"/>
<pin id="338" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_33_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="6"/>
<pin id="343" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="346" class="1005" name="tmp_34_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="4"/>
<pin id="348" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="351" class="1005" name="tmp_35_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="5"/>
<pin id="353" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="356" class="1005" name="tmp_36_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="361" class="1005" name="tmp_37_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_i_i_21_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="2"/>
<pin id="368" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_i_21 "/>
</bind>
</comp>

<comp id="371" class="1005" name="tmp_3_i_i_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i_i "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_i10_i_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="2"/>
<pin id="378" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i10_i "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_3_i11_i_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i11_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="70" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="64" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="121"><net_src comp="62" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="60" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="58" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="151"><net_src comp="140" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="156"><net_src comp="92" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="153" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="178"><net_src comp="153" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="165" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="179" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="183" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="165" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="189" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="183" pin="2"/><net_sink comp="207" pin=2"/></net>

<net id="220"><net_src comp="42" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="235"><net_src comp="226" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="215" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="229" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="222" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="232" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="236" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="12" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="242" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="12" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="50" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="275"><net_src comp="256" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="260" pin="4"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="28" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="277" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="270" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="294"><net_src comp="109" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="66" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="109" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="68" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="157" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="310"><net_src comp="175" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="315"><net_src comp="189" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="320"><net_src comp="207" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="326"><net_src comp="283" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="290" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="296" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="339"><net_src comp="92" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="344"><net_src comp="92" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="349"><net_src comp="92" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="354"><net_src comp="92" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="359"><net_src comp="92" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="364"><net_src comp="92" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="369"><net_src comp="144" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="374"><net_src comp="144" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="379"><net_src comp="144" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="384"><net_src comp="144" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="140" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V | {2 3 20 22 23 }
 - Input state : 
	Port: dut : strm_in_V | {1 2 3 5 6 7 8 9 10 23 }
  - Chain level:
	State 1
		p_Result_s : 1
		loc_V : 1
		loc_V_1 : 1
		tmp_i_i_i_cast1 : 2
		sh_assign : 3
		isNeg : 4
		tmp_22_i_i : 2
		tmp_22_i_i_cast : 3
		sh_assign_1 : 5
	State 2
		tmp_i_i : 1
		tmp_23_i_i : 1
		tmp_24_i_i : 1
		tmp_26_i_i : 2
		tmp : 2
		tmp_s : 3
		tmp_7 : 3
		p_Val2_3 : 4
		p_Val2_8_i_i : 5
		p_Val2_5 : 6
		stg_54 : 7
	State 3
	State 4
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_63 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		empty_22 : 1
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |      grp_dut_calc_svd_fu_116     |    0    |    49   |  34.266 |   6527  |   8711  |
|   call   | grp_dut_update_off_diag_r_fu_124 |    0    |    5    |  7.756  |   1091  |   897   |
|          |       grp_dut_matmul_fu_132      |    2    |    5    |  7.855  |   638   |   917   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   fadd   |            grp_fu_140            |    0    |    2    |    0    |   205   |   390   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   fmul   |            grp_fu_144            |    0    |    3    |    0    |   143   |   321   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|    shl   |         tmp_26_i_i_fu_242        |    0    |    0    |    0    |    0    |    88   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |        sh_assign_1_fu_207        |    0    |    0    |    0    |    0    |    9    |
|  select  |          p_Val2_3_fu_270         |    0    |    0    |    0    |    0    |    32   |
|          |          p_Val2_5_fu_283         |    0    |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   lshr   |         tmp_24_i_i_fu_236        |    0    |    0    |    0    |    0    |    63   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|    sub   |         tmp_22_i_i_fu_197        |    0    |    0    |    0    |    0    |    8    |
|          |        p_Val2_8_i_i_fu_277       |    0    |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|    add   |         sh_assign_fu_183         |    0    |    0    |    0    |    0    |    8    |
|          |    indvar_flatten_next_fu_296    |    0    |    0    |    0    |    0    |    19   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   icmp   |      exitcond_flatten_fu_290     |    0    |    0    |    0    |    0    |    7    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   read   |          grp_read_fu_92          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   write  |          grp_write_fu_98         |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |         p_Result_s_fu_157        |    0    |    0    |    0    |    0    |    0    |
| bitselect|           isNeg_fu_189           |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_fu_248            |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|partselect|           loc_V_fu_165           |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_7_fu_260           |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   trunc  |          loc_V_1_fu_175          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |      tmp_i_i_i_cast1_fu_179      |    0    |    0    |    0    |    0    |    0    |
|   zext   |          tmp_i_i_fu_222          |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_23_i_i_fu_232        |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_s_fu_256           |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |      tmp_22_i_i_cast_fu_203      |    0    |    0    |    0    |    0    |    0    |
|   sext   |      sh_assign_1_cast_fu_226     |    0    |    0    |    0    |    0    |    0    |
|          |   sh_assign_1_cast_cast_fu_229   |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|         p_Result_1_fu_215        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                  |    2    |    64   |  49.877 |   8604  |  11534  |
|----------|----------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  exitcond_flatten_reg_327 |    1   |
|indvar_flatten_next_reg_331|   19   |
|   indvar_flatten_reg_105  |   19   |
|       isNeg_reg_312       |    1   |
|      loc_V_1_reg_307      |   23   |
|     p_Result_s_reg_302    |    1   |
|      p_Val2_5_reg_323     |   32   |
|          reg_148          |   32   |
|    sh_assign_1_reg_317    |    9   |
|       tmp_32_reg_336      |   32   |
|       tmp_33_reg_341      |   32   |
|       tmp_34_reg_346      |   32   |
|       tmp_35_reg_351      |   32   |
|       tmp_36_reg_356      |   32   |
|       tmp_37_reg_361      |   32   |
|    tmp_3_i11_i_reg_381    |   32   |
|     tmp_3_i_i_reg_371     |   32   |
|     tmp_i10_i_reg_376     |   32   |
|     tmp_i_i_21_reg_366    |   32   |
+---------------------------+--------+
|           Total           |   457  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_140 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_140 |  p1  |   2  |  32  |   64   ||    32   |
| grp_fu_144 |  p0  |   4  |  32  |   128  ||    32   |
| grp_fu_144 |  p1  |   2  |  32  |   64   ||    32   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   320  ||  6.284  ||   128   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   64   |   49   |  8604  |  11534 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    6   |    -   |   128  |
|  Register |    -   |    -   |    -   |   457  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   64   |   56   |  9061  |  11662 |
+-----------+--------+--------+--------+--------+--------+
