// Seed: 2492062763
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17;
  assign id_12 = id_6 == id_2;
  wire id_18;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_13;
  wire id_14;
  wire id_15;
  wire id_16 = id_14, id_17;
  assign id_11 = 1;
  module_0(
      id_6, id_17, id_14, id_5, id_10, id_4, id_14, id_13, id_17, id_16, id_9, id_9, id_11
  );
  assign id_1 = id_15;
  wire id_18, id_19, id_20;
endmodule
