
traffic_light_assignment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004968  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08004a74  08004a74  00005a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b40  08004b40  00006098  2**0
                  CONTENTS
  4 .ARM          00000008  08004b40  08004b40  00005b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004b48  08004b48  00006098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b48  08004b48  00005b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004b4c  08004b4c  00005b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20000000  08004b50  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000428  20000098  08004be8  00006098  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004c0  08004be8  000064c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f889  00000000  00000000  000060c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002686  00000000  00000000  0001594a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001090  00000000  00000000  00017fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cf2  00000000  00000000  00019060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019882  00000000  00000000  00019d52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015721  00000000  00000000  000335d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d4e5  00000000  00000000  00048cf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  000d61da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048e4  00000000  00000000  000d6260  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000dab44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000098 	.word	0x20000098
 8000128:	00000000 	.word	0x00000000
 800012c:	08004a5c 	.word	0x08004a5c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000009c 	.word	0x2000009c
 8000148:	08004a5c 	.word	0x08004a5c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <buttonReading>:
static GPIO_PinState buttonDebounce2[BUTTON_NUMBER];

static uint8_t buttonFlags[BUTTON_NUMBER];
static int16_t buttonCounters[BUTTON_NUMBER];

void buttonReading(void) {
 800015c:	b590      	push	{r4, r7, lr}
 800015e:	b083      	sub	sp, #12
 8000160:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < BUTTON_NUMBER; i ++) {
 8000162:	2300      	movs	r3, #0
 8000164:	71fb      	strb	r3, [r7, #7]
 8000166:	e06b      	b.n	8000240 <buttonReading+0xe4>
		buttonDebounce2[i] = buttonDebounce1[i];
 8000168:	79fa      	ldrb	r2, [r7, #7]
 800016a:	79fb      	ldrb	r3, [r7, #7]
 800016c:	4938      	ldr	r1, [pc, #224]	@ (8000250 <buttonReading+0xf4>)
 800016e:	5c89      	ldrb	r1, [r1, r2]
 8000170:	4a38      	ldr	r2, [pc, #224]	@ (8000254 <buttonReading+0xf8>)
 8000172:	54d1      	strb	r1, [r2, r3]
		buttonDebounce1[i] = buttonDebounce0[i];
 8000174:	79fa      	ldrb	r2, [r7, #7]
 8000176:	79fb      	ldrb	r3, [r7, #7]
 8000178:	4937      	ldr	r1, [pc, #220]	@ (8000258 <buttonReading+0xfc>)
 800017a:	5c89      	ldrb	r1, [r1, r2]
 800017c:	4a34      	ldr	r2, [pc, #208]	@ (8000250 <buttonReading+0xf4>)
 800017e:	54d1      	strb	r1, [r2, r3]
		buttonDebounce0[i] = HAL_GPIO_ReadPin(buttonPorts[i], buttonPins[i]);
 8000180:	79fb      	ldrb	r3, [r7, #7]
 8000182:	4a36      	ldr	r2, [pc, #216]	@ (800025c <buttonReading+0x100>)
 8000184:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000188:	79fb      	ldrb	r3, [r7, #7]
 800018a:	4935      	ldr	r1, [pc, #212]	@ (8000260 <buttonReading+0x104>)
 800018c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000190:	79fc      	ldrb	r4, [r7, #7]
 8000192:	4619      	mov	r1, r3
 8000194:	4610      	mov	r0, r2
 8000196:	f002 f9cb 	bl	8002530 <HAL_GPIO_ReadPin>
 800019a:	4603      	mov	r3, r0
 800019c:	461a      	mov	r2, r3
 800019e:	4b2e      	ldr	r3, [pc, #184]	@ (8000258 <buttonReading+0xfc>)
 80001a0:	551a      	strb	r2, [r3, r4]
		if ((buttonDebounce0[i] == buttonDebounce1[i]) && (buttonDebounce0[i] == buttonDebounce2[i])) {
 80001a2:	79fb      	ldrb	r3, [r7, #7]
 80001a4:	4a2c      	ldr	r2, [pc, #176]	@ (8000258 <buttonReading+0xfc>)
 80001a6:	5cd2      	ldrb	r2, [r2, r3]
 80001a8:	79fb      	ldrb	r3, [r7, #7]
 80001aa:	4929      	ldr	r1, [pc, #164]	@ (8000250 <buttonReading+0xf4>)
 80001ac:	5ccb      	ldrb	r3, [r1, r3]
 80001ae:	429a      	cmp	r2, r3
 80001b0:	d143      	bne.n	800023a <buttonReading+0xde>
 80001b2:	79fb      	ldrb	r3, [r7, #7]
 80001b4:	4a28      	ldr	r2, [pc, #160]	@ (8000258 <buttonReading+0xfc>)
 80001b6:	5cd2      	ldrb	r2, [r2, r3]
 80001b8:	79fb      	ldrb	r3, [r7, #7]
 80001ba:	4926      	ldr	r1, [pc, #152]	@ (8000254 <buttonReading+0xf8>)
 80001bc:	5ccb      	ldrb	r3, [r1, r3]
 80001be:	429a      	cmp	r2, r3
 80001c0:	d13b      	bne.n	800023a <buttonReading+0xde>
			if (buttonStates[i] != buttonDebounce0[i]) {
 80001c2:	79fb      	ldrb	r3, [r7, #7]
 80001c4:	4a27      	ldr	r2, [pc, #156]	@ (8000264 <buttonReading+0x108>)
 80001c6:	5cd2      	ldrb	r2, [r2, r3]
 80001c8:	79fb      	ldrb	r3, [r7, #7]
 80001ca:	4923      	ldr	r1, [pc, #140]	@ (8000258 <buttonReading+0xfc>)
 80001cc:	5ccb      	ldrb	r3, [r1, r3]
 80001ce:	429a      	cmp	r2, r3
 80001d0:	d014      	beq.n	80001fc <buttonReading+0xa0>
				buttonStates[i] = buttonDebounce0[i];
 80001d2:	79fa      	ldrb	r2, [r7, #7]
 80001d4:	79fb      	ldrb	r3, [r7, #7]
 80001d6:	4920      	ldr	r1, [pc, #128]	@ (8000258 <buttonReading+0xfc>)
 80001d8:	5c89      	ldrb	r1, [r1, r2]
 80001da:	4a22      	ldr	r2, [pc, #136]	@ (8000264 <buttonReading+0x108>)
 80001dc:	54d1      	strb	r1, [r2, r3]
				if (buttonStates[i] == BUTTON_PRESSED) {
 80001de:	79fb      	ldrb	r3, [r7, #7]
 80001e0:	4a20      	ldr	r2, [pc, #128]	@ (8000264 <buttonReading+0x108>)
 80001e2:	5cd3      	ldrb	r3, [r2, r3]
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d128      	bne.n	800023a <buttonReading+0xde>
					buttonFlags[i] = 1;
 80001e8:	79fb      	ldrb	r3, [r7, #7]
 80001ea:	4a1f      	ldr	r2, [pc, #124]	@ (8000268 <buttonReading+0x10c>)
 80001ec:	2101      	movs	r1, #1
 80001ee:	54d1      	strb	r1, [r2, r3]
					buttonCounters[i] = BUTTON_PRESSED_DURATION / TIMER_TICK;
 80001f0:	79fb      	ldrb	r3, [r7, #7]
 80001f2:	4a1e      	ldr	r2, [pc, #120]	@ (800026c <buttonReading+0x110>)
 80001f4:	21c8      	movs	r1, #200	@ 0xc8
 80001f6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80001fa:	e01e      	b.n	800023a <buttonReading+0xde>
				}
			}
			else {
				if (buttonStates[i] == BUTTON_PRESSED) {
 80001fc:	79fb      	ldrb	r3, [r7, #7]
 80001fe:	4a19      	ldr	r2, [pc, #100]	@ (8000264 <buttonReading+0x108>)
 8000200:	5cd3      	ldrb	r3, [r2, r3]
 8000202:	2b00      	cmp	r3, #0
 8000204:	d119      	bne.n	800023a <buttonReading+0xde>
					buttonCounters[i] --;
 8000206:	79fb      	ldrb	r3, [r7, #7]
 8000208:	4a18      	ldr	r2, [pc, #96]	@ (800026c <buttonReading+0x110>)
 800020a:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 800020e:	b292      	uxth	r2, r2
 8000210:	3a01      	subs	r2, #1
 8000212:	b292      	uxth	r2, r2
 8000214:	b211      	sxth	r1, r2
 8000216:	4a15      	ldr	r2, [pc, #84]	@ (800026c <buttonReading+0x110>)
 8000218:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					if (buttonCounters[i] <= 0) {
 800021c:	79fb      	ldrb	r3, [r7, #7]
 800021e:	4a13      	ldr	r2, [pc, #76]	@ (800026c <buttonReading+0x110>)
 8000220:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000224:	2b00      	cmp	r3, #0
 8000226:	dc08      	bgt.n	800023a <buttonReading+0xde>
						buttonFlags[i] = 1;
 8000228:	79fb      	ldrb	r3, [r7, #7]
 800022a:	4a0f      	ldr	r2, [pc, #60]	@ (8000268 <buttonReading+0x10c>)
 800022c:	2101      	movs	r1, #1
 800022e:	54d1      	strb	r1, [r2, r3]
						buttonCounters[i] = BUTTON_HOLDING_DURATION / TIMER_TICK;
 8000230:	79fb      	ldrb	r3, [r7, #7]
 8000232:	4a0e      	ldr	r2, [pc, #56]	@ (800026c <buttonReading+0x110>)
 8000234:	2114      	movs	r1, #20
 8000236:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (uint8_t i = 0; i < BUTTON_NUMBER; i ++) {
 800023a:	79fb      	ldrb	r3, [r7, #7]
 800023c:	3301      	adds	r3, #1
 800023e:	71fb      	strb	r3, [r7, #7]
 8000240:	79fb      	ldrb	r3, [r7, #7]
 8000242:	2b03      	cmp	r3, #3
 8000244:	d990      	bls.n	8000168 <buttonReading+0xc>
					}
				}
			}
		}
	}
}
 8000246:	bf00      	nop
 8000248:	bf00      	nop
 800024a:	370c      	adds	r7, #12
 800024c:	46bd      	mov	sp, r7
 800024e:	bd90      	pop	{r4, r7, pc}
 8000250:	200000bc 	.word	0x200000bc
 8000254:	200000c0 	.word	0x200000c0
 8000258:	200000b8 	.word	0x200000b8
 800025c:	20000000 	.word	0x20000000
 8000260:	20000010 	.word	0x20000010
 8000264:	200000b4 	.word	0x200000b4
 8000268:	200000c4 	.word	0x200000c4
 800026c:	200000c8 	.word	0x200000c8

08000270 <buttonPressed>:

unsigned char buttonPressed(uint8_t index) {
 8000270:	b480      	push	{r7}
 8000272:	b083      	sub	sp, #12
 8000274:	af00      	add	r7, sp, #0
 8000276:	4603      	mov	r3, r0
 8000278:	71fb      	strb	r3, [r7, #7]
	if (index < 0 || index >= BUTTON_NUMBER) return 0;
 800027a:	79fb      	ldrb	r3, [r7, #7]
 800027c:	2b03      	cmp	r3, #3
 800027e:	d901      	bls.n	8000284 <buttonPressed+0x14>
 8000280:	2300      	movs	r3, #0
 8000282:	e00b      	b.n	800029c <buttonPressed+0x2c>
	if (buttonFlags[index] == 1) {
 8000284:	79fb      	ldrb	r3, [r7, #7]
 8000286:	4a08      	ldr	r2, [pc, #32]	@ (80002a8 <buttonPressed+0x38>)
 8000288:	5cd3      	ldrb	r3, [r2, r3]
 800028a:	2b01      	cmp	r3, #1
 800028c:	d105      	bne.n	800029a <buttonPressed+0x2a>
		buttonFlags[index] = 0;
 800028e:	79fb      	ldrb	r3, [r7, #7]
 8000290:	4a05      	ldr	r2, [pc, #20]	@ (80002a8 <buttonPressed+0x38>)
 8000292:	2100      	movs	r1, #0
 8000294:	54d1      	strb	r1, [r2, r3]
		return 1;
 8000296:	2301      	movs	r3, #1
 8000298:	e000      	b.n	800029c <buttonPressed+0x2c>
	}
	return 0;
 800029a:	2300      	movs	r3, #0
}
 800029c:	4618      	mov	r0, r3
 800029e:	370c      	adds	r7, #12
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bc80      	pop	{r7}
 80002a4:	4770      	bx	lr
 80002a6:	bf00      	nop
 80002a8:	200000c4 	.word	0x200000c4

080002ac <counterRun>:
 *      Author: DELL
 */

#include "counter.h"

void counterRun(void) {
 80002ac:	b480      	push	{r7}
 80002ae:	af00      	add	r7, sp, #0
	if (trafficCounters[0] > TIMER_TICK) {
 80002b0:	4b0e      	ldr	r3, [pc, #56]	@ (80002ec <counterRun+0x40>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	2b0a      	cmp	r3, #10
 80002b6:	d905      	bls.n	80002c4 <counterRun+0x18>
		trafficCounters[0] -= TIMER_TICK;
 80002b8:	4b0c      	ldr	r3, [pc, #48]	@ (80002ec <counterRun+0x40>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	3b0a      	subs	r3, #10
 80002be:	4a0b      	ldr	r2, [pc, #44]	@ (80002ec <counterRun+0x40>)
 80002c0:	6013      	str	r3, [r2, #0]
 80002c2:	e002      	b.n	80002ca <counterRun+0x1e>
	}
	else {
		trafficCounters[0] = 0;
 80002c4:	4b09      	ldr	r3, [pc, #36]	@ (80002ec <counterRun+0x40>)
 80002c6:	2200      	movs	r2, #0
 80002c8:	601a      	str	r2, [r3, #0]
	}
	if (trafficCounters[1] > TIMER_TICK) {
 80002ca:	4b08      	ldr	r3, [pc, #32]	@ (80002ec <counterRun+0x40>)
 80002cc:	685b      	ldr	r3, [r3, #4]
 80002ce:	2b0a      	cmp	r3, #10
 80002d0:	d905      	bls.n	80002de <counterRun+0x32>
		trafficCounters[1] -= TIMER_TICK;
 80002d2:	4b06      	ldr	r3, [pc, #24]	@ (80002ec <counterRun+0x40>)
 80002d4:	685b      	ldr	r3, [r3, #4]
 80002d6:	3b0a      	subs	r3, #10
 80002d8:	4a04      	ldr	r2, [pc, #16]	@ (80002ec <counterRun+0x40>)
 80002da:	6053      	str	r3, [r2, #4]
	}
	else {
		trafficCounters[1] = 0;
	}
}
 80002dc:	e002      	b.n	80002e4 <counterRun+0x38>
		trafficCounters[1] = 0;
 80002de:	4b03      	ldr	r3, [pc, #12]	@ (80002ec <counterRun+0x40>)
 80002e0:	2200      	movs	r2, #0
 80002e2:	605a      	str	r2, [r3, #4]
}
 80002e4:	bf00      	nop
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bc80      	pop	{r7}
 80002ea:	4770      	bx	lr
 80002ec:	2000036c 	.word	0x2000036c

080002f0 <counterReset>:

void counterReset(void) {
 80002f0:	b480      	push	{r7}
 80002f2:	af00      	add	r7, sp, #0
	trafficCounters[0] = 0;
 80002f4:	4b04      	ldr	r3, [pc, #16]	@ (8000308 <counterReset+0x18>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	601a      	str	r2, [r3, #0]
	trafficCounters[1] = 0;
 80002fa:	4b03      	ldr	r3, [pc, #12]	@ (8000308 <counterReset+0x18>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	605a      	str	r2, [r3, #4]
}
 8000300:	bf00      	nop
 8000302:	46bd      	mov	sp, r7
 8000304:	bc80      	pop	{r7}
 8000306:	4770      	bx	lr
 8000308:	2000036c 	.word	0x2000036c

0800030c <fsmAutoStop>:
static uint8_t fsmIDs[FSM_TASK] = {};
static uint8_t fsmAutoIDs[FSM_AUTO_TASK] = {};
static uint8_t fsmManualIDs[FSM_MANUAL_TASK] = {};
static uint8_t fsmTunningIDs[FSM_TUNNING_TASK] = {};

void fsmAutoStop(void) {
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
	SCH_AddTask(counterReset, 0, 0);
 8000310:	2200      	movs	r2, #0
 8000312:	2100      	movs	r1, #0
 8000314:	4802      	ldr	r0, [pc, #8]	@ (8000320 <fsmAutoStop+0x14>)
 8000316:	f001 f8df 	bl	80014d8 <SCH_AddTask>
}
 800031a:	bf00      	nop
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	080002f1 	.word	0x080002f1

08000324 <fsmAutoProcessing>:

/*
 * For pedestrian mode if needed
 * */
void fsmAutoProcessing(void) {
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
	return;
 8000328:	bf00      	nop
}
 800032a:	46bd      	mov	sp, r7
 800032c:	bc80      	pop	{r7}
 800032e:	4770      	bx	lr

08000330 <fsmAuto>:

void fsmAuto(void) {
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0
	fsmAutoIDs[0] = SCH_AddTask(fsmAutoProcessing, 10, TIMER_TICK);
 8000334:	220a      	movs	r2, #10
 8000336:	210a      	movs	r1, #10
 8000338:	4845      	ldr	r0, [pc, #276]	@ (8000450 <fsmAuto+0x120>)
 800033a:	f001 f8cd 	bl	80014d8 <SCH_AddTask>
 800033e:	4603      	mov	r3, r0
 8000340:	461a      	mov	r2, r3
 8000342:	4b44      	ldr	r3, [pc, #272]	@ (8000454 <fsmAuto+0x124>)
 8000344:	701a      	strb	r2, [r3, #0]
	fsmAutoIDs[1] = SCH_AddTask(counterRun, 0, TIMER_TICK);
 8000346:	220a      	movs	r2, #10
 8000348:	2100      	movs	r1, #0
 800034a:	4843      	ldr	r0, [pc, #268]	@ (8000458 <fsmAuto+0x128>)
 800034c:	f001 f8c4 	bl	80014d8 <SCH_AddTask>
 8000350:	4603      	mov	r3, r0
 8000352:	461a      	mov	r2, r3
 8000354:	4b3f      	ldr	r3, [pc, #252]	@ (8000454 <fsmAuto+0x124>)
 8000356:	705a      	strb	r2, [r3, #1]
//	fsmAutoIDs[2] = SCH_AddTask(lcd_auto_display, 0, 1000);
	fsmAutoIDs[2] = SCH_AddTask(traffic0Red, 0, trafficRedDuration + trafficYellowDuration + trafficGreenDuration);
 8000358:	4b40      	ldr	r3, [pc, #256]	@ (800045c <fsmAuto+0x12c>)
 800035a:	681a      	ldr	r2, [r3, #0]
 800035c:	4b40      	ldr	r3, [pc, #256]	@ (8000460 <fsmAuto+0x130>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	441a      	add	r2, r3
 8000362:	4b40      	ldr	r3, [pc, #256]	@ (8000464 <fsmAuto+0x134>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	4413      	add	r3, r2
 8000368:	461a      	mov	r2, r3
 800036a:	2100      	movs	r1, #0
 800036c:	483e      	ldr	r0, [pc, #248]	@ (8000468 <fsmAuto+0x138>)
 800036e:	f001 f8b3 	bl	80014d8 <SCH_AddTask>
 8000372:	4603      	mov	r3, r0
 8000374:	461a      	mov	r2, r3
 8000376:	4b37      	ldr	r3, [pc, #220]	@ (8000454 <fsmAuto+0x124>)
 8000378:	709a      	strb	r2, [r3, #2]
	fsmAutoIDs[3] = SCH_AddTask(traffic0Green, trafficRedDuration, trafficRedDuration + trafficYellowDuration + trafficGreenDuration);
 800037a:	4b38      	ldr	r3, [pc, #224]	@ (800045c <fsmAuto+0x12c>)
 800037c:	6819      	ldr	r1, [r3, #0]
 800037e:	4b37      	ldr	r3, [pc, #220]	@ (800045c <fsmAuto+0x12c>)
 8000380:	681a      	ldr	r2, [r3, #0]
 8000382:	4b37      	ldr	r3, [pc, #220]	@ (8000460 <fsmAuto+0x130>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	441a      	add	r2, r3
 8000388:	4b36      	ldr	r3, [pc, #216]	@ (8000464 <fsmAuto+0x134>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	4413      	add	r3, r2
 800038e:	461a      	mov	r2, r3
 8000390:	4836      	ldr	r0, [pc, #216]	@ (800046c <fsmAuto+0x13c>)
 8000392:	f001 f8a1 	bl	80014d8 <SCH_AddTask>
 8000396:	4603      	mov	r3, r0
 8000398:	461a      	mov	r2, r3
 800039a:	4b2e      	ldr	r3, [pc, #184]	@ (8000454 <fsmAuto+0x124>)
 800039c:	70da      	strb	r2, [r3, #3]
	fsmAutoIDs[4] = SCH_AddTask(traffic0Yellow, trafficRedDuration + trafficGreenDuration, trafficRedDuration + trafficYellowDuration + trafficGreenDuration);
 800039e:	4b2f      	ldr	r3, [pc, #188]	@ (800045c <fsmAuto+0x12c>)
 80003a0:	681a      	ldr	r2, [r3, #0]
 80003a2:	4b30      	ldr	r3, [pc, #192]	@ (8000464 <fsmAuto+0x134>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	18d1      	adds	r1, r2, r3
 80003a8:	4b2c      	ldr	r3, [pc, #176]	@ (800045c <fsmAuto+0x12c>)
 80003aa:	681a      	ldr	r2, [r3, #0]
 80003ac:	4b2c      	ldr	r3, [pc, #176]	@ (8000460 <fsmAuto+0x130>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	441a      	add	r2, r3
 80003b2:	4b2c      	ldr	r3, [pc, #176]	@ (8000464 <fsmAuto+0x134>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	4413      	add	r3, r2
 80003b8:	461a      	mov	r2, r3
 80003ba:	482d      	ldr	r0, [pc, #180]	@ (8000470 <fsmAuto+0x140>)
 80003bc:	f001 f88c 	bl	80014d8 <SCH_AddTask>
 80003c0:	4603      	mov	r3, r0
 80003c2:	461a      	mov	r2, r3
 80003c4:	4b23      	ldr	r3, [pc, #140]	@ (8000454 <fsmAuto+0x124>)
 80003c6:	711a      	strb	r2, [r3, #4]
	fsmAutoIDs[5] = SCH_AddTask(traffic1Green, 0, trafficRedDuration + trafficYellowDuration + trafficGreenDuration);
 80003c8:	4b24      	ldr	r3, [pc, #144]	@ (800045c <fsmAuto+0x12c>)
 80003ca:	681a      	ldr	r2, [r3, #0]
 80003cc:	4b24      	ldr	r3, [pc, #144]	@ (8000460 <fsmAuto+0x130>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	441a      	add	r2, r3
 80003d2:	4b24      	ldr	r3, [pc, #144]	@ (8000464 <fsmAuto+0x134>)
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	4413      	add	r3, r2
 80003d8:	461a      	mov	r2, r3
 80003da:	2100      	movs	r1, #0
 80003dc:	4825      	ldr	r0, [pc, #148]	@ (8000474 <fsmAuto+0x144>)
 80003de:	f001 f87b 	bl	80014d8 <SCH_AddTask>
 80003e2:	4603      	mov	r3, r0
 80003e4:	461a      	mov	r2, r3
 80003e6:	4b1b      	ldr	r3, [pc, #108]	@ (8000454 <fsmAuto+0x124>)
 80003e8:	715a      	strb	r2, [r3, #5]
	fsmAutoIDs[6] = SCH_AddTask(traffic1Yellow, trafficGreenDuration, trafficRedDuration + trafficYellowDuration + trafficGreenDuration);
 80003ea:	4b1e      	ldr	r3, [pc, #120]	@ (8000464 <fsmAuto+0x134>)
 80003ec:	6819      	ldr	r1, [r3, #0]
 80003ee:	4b1b      	ldr	r3, [pc, #108]	@ (800045c <fsmAuto+0x12c>)
 80003f0:	681a      	ldr	r2, [r3, #0]
 80003f2:	4b1b      	ldr	r3, [pc, #108]	@ (8000460 <fsmAuto+0x130>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	441a      	add	r2, r3
 80003f8:	4b1a      	ldr	r3, [pc, #104]	@ (8000464 <fsmAuto+0x134>)
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	4413      	add	r3, r2
 80003fe:	461a      	mov	r2, r3
 8000400:	481d      	ldr	r0, [pc, #116]	@ (8000478 <fsmAuto+0x148>)
 8000402:	f001 f869 	bl	80014d8 <SCH_AddTask>
 8000406:	4603      	mov	r3, r0
 8000408:	461a      	mov	r2, r3
 800040a:	4b12      	ldr	r3, [pc, #72]	@ (8000454 <fsmAuto+0x124>)
 800040c:	719a      	strb	r2, [r3, #6]
	fsmAutoIDs[7] = SCH_AddTask(traffic1Red, trafficGreenDuration + trafficYellowDuration, trafficRedDuration + trafficYellowDuration + trafficGreenDuration);
 800040e:	4b15      	ldr	r3, [pc, #84]	@ (8000464 <fsmAuto+0x134>)
 8000410:	681a      	ldr	r2, [r3, #0]
 8000412:	4b13      	ldr	r3, [pc, #76]	@ (8000460 <fsmAuto+0x130>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	18d1      	adds	r1, r2, r3
 8000418:	4b10      	ldr	r3, [pc, #64]	@ (800045c <fsmAuto+0x12c>)
 800041a:	681a      	ldr	r2, [r3, #0]
 800041c:	4b10      	ldr	r3, [pc, #64]	@ (8000460 <fsmAuto+0x130>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	441a      	add	r2, r3
 8000422:	4b10      	ldr	r3, [pc, #64]	@ (8000464 <fsmAuto+0x134>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	4413      	add	r3, r2
 8000428:	461a      	mov	r2, r3
 800042a:	4814      	ldr	r0, [pc, #80]	@ (800047c <fsmAuto+0x14c>)
 800042c:	f001 f854 	bl	80014d8 <SCH_AddTask>
 8000430:	4603      	mov	r3, r0
 8000432:	461a      	mov	r2, r3
 8000434:	4b07      	ldr	r3, [pc, #28]	@ (8000454 <fsmAuto+0x124>)
 8000436:	71da      	strb	r2, [r3, #7]
	fsmAutoIDs[8] = SCH_AddTask(lcd_auto_display, 0, 1000);
 8000438:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800043c:	2100      	movs	r1, #0
 800043e:	4810      	ldr	r0, [pc, #64]	@ (8000480 <fsmAuto+0x150>)
 8000440:	f001 f84a 	bl	80014d8 <SCH_AddTask>
 8000444:	4603      	mov	r3, r0
 8000446:	461a      	mov	r2, r3
 8000448:	4b02      	ldr	r3, [pc, #8]	@ (8000454 <fsmAuto+0x124>)
 800044a:	721a      	strb	r2, [r3, #8]
}
 800044c:	bf00      	nop
 800044e:	bd80      	pop	{r7, pc}
 8000450:	08000325 	.word	0x08000325
 8000454:	200000d8 	.word	0x200000d8
 8000458:	080002ad 	.word	0x080002ad
 800045c:	20000034 	.word	0x20000034
 8000460:	2000003c 	.word	0x2000003c
 8000464:	20000038 	.word	0x20000038
 8000468:	08001e45 	.word	0x08001e45
 800046c:	08001e55 	.word	0x08001e55
 8000470:	08001e65 	.word	0x08001e65
 8000474:	08001e95 	.word	0x08001e95
 8000478:	08001ea5 	.word	0x08001ea5
 800047c:	08001e85 	.word	0x08001e85
 8000480:	08000d29 	.word	0x08000d29

08000484 <fsmManualStop>:

void fsmManualStop(void) {
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
	SCH_AddTask(traffic0Off, 0, 0);
 8000488:	2200      	movs	r2, #0
 800048a:	2100      	movs	r1, #0
 800048c:	4804      	ldr	r0, [pc, #16]	@ (80004a0 <fsmManualStop+0x1c>)
 800048e:	f001 f823 	bl	80014d8 <SCH_AddTask>
	SCH_AddTask(traffic1Off, 0, 0);
 8000492:	2200      	movs	r2, #0
 8000494:	2100      	movs	r1, #0
 8000496:	4803      	ldr	r0, [pc, #12]	@ (80004a4 <fsmManualStop+0x20>)
 8000498:	f001 f81e 	bl	80014d8 <SCH_AddTask>
}
 800049c:	bf00      	nop
 800049e:	bd80      	pop	{r7, pc}
 80004a0:	08001e35 	.word	0x08001e35
 80004a4:	08001e75 	.word	0x08001e75

080004a8 <fsmManualProcessing>:

void fsmManualProcessing(void) {
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
	if (buttonPressed(1)) {
 80004ac:	2001      	movs	r0, #1
 80004ae:	f7ff fedf 	bl	8000270 <buttonPressed>
 80004b2:	4603      	mov	r3, r0
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d01d      	beq.n	80004f4 <fsmManualProcessing+0x4c>
		switch (trafficStates[0]) {
 80004b8:	4b21      	ldr	r3, [pc, #132]	@ (8000540 <fsmManualProcessing+0x98>)
 80004ba:	781b      	ldrb	r3, [r3, #0]
 80004bc:	2b03      	cmp	r3, #3
 80004be:	d012      	beq.n	80004e6 <fsmManualProcessing+0x3e>
 80004c0:	2b03      	cmp	r3, #3
 80004c2:	dc16      	bgt.n	80004f2 <fsmManualProcessing+0x4a>
 80004c4:	2b01      	cmp	r3, #1
 80004c6:	d002      	beq.n	80004ce <fsmManualProcessing+0x26>
 80004c8:	2b02      	cmp	r3, #2
 80004ca:	d006      	beq.n	80004da <fsmManualProcessing+0x32>
			break;
		case TRAFFIC_YELLOW:
			SCH_AddTask(traffic0Red, 0, 0);
			break;
		default:
			break;
 80004cc:	e011      	b.n	80004f2 <fsmManualProcessing+0x4a>
			SCH_AddTask(traffic0Green, 0, 0);
 80004ce:	2200      	movs	r2, #0
 80004d0:	2100      	movs	r1, #0
 80004d2:	481c      	ldr	r0, [pc, #112]	@ (8000544 <fsmManualProcessing+0x9c>)
 80004d4:	f001 f800 	bl	80014d8 <SCH_AddTask>
			break;
 80004d8:	e00c      	b.n	80004f4 <fsmManualProcessing+0x4c>
			SCH_AddTask(traffic0Yellow, 0, 0);
 80004da:	2200      	movs	r2, #0
 80004dc:	2100      	movs	r1, #0
 80004de:	481a      	ldr	r0, [pc, #104]	@ (8000548 <fsmManualProcessing+0xa0>)
 80004e0:	f000 fffa 	bl	80014d8 <SCH_AddTask>
			break;
 80004e4:	e006      	b.n	80004f4 <fsmManualProcessing+0x4c>
			SCH_AddTask(traffic0Red, 0, 0);
 80004e6:	2200      	movs	r2, #0
 80004e8:	2100      	movs	r1, #0
 80004ea:	4818      	ldr	r0, [pc, #96]	@ (800054c <fsmManualProcessing+0xa4>)
 80004ec:	f000 fff4 	bl	80014d8 <SCH_AddTask>
			break;
 80004f0:	e000      	b.n	80004f4 <fsmManualProcessing+0x4c>
			break;
 80004f2:	bf00      	nop
		}
	}
	if (buttonPressed(2)) {
 80004f4:	2002      	movs	r0, #2
 80004f6:	f7ff febb 	bl	8000270 <buttonPressed>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d01d      	beq.n	800053c <fsmManualProcessing+0x94>
		switch (trafficStates[1]) {
 8000500:	4b0f      	ldr	r3, [pc, #60]	@ (8000540 <fsmManualProcessing+0x98>)
 8000502:	785b      	ldrb	r3, [r3, #1]
 8000504:	2b03      	cmp	r3, #3
 8000506:	d012      	beq.n	800052e <fsmManualProcessing+0x86>
 8000508:	2b03      	cmp	r3, #3
 800050a:	dc16      	bgt.n	800053a <fsmManualProcessing+0x92>
 800050c:	2b01      	cmp	r3, #1
 800050e:	d002      	beq.n	8000516 <fsmManualProcessing+0x6e>
 8000510:	2b02      	cmp	r3, #2
 8000512:	d006      	beq.n	8000522 <fsmManualProcessing+0x7a>
			break;
		case TRAFFIC_YELLOW:
			SCH_AddTask(traffic1Red, 0, 0);
			break;
		default:
			break;
 8000514:	e011      	b.n	800053a <fsmManualProcessing+0x92>
			SCH_AddTask(traffic1Green, 0, 0);
 8000516:	2200      	movs	r2, #0
 8000518:	2100      	movs	r1, #0
 800051a:	480d      	ldr	r0, [pc, #52]	@ (8000550 <fsmManualProcessing+0xa8>)
 800051c:	f000 ffdc 	bl	80014d8 <SCH_AddTask>
			break;
 8000520:	e00c      	b.n	800053c <fsmManualProcessing+0x94>
			SCH_AddTask(traffic1Yellow, 0, 0);
 8000522:	2200      	movs	r2, #0
 8000524:	2100      	movs	r1, #0
 8000526:	480b      	ldr	r0, [pc, #44]	@ (8000554 <fsmManualProcessing+0xac>)
 8000528:	f000 ffd6 	bl	80014d8 <SCH_AddTask>
			break;
 800052c:	e006      	b.n	800053c <fsmManualProcessing+0x94>
			SCH_AddTask(traffic1Red, 0, 0);
 800052e:	2200      	movs	r2, #0
 8000530:	2100      	movs	r1, #0
 8000532:	4809      	ldr	r0, [pc, #36]	@ (8000558 <fsmManualProcessing+0xb0>)
 8000534:	f000 ffd0 	bl	80014d8 <SCH_AddTask>
			break;
 8000538:	e000      	b.n	800053c <fsmManualProcessing+0x94>
			break;
 800053a:	bf00      	nop
		}
	}
}
 800053c:	bf00      	nop
 800053e:	bd80      	pop	{r7, pc}
 8000540:	20000368 	.word	0x20000368
 8000544:	08001e55 	.word	0x08001e55
 8000548:	08001e65 	.word	0x08001e65
 800054c:	08001e45 	.word	0x08001e45
 8000550:	08001e95 	.word	0x08001e95
 8000554:	08001ea5 	.word	0x08001ea5
 8000558:	08001e85 	.word	0x08001e85

0800055c <fsmManual>:

void fsmManual(void) {
 800055c:	b580      	push	{r7, lr}
 800055e:	af00      	add	r7, sp, #0
	fsmManualIDs[0] = SCH_AddTask(fsmManualProcessing, 10, TIMER_TICK);
 8000560:	220a      	movs	r2, #10
 8000562:	210a      	movs	r1, #10
 8000564:	480b      	ldr	r0, [pc, #44]	@ (8000594 <fsmManual+0x38>)
 8000566:	f000 ffb7 	bl	80014d8 <SCH_AddTask>
 800056a:	4603      	mov	r3, r0
 800056c:	461a      	mov	r2, r3
 800056e:	4b0a      	ldr	r3, [pc, #40]	@ (8000598 <fsmManual+0x3c>)
 8000570:	701a      	strb	r2, [r3, #0]
	// Initialize for Manual Mode
	SCH_AddTask(traffic0Red, 0, 0);
 8000572:	2200      	movs	r2, #0
 8000574:	2100      	movs	r1, #0
 8000576:	4809      	ldr	r0, [pc, #36]	@ (800059c <fsmManual+0x40>)
 8000578:	f000 ffae 	bl	80014d8 <SCH_AddTask>
	SCH_AddTask(traffic1Green, 0, 0);
 800057c:	2200      	movs	r2, #0
 800057e:	2100      	movs	r1, #0
 8000580:	4807      	ldr	r0, [pc, #28]	@ (80005a0 <fsmManual+0x44>)
 8000582:	f000 ffa9 	bl	80014d8 <SCH_AddTask>
	SCH_AddTask(lcd_manual_display, 0, 0);
 8000586:	2200      	movs	r2, #0
 8000588:	2100      	movs	r1, #0
 800058a:	4806      	ldr	r0, [pc, #24]	@ (80005a4 <fsmManual+0x48>)
 800058c:	f000 ffa4 	bl	80014d8 <SCH_AddTask>
}
 8000590:	bf00      	nop
 8000592:	bd80      	pop	{r7, pc}
 8000594:	080004a9 	.word	0x080004a9
 8000598:	200000e4 	.word	0x200000e4
 800059c:	08001e45 	.word	0x08001e45
 80005a0:	08001e95 	.word	0x08001e95
 80005a4:	08000d95 	.word	0x08000d95

080005a8 <fsmTunningStop>:

void fsmTunningStop(void) {
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
	return;
 80005ac:	bf00      	nop
}
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bc80      	pop	{r7}
 80005b2:	4770      	bx	lr

080005b4 <fsmTunningProcessing>:

void fsmTunningProcessing(void) {
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
		if (buttonPressed(1)) {
 80005b8:	2001      	movs	r0, #1
 80005ba:	f7ff fe59 	bl	8000270 <buttonPressed>
 80005be:	4603      	mov	r3, r0
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	f000 80ba 	beq.w	800073a <fsmTunningProcessing+0x186>
			SCH_DeleteTask(fsmTunningIDs[1]);
 80005c6:	4bad      	ldr	r3, [pc, #692]	@ (800087c <fsmTunningProcessing+0x2c8>)
 80005c8:	785b      	ldrb	r3, [r3, #1]
 80005ca:	4618      	mov	r0, r3
 80005cc:	f001 f88a 	bl	80016e4 <SCH_DeleteTask>
			SCH_DeleteTask(fsmTunningIDs[2]);
 80005d0:	4baa      	ldr	r3, [pc, #680]	@ (800087c <fsmTunningProcessing+0x2c8>)
 80005d2:	789b      	ldrb	r3, [r3, #2]
 80005d4:	4618      	mov	r0, r3
 80005d6:	f001 f885 	bl	80016e4 <SCH_DeleteTask>
			SCH_DeleteTask(fsmTunningIDs[3]);
 80005da:	4ba8      	ldr	r3, [pc, #672]	@ (800087c <fsmTunningProcessing+0x2c8>)
 80005dc:	78db      	ldrb	r3, [r3, #3]
 80005de:	4618      	mov	r0, r3
 80005e0:	f001 f880 	bl	80016e4 <SCH_DeleteTask>
			SCH_DeleteTask(fsmTunningIDs[4]);
 80005e4:	4ba5      	ldr	r3, [pc, #660]	@ (800087c <fsmTunningProcessing+0x2c8>)
 80005e6:	791b      	ldrb	r3, [r3, #4]
 80005e8:	4618      	mov	r0, r3
 80005ea:	f001 f87b 	bl	80016e4 <SCH_DeleteTask>
			switch (fsmTunningState) {
 80005ee:	4ba4      	ldr	r3, [pc, #656]	@ (8000880 <fsmTunningProcessing+0x2cc>)
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	2b03      	cmp	r3, #3
 80005f4:	d06d      	beq.n	80006d2 <fsmTunningProcessing+0x11e>
 80005f6:	2b03      	cmp	r3, #3
 80005f8:	f300 809e 	bgt.w	8000738 <fsmTunningProcessing+0x184>
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	d002      	beq.n	8000606 <fsmTunningProcessing+0x52>
 8000600:	2b02      	cmp	r3, #2
 8000602:	d033      	beq.n	800066c <fsmTunningProcessing+0xb8>
					fsmTunningIDs[3] = SCH_AddTask(traffic0Off, 500, 1000);
					fsmTunningIDs[4] = SCH_AddTask(traffic1Off, 500, 1000);
					fsmTunningState = TRAFFIC_RED;
					break;
				default:
					break;
 8000604:	e098      	b.n	8000738 <fsmTunningProcessing+0x184>
					SCH_AddTask(lcd_tunning_green, 0, 0);
 8000606:	2200      	movs	r2, #0
 8000608:	2100      	movs	r1, #0
 800060a:	489e      	ldr	r0, [pc, #632]	@ (8000884 <fsmTunningProcessing+0x2d0>)
 800060c:	f000 ff64 	bl	80014d8 <SCH_AddTask>
					fsmTunningIDs[1] = SCH_AddTask(traffic0Green, 0, 1000);
 8000610:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000614:	2100      	movs	r1, #0
 8000616:	489c      	ldr	r0, [pc, #624]	@ (8000888 <fsmTunningProcessing+0x2d4>)
 8000618:	f000 ff5e 	bl	80014d8 <SCH_AddTask>
 800061c:	4603      	mov	r3, r0
 800061e:	461a      	mov	r2, r3
 8000620:	4b96      	ldr	r3, [pc, #600]	@ (800087c <fsmTunningProcessing+0x2c8>)
 8000622:	705a      	strb	r2, [r3, #1]
					fsmTunningIDs[2] = SCH_AddTask(traffic1Green, 0, 1000);
 8000624:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000628:	2100      	movs	r1, #0
 800062a:	4898      	ldr	r0, [pc, #608]	@ (800088c <fsmTunningProcessing+0x2d8>)
 800062c:	f000 ff54 	bl	80014d8 <SCH_AddTask>
 8000630:	4603      	mov	r3, r0
 8000632:	461a      	mov	r2, r3
 8000634:	4b91      	ldr	r3, [pc, #580]	@ (800087c <fsmTunningProcessing+0x2c8>)
 8000636:	709a      	strb	r2, [r3, #2]
					fsmTunningIDs[3] = SCH_AddTask(traffic0Off, 500, 1000);
 8000638:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800063c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000640:	4893      	ldr	r0, [pc, #588]	@ (8000890 <fsmTunningProcessing+0x2dc>)
 8000642:	f000 ff49 	bl	80014d8 <SCH_AddTask>
 8000646:	4603      	mov	r3, r0
 8000648:	461a      	mov	r2, r3
 800064a:	4b8c      	ldr	r3, [pc, #560]	@ (800087c <fsmTunningProcessing+0x2c8>)
 800064c:	70da      	strb	r2, [r3, #3]
					fsmTunningIDs[4] = SCH_AddTask(traffic1Off, 500, 1000);
 800064e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000652:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000656:	488f      	ldr	r0, [pc, #572]	@ (8000894 <fsmTunningProcessing+0x2e0>)
 8000658:	f000 ff3e 	bl	80014d8 <SCH_AddTask>
 800065c:	4603      	mov	r3, r0
 800065e:	461a      	mov	r2, r3
 8000660:	4b86      	ldr	r3, [pc, #536]	@ (800087c <fsmTunningProcessing+0x2c8>)
 8000662:	711a      	strb	r2, [r3, #4]
					fsmTunningState = TRAFFIC_GREEN;
 8000664:	4b86      	ldr	r3, [pc, #536]	@ (8000880 <fsmTunningProcessing+0x2cc>)
 8000666:	2202      	movs	r2, #2
 8000668:	701a      	strb	r2, [r3, #0]
					break;
 800066a:	e066      	b.n	800073a <fsmTunningProcessing+0x186>
					SCH_AddTask(lcd_tunning_yellow, 0, 0);
 800066c:	2200      	movs	r2, #0
 800066e:	2100      	movs	r1, #0
 8000670:	4889      	ldr	r0, [pc, #548]	@ (8000898 <fsmTunningProcessing+0x2e4>)
 8000672:	f000 ff31 	bl	80014d8 <SCH_AddTask>
					fsmTunningIDs[1] = SCH_AddTask(traffic0Yellow, 0, 1000);
 8000676:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800067a:	2100      	movs	r1, #0
 800067c:	4887      	ldr	r0, [pc, #540]	@ (800089c <fsmTunningProcessing+0x2e8>)
 800067e:	f000 ff2b 	bl	80014d8 <SCH_AddTask>
 8000682:	4603      	mov	r3, r0
 8000684:	461a      	mov	r2, r3
 8000686:	4b7d      	ldr	r3, [pc, #500]	@ (800087c <fsmTunningProcessing+0x2c8>)
 8000688:	705a      	strb	r2, [r3, #1]
					fsmTunningIDs[2] = SCH_AddTask(traffic1Yellow, 0, 1000);
 800068a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800068e:	2100      	movs	r1, #0
 8000690:	4883      	ldr	r0, [pc, #524]	@ (80008a0 <fsmTunningProcessing+0x2ec>)
 8000692:	f000 ff21 	bl	80014d8 <SCH_AddTask>
 8000696:	4603      	mov	r3, r0
 8000698:	461a      	mov	r2, r3
 800069a:	4b78      	ldr	r3, [pc, #480]	@ (800087c <fsmTunningProcessing+0x2c8>)
 800069c:	709a      	strb	r2, [r3, #2]
					fsmTunningIDs[3] = SCH_AddTask(traffic0Off, 500, 1000);
 800069e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80006a2:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80006a6:	487a      	ldr	r0, [pc, #488]	@ (8000890 <fsmTunningProcessing+0x2dc>)
 80006a8:	f000 ff16 	bl	80014d8 <SCH_AddTask>
 80006ac:	4603      	mov	r3, r0
 80006ae:	461a      	mov	r2, r3
 80006b0:	4b72      	ldr	r3, [pc, #456]	@ (800087c <fsmTunningProcessing+0x2c8>)
 80006b2:	70da      	strb	r2, [r3, #3]
					fsmTunningIDs[4] = SCH_AddTask(traffic1Off, 500, 1000);
 80006b4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80006b8:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80006bc:	4875      	ldr	r0, [pc, #468]	@ (8000894 <fsmTunningProcessing+0x2e0>)
 80006be:	f000 ff0b 	bl	80014d8 <SCH_AddTask>
 80006c2:	4603      	mov	r3, r0
 80006c4:	461a      	mov	r2, r3
 80006c6:	4b6d      	ldr	r3, [pc, #436]	@ (800087c <fsmTunningProcessing+0x2c8>)
 80006c8:	711a      	strb	r2, [r3, #4]
					fsmTunningState = TRAFFIC_YELLOW;
 80006ca:	4b6d      	ldr	r3, [pc, #436]	@ (8000880 <fsmTunningProcessing+0x2cc>)
 80006cc:	2203      	movs	r2, #3
 80006ce:	701a      	strb	r2, [r3, #0]
					break;
 80006d0:	e033      	b.n	800073a <fsmTunningProcessing+0x186>
					SCH_AddTask(lcd_tunning_red, 0, 0);
 80006d2:	2200      	movs	r2, #0
 80006d4:	2100      	movs	r1, #0
 80006d6:	4873      	ldr	r0, [pc, #460]	@ (80008a4 <fsmTunningProcessing+0x2f0>)
 80006d8:	f000 fefe 	bl	80014d8 <SCH_AddTask>
					fsmTunningIDs[1] = SCH_AddTask(traffic0Red, 0, 1000);
 80006dc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80006e0:	2100      	movs	r1, #0
 80006e2:	4871      	ldr	r0, [pc, #452]	@ (80008a8 <fsmTunningProcessing+0x2f4>)
 80006e4:	f000 fef8 	bl	80014d8 <SCH_AddTask>
 80006e8:	4603      	mov	r3, r0
 80006ea:	461a      	mov	r2, r3
 80006ec:	4b63      	ldr	r3, [pc, #396]	@ (800087c <fsmTunningProcessing+0x2c8>)
 80006ee:	705a      	strb	r2, [r3, #1]
					fsmTunningIDs[2] = SCH_AddTask(traffic1Red, 0, 1000);
 80006f0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80006f4:	2100      	movs	r1, #0
 80006f6:	486d      	ldr	r0, [pc, #436]	@ (80008ac <fsmTunningProcessing+0x2f8>)
 80006f8:	f000 feee 	bl	80014d8 <SCH_AddTask>
 80006fc:	4603      	mov	r3, r0
 80006fe:	461a      	mov	r2, r3
 8000700:	4b5e      	ldr	r3, [pc, #376]	@ (800087c <fsmTunningProcessing+0x2c8>)
 8000702:	709a      	strb	r2, [r3, #2]
					fsmTunningIDs[3] = SCH_AddTask(traffic0Off, 500, 1000);
 8000704:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000708:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800070c:	4860      	ldr	r0, [pc, #384]	@ (8000890 <fsmTunningProcessing+0x2dc>)
 800070e:	f000 fee3 	bl	80014d8 <SCH_AddTask>
 8000712:	4603      	mov	r3, r0
 8000714:	461a      	mov	r2, r3
 8000716:	4b59      	ldr	r3, [pc, #356]	@ (800087c <fsmTunningProcessing+0x2c8>)
 8000718:	70da      	strb	r2, [r3, #3]
					fsmTunningIDs[4] = SCH_AddTask(traffic1Off, 500, 1000);
 800071a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800071e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000722:	485c      	ldr	r0, [pc, #368]	@ (8000894 <fsmTunningProcessing+0x2e0>)
 8000724:	f000 fed8 	bl	80014d8 <SCH_AddTask>
 8000728:	4603      	mov	r3, r0
 800072a:	461a      	mov	r2, r3
 800072c:	4b53      	ldr	r3, [pc, #332]	@ (800087c <fsmTunningProcessing+0x2c8>)
 800072e:	711a      	strb	r2, [r3, #4]
					fsmTunningState = TRAFFIC_RED;
 8000730:	4b53      	ldr	r3, [pc, #332]	@ (8000880 <fsmTunningProcessing+0x2cc>)
 8000732:	2201      	movs	r2, #1
 8000734:	701a      	strb	r2, [r3, #0]
					break;
 8000736:	e000      	b.n	800073a <fsmTunningProcessing+0x186>
					break;
 8000738:	bf00      	nop
			}
		}

		if (buttonPressed(2)) {
 800073a:	2002      	movs	r0, #2
 800073c:	f7ff fd98 	bl	8000270 <buttonPressed>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d050      	beq.n	80007e8 <fsmTunningProcessing+0x234>
			switch (fsmTunningState) {
 8000746:	4b4e      	ldr	r3, [pc, #312]	@ (8000880 <fsmTunningProcessing+0x2cc>)
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	2b03      	cmp	r3, #3
 800074c:	d034      	beq.n	80007b8 <fsmTunningProcessing+0x204>
 800074e:	2b03      	cmp	r3, #3
 8000750:	dc49      	bgt.n	80007e6 <fsmTunningProcessing+0x232>
 8000752:	2b01      	cmp	r3, #1
 8000754:	d002      	beq.n	800075c <fsmTunningProcessing+0x1a8>
 8000756:	2b02      	cmp	r3, #2
 8000758:	d017      	beq.n	800078a <fsmTunningProcessing+0x1d6>
						trafficYellowDuration = TRAFFIC_DURATION_MAX;
					}
					SCH_AddTask(lcd_tunning_yellow, 0, 0);
					break;
				default:
					break;
 800075a:	e044      	b.n	80007e6 <fsmTunningProcessing+0x232>
					if (trafficRedDuration < TRAFFIC_DURATION_MAX - TRAFFIC_DURATION_AUTO) {
 800075c:	4b54      	ldr	r3, [pc, #336]	@ (80008b0 <fsmTunningProcessing+0x2fc>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	f644 2237 	movw	r2, #18999	@ 0x4a37
 8000764:	4293      	cmp	r3, r2
 8000766:	d806      	bhi.n	8000776 <fsmTunningProcessing+0x1c2>
						trafficRedDuration += TRAFFIC_DURATION_AUTO;
 8000768:	4b51      	ldr	r3, [pc, #324]	@ (80008b0 <fsmTunningProcessing+0x2fc>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000770:	4a4f      	ldr	r2, [pc, #316]	@ (80008b0 <fsmTunningProcessing+0x2fc>)
 8000772:	6013      	str	r3, [r2, #0]
 8000774:	e003      	b.n	800077e <fsmTunningProcessing+0x1ca>
						trafficRedDuration = TRAFFIC_DURATION_MAX;
 8000776:	4b4e      	ldr	r3, [pc, #312]	@ (80008b0 <fsmTunningProcessing+0x2fc>)
 8000778:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800077c:	601a      	str	r2, [r3, #0]
					SCH_AddTask(lcd_tunning_red, 0, 0);
 800077e:	2200      	movs	r2, #0
 8000780:	2100      	movs	r1, #0
 8000782:	4848      	ldr	r0, [pc, #288]	@ (80008a4 <fsmTunningProcessing+0x2f0>)
 8000784:	f000 fea8 	bl	80014d8 <SCH_AddTask>
					break;
 8000788:	e02e      	b.n	80007e8 <fsmTunningProcessing+0x234>
					if (trafficGreenDuration < TRAFFIC_DURATION_MAX - TRAFFIC_DURATION_AUTO) {
 800078a:	4b4a      	ldr	r3, [pc, #296]	@ (80008b4 <fsmTunningProcessing+0x300>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	f644 2237 	movw	r2, #18999	@ 0x4a37
 8000792:	4293      	cmp	r3, r2
 8000794:	d806      	bhi.n	80007a4 <fsmTunningProcessing+0x1f0>
						trafficGreenDuration += TRAFFIC_DURATION_AUTO;
 8000796:	4b47      	ldr	r3, [pc, #284]	@ (80008b4 <fsmTunningProcessing+0x300>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800079e:	4a45      	ldr	r2, [pc, #276]	@ (80008b4 <fsmTunningProcessing+0x300>)
 80007a0:	6013      	str	r3, [r2, #0]
 80007a2:	e003      	b.n	80007ac <fsmTunningProcessing+0x1f8>
						trafficGreenDuration = TRAFFIC_DURATION_MAX;
 80007a4:	4b43      	ldr	r3, [pc, #268]	@ (80008b4 <fsmTunningProcessing+0x300>)
 80007a6:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80007aa:	601a      	str	r2, [r3, #0]
					SCH_AddTask(lcd_tunning_green, 0, 0);
 80007ac:	2200      	movs	r2, #0
 80007ae:	2100      	movs	r1, #0
 80007b0:	4834      	ldr	r0, [pc, #208]	@ (8000884 <fsmTunningProcessing+0x2d0>)
 80007b2:	f000 fe91 	bl	80014d8 <SCH_AddTask>
					break;
 80007b6:	e017      	b.n	80007e8 <fsmTunningProcessing+0x234>
					if (trafficYellowDuration < TRAFFIC_DURATION_MAX - TRAFFIC_DURATION_AUTO) {
 80007b8:	4b3f      	ldr	r3, [pc, #252]	@ (80008b8 <fsmTunningProcessing+0x304>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	f644 2237 	movw	r2, #18999	@ 0x4a37
 80007c0:	4293      	cmp	r3, r2
 80007c2:	d806      	bhi.n	80007d2 <fsmTunningProcessing+0x21e>
						trafficYellowDuration += TRAFFIC_DURATION_AUTO;
 80007c4:	4b3c      	ldr	r3, [pc, #240]	@ (80008b8 <fsmTunningProcessing+0x304>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80007cc:	4a3a      	ldr	r2, [pc, #232]	@ (80008b8 <fsmTunningProcessing+0x304>)
 80007ce:	6013      	str	r3, [r2, #0]
 80007d0:	e003      	b.n	80007da <fsmTunningProcessing+0x226>
						trafficYellowDuration = TRAFFIC_DURATION_MAX;
 80007d2:	4b39      	ldr	r3, [pc, #228]	@ (80008b8 <fsmTunningProcessing+0x304>)
 80007d4:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80007d8:	601a      	str	r2, [r3, #0]
					SCH_AddTask(lcd_tunning_yellow, 0, 0);
 80007da:	2200      	movs	r2, #0
 80007dc:	2100      	movs	r1, #0
 80007de:	482e      	ldr	r0, [pc, #184]	@ (8000898 <fsmTunningProcessing+0x2e4>)
 80007e0:	f000 fe7a 	bl	80014d8 <SCH_AddTask>
					break;
 80007e4:	e000      	b.n	80007e8 <fsmTunningProcessing+0x234>
					break;
 80007e6:	bf00      	nop
			}
		}

		if (buttonPressed(3)) {
 80007e8:	2003      	movs	r0, #3
 80007ea:	f7ff fd41 	bl	8000270 <buttonPressed>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d06e      	beq.n	80008d2 <fsmTunningProcessing+0x31e>
			switch (fsmTunningState) {
 80007f4:	4b22      	ldr	r3, [pc, #136]	@ (8000880 <fsmTunningProcessing+0x2cc>)
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	2b03      	cmp	r3, #3
 80007fa:	d032      	beq.n	8000862 <fsmTunningProcessing+0x2ae>
 80007fc:	2b03      	cmp	r3, #3
 80007fe:	dc67      	bgt.n	80008d0 <fsmTunningProcessing+0x31c>
 8000800:	2b01      	cmp	r3, #1
 8000802:	d002      	beq.n	800080a <fsmTunningProcessing+0x256>
 8000804:	2b02      	cmp	r3, #2
 8000806:	d016      	beq.n	8000836 <fsmTunningProcessing+0x282>
						trafficYellowDuration = TRAFFIC_DURATION_MIN;
					}
					SCH_AddTask(lcd_tunning_yellow, 0, 0);
					break;
				default:
					break;
 8000808:	e062      	b.n	80008d0 <fsmTunningProcessing+0x31c>
					if (trafficRedDuration > TRAFFIC_DURATION_MIN + TRAFFIC_DURATION_AUTO) {
 800080a:	4b29      	ldr	r3, [pc, #164]	@ (80008b0 <fsmTunningProcessing+0x2fc>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000812:	d906      	bls.n	8000822 <fsmTunningProcessing+0x26e>
						trafficRedDuration -= TRAFFIC_DURATION_AUTO;
 8000814:	4b26      	ldr	r3, [pc, #152]	@ (80008b0 <fsmTunningProcessing+0x2fc>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800081c:	4a24      	ldr	r2, [pc, #144]	@ (80008b0 <fsmTunningProcessing+0x2fc>)
 800081e:	6013      	str	r3, [r2, #0]
 8000820:	e003      	b.n	800082a <fsmTunningProcessing+0x276>
						trafficRedDuration = TRAFFIC_DURATION_MIN;
 8000822:	4b23      	ldr	r3, [pc, #140]	@ (80008b0 <fsmTunningProcessing+0x2fc>)
 8000824:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000828:	601a      	str	r2, [r3, #0]
					SCH_AddTask(lcd_tunning_red, 0, 0);
 800082a:	2200      	movs	r2, #0
 800082c:	2100      	movs	r1, #0
 800082e:	481d      	ldr	r0, [pc, #116]	@ (80008a4 <fsmTunningProcessing+0x2f0>)
 8000830:	f000 fe52 	bl	80014d8 <SCH_AddTask>
					break;
 8000834:	e04d      	b.n	80008d2 <fsmTunningProcessing+0x31e>
					if (trafficGreenDuration > TRAFFIC_DURATION_MIN + TRAFFIC_DURATION_AUTO) {
 8000836:	4b1f      	ldr	r3, [pc, #124]	@ (80008b4 <fsmTunningProcessing+0x300>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800083e:	d906      	bls.n	800084e <fsmTunningProcessing+0x29a>
						trafficGreenDuration -= TRAFFIC_DURATION_AUTO;
 8000840:	4b1c      	ldr	r3, [pc, #112]	@ (80008b4 <fsmTunningProcessing+0x300>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8000848:	4a1a      	ldr	r2, [pc, #104]	@ (80008b4 <fsmTunningProcessing+0x300>)
 800084a:	6013      	str	r3, [r2, #0]
 800084c:	e003      	b.n	8000856 <fsmTunningProcessing+0x2a2>
						trafficGreenDuration = TRAFFIC_DURATION_MIN;
 800084e:	4b19      	ldr	r3, [pc, #100]	@ (80008b4 <fsmTunningProcessing+0x300>)
 8000850:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000854:	601a      	str	r2, [r3, #0]
					SCH_AddTask(lcd_tunning_green, 0, 0);
 8000856:	2200      	movs	r2, #0
 8000858:	2100      	movs	r1, #0
 800085a:	480a      	ldr	r0, [pc, #40]	@ (8000884 <fsmTunningProcessing+0x2d0>)
 800085c:	f000 fe3c 	bl	80014d8 <SCH_AddTask>
					break;
 8000860:	e037      	b.n	80008d2 <fsmTunningProcessing+0x31e>
					if (trafficYellowDuration > TRAFFIC_DURATION_MIN + TRAFFIC_DURATION_AUTO) {
 8000862:	4b15      	ldr	r3, [pc, #84]	@ (80008b8 <fsmTunningProcessing+0x304>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800086a:	d927      	bls.n	80008bc <fsmTunningProcessing+0x308>
						trafficYellowDuration -= TRAFFIC_DURATION_AUTO;
 800086c:	4b12      	ldr	r3, [pc, #72]	@ (80008b8 <fsmTunningProcessing+0x304>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8000874:	4a10      	ldr	r2, [pc, #64]	@ (80008b8 <fsmTunningProcessing+0x304>)
 8000876:	6013      	str	r3, [r2, #0]
 8000878:	e024      	b.n	80008c4 <fsmTunningProcessing+0x310>
 800087a:	bf00      	nop
 800087c:	200000e8 	.word	0x200000e8
 8000880:	200000d1 	.word	0x200000d1
 8000884:	08000e09 	.word	0x08000e09
 8000888:	08001e55 	.word	0x08001e55
 800088c:	08001e95 	.word	0x08001e95
 8000890:	08001e35 	.word	0x08001e35
 8000894:	08001e75 	.word	0x08001e75
 8000898:	08000e5d 	.word	0x08000e5d
 800089c:	08001e65 	.word	0x08001e65
 80008a0:	08001ea5 	.word	0x08001ea5
 80008a4:	08000db5 	.word	0x08000db5
 80008a8:	08001e45 	.word	0x08001e45
 80008ac:	08001e85 	.word	0x08001e85
 80008b0:	20000034 	.word	0x20000034
 80008b4:	20000038 	.word	0x20000038
 80008b8:	2000003c 	.word	0x2000003c
						trafficYellowDuration = TRAFFIC_DURATION_MIN;
 80008bc:	4b06      	ldr	r3, [pc, #24]	@ (80008d8 <fsmTunningProcessing+0x324>)
 80008be:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80008c2:	601a      	str	r2, [r3, #0]
					SCH_AddTask(lcd_tunning_yellow, 0, 0);
 80008c4:	2200      	movs	r2, #0
 80008c6:	2100      	movs	r1, #0
 80008c8:	4804      	ldr	r0, [pc, #16]	@ (80008dc <fsmTunningProcessing+0x328>)
 80008ca:	f000 fe05 	bl	80014d8 <SCH_AddTask>
					break;
 80008ce:	e000      	b.n	80008d2 <fsmTunningProcessing+0x31e>
					break;
 80008d0:	bf00      	nop
				}
		}
}
 80008d2:	bf00      	nop
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	2000003c 	.word	0x2000003c
 80008dc:	08000e5d 	.word	0x08000e5d

080008e0 <fsmTunning>:

void fsmTunning(void) {
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
	fsmTunningIDs[0] = SCH_AddTask(fsmTunningProcessing, 10, TIMER_TICK);
 80008e4:	220a      	movs	r2, #10
 80008e6:	210a      	movs	r1, #10
 80008e8:	481d      	ldr	r0, [pc, #116]	@ (8000960 <fsmTunning+0x80>)
 80008ea:	f000 fdf5 	bl	80014d8 <SCH_AddTask>
 80008ee:	4603      	mov	r3, r0
 80008f0:	461a      	mov	r2, r3
 80008f2:	4b1c      	ldr	r3, [pc, #112]	@ (8000964 <fsmTunning+0x84>)
 80008f4:	701a      	strb	r2, [r3, #0]
	// Initialize for Tunning Mode
	fsmTunningState = TRAFFIC_RED;
 80008f6:	4b1c      	ldr	r3, [pc, #112]	@ (8000968 <fsmTunning+0x88>)
 80008f8:	2201      	movs	r2, #1
 80008fa:	701a      	strb	r2, [r3, #0]
	SCH_AddTask(lcd_tunning_red, 0, 0);
 80008fc:	2200      	movs	r2, #0
 80008fe:	2100      	movs	r1, #0
 8000900:	481a      	ldr	r0, [pc, #104]	@ (800096c <fsmTunning+0x8c>)
 8000902:	f000 fde9 	bl	80014d8 <SCH_AddTask>
	fsmTunningIDs[1] = SCH_AddTask(traffic0Red, 0, 1000);
 8000906:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800090a:	2100      	movs	r1, #0
 800090c:	4818      	ldr	r0, [pc, #96]	@ (8000970 <fsmTunning+0x90>)
 800090e:	f000 fde3 	bl	80014d8 <SCH_AddTask>
 8000912:	4603      	mov	r3, r0
 8000914:	461a      	mov	r2, r3
 8000916:	4b13      	ldr	r3, [pc, #76]	@ (8000964 <fsmTunning+0x84>)
 8000918:	705a      	strb	r2, [r3, #1]
	fsmTunningIDs[2] = SCH_AddTask(traffic1Red, 0, 1000);
 800091a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800091e:	2100      	movs	r1, #0
 8000920:	4814      	ldr	r0, [pc, #80]	@ (8000974 <fsmTunning+0x94>)
 8000922:	f000 fdd9 	bl	80014d8 <SCH_AddTask>
 8000926:	4603      	mov	r3, r0
 8000928:	461a      	mov	r2, r3
 800092a:	4b0e      	ldr	r3, [pc, #56]	@ (8000964 <fsmTunning+0x84>)
 800092c:	709a      	strb	r2, [r3, #2]
	fsmTunningIDs[3] = SCH_AddTask(traffic0Off, 500, 1000);
 800092e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000932:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000936:	4810      	ldr	r0, [pc, #64]	@ (8000978 <fsmTunning+0x98>)
 8000938:	f000 fdce 	bl	80014d8 <SCH_AddTask>
 800093c:	4603      	mov	r3, r0
 800093e:	461a      	mov	r2, r3
 8000940:	4b08      	ldr	r3, [pc, #32]	@ (8000964 <fsmTunning+0x84>)
 8000942:	70da      	strb	r2, [r3, #3]
	fsmTunningIDs[4] = SCH_AddTask(traffic1Off, 500, 1000);
 8000944:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000948:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800094c:	480b      	ldr	r0, [pc, #44]	@ (800097c <fsmTunning+0x9c>)
 800094e:	f000 fdc3 	bl	80014d8 <SCH_AddTask>
 8000952:	4603      	mov	r3, r0
 8000954:	461a      	mov	r2, r3
 8000956:	4b03      	ldr	r3, [pc, #12]	@ (8000964 <fsmTunning+0x84>)
 8000958:	711a      	strb	r2, [r3, #4]
}
 800095a:	bf00      	nop
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	080005b5 	.word	0x080005b5
 8000964:	200000e8 	.word	0x200000e8
 8000968:	200000d1 	.word	0x200000d1
 800096c:	08000db5 	.word	0x08000db5
 8000970:	08001e45 	.word	0x08001e45
 8000974:	08001e85 	.word	0x08001e85
 8000978:	08001e35 	.word	0x08001e35
 800097c:	08001e75 	.word	0x08001e75

08000980 <fsmInit>:

void fsmInit(void) {
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
	fsmState = FSM_INIT;
 8000984:	4b04      	ldr	r3, [pc, #16]	@ (8000998 <fsmInit+0x18>)
 8000986:	2200      	movs	r2, #0
 8000988:	701a      	strb	r2, [r3, #0]
	SCH_AddTask(lcd_init_display, 0, 0);
 800098a:	2200      	movs	r2, #0
 800098c:	2100      	movs	r1, #0
 800098e:	4803      	ldr	r0, [pc, #12]	@ (800099c <fsmInit+0x1c>)
 8000990:	f000 fda2 	bl	80014d8 <SCH_AddTask>
//	fsmIDs[0] = SCH_AddTask(testLED, 0, 0);
//	SCH_AddTask(testButton, 0, TIMER_TICK);
}
 8000994:	bf00      	nop
 8000996:	bd80      	pop	{r7, pc}
 8000998:	200000d0 	.word	0x200000d0
 800099c:	08000cf9 	.word	0x08000cf9

080009a0 <fsmProcessing>:

void fsmProcessing(void) {
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
	if (buttonPressed(0)) {
 80009a6:	2000      	movs	r0, #0
 80009a8:	f7ff fc62 	bl	8000270 <buttonPressed>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	f000 8097 	beq.w	8000ae2 <fsmProcessing+0x142>
		switch (fsmState) {
 80009b4:	4b4d      	ldr	r3, [pc, #308]	@ (8000aec <fsmProcessing+0x14c>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	2b03      	cmp	r3, #3
 80009ba:	f200 808f 	bhi.w	8000adc <fsmProcessing+0x13c>
 80009be:	a201      	add	r2, pc, #4	@ (adr r2, 80009c4 <fsmProcessing+0x24>)
 80009c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009c4:	080009d5 	.word	0x080009d5
 80009c8:	08000a05 	.word	0x08000a05
 80009cc:	08000a3f 	.word	0x08000a3f
 80009d0:	08000a79 	.word	0x08000a79
			case FSM_INIT:
				for (uint8_t i = 0; i < FSM_TASK; i ++) {
 80009d4:	2300      	movs	r3, #0
 80009d6:	71fb      	strb	r3, [r7, #7]
 80009d8:	e008      	b.n	80009ec <fsmProcessing+0x4c>
					SCH_DeleteTask(fsmIDs[i]);
 80009da:	79fb      	ldrb	r3, [r7, #7]
 80009dc:	4a44      	ldr	r2, [pc, #272]	@ (8000af0 <fsmProcessing+0x150>)
 80009de:	5cd3      	ldrb	r3, [r2, r3]
 80009e0:	4618      	mov	r0, r3
 80009e2:	f000 fe7f 	bl	80016e4 <SCH_DeleteTask>
				for (uint8_t i = 0; i < FSM_TASK; i ++) {
 80009e6:	79fb      	ldrb	r3, [r7, #7]
 80009e8:	3301      	adds	r3, #1
 80009ea:	71fb      	strb	r3, [r7, #7]
 80009ec:	79fb      	ldrb	r3, [r7, #7]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d0f3      	beq.n	80009da <fsmProcessing+0x3a>
				}
				SCH_AddTask(fsmAuto, 10, 0);
 80009f2:	2200      	movs	r2, #0
 80009f4:	210a      	movs	r1, #10
 80009f6:	483f      	ldr	r0, [pc, #252]	@ (8000af4 <fsmProcessing+0x154>)
 80009f8:	f000 fd6e 	bl	80014d8 <SCH_AddTask>
				fsmState = FSM_AUTO;
 80009fc:	4b3b      	ldr	r3, [pc, #236]	@ (8000aec <fsmProcessing+0x14c>)
 80009fe:	2201      	movs	r2, #1
 8000a00:	701a      	strb	r2, [r3, #0]
				break;
 8000a02:	e06e      	b.n	8000ae2 <fsmProcessing+0x142>
			case FSM_AUTO:
				for (uint8_t i = 0; i < FSM_AUTO_TASK; i ++) {
 8000a04:	2300      	movs	r3, #0
 8000a06:	71bb      	strb	r3, [r7, #6]
 8000a08:	e008      	b.n	8000a1c <fsmProcessing+0x7c>
					SCH_DeleteTask(fsmAutoIDs[i]);
 8000a0a:	79bb      	ldrb	r3, [r7, #6]
 8000a0c:	4a3a      	ldr	r2, [pc, #232]	@ (8000af8 <fsmProcessing+0x158>)
 8000a0e:	5cd3      	ldrb	r3, [r2, r3]
 8000a10:	4618      	mov	r0, r3
 8000a12:	f000 fe67 	bl	80016e4 <SCH_DeleteTask>
				for (uint8_t i = 0; i < FSM_AUTO_TASK; i ++) {
 8000a16:	79bb      	ldrb	r3, [r7, #6]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	71bb      	strb	r3, [r7, #6]
 8000a1c:	79bb      	ldrb	r3, [r7, #6]
 8000a1e:	2b0a      	cmp	r3, #10
 8000a20:	d9f3      	bls.n	8000a0a <fsmProcessing+0x6a>
				}
				SCH_AddTask(fsmAutoStop, 0, 0);
 8000a22:	2200      	movs	r2, #0
 8000a24:	2100      	movs	r1, #0
 8000a26:	4835      	ldr	r0, [pc, #212]	@ (8000afc <fsmProcessing+0x15c>)
 8000a28:	f000 fd56 	bl	80014d8 <SCH_AddTask>
				SCH_AddTask(fsmManual, 10, 0);
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	210a      	movs	r1, #10
 8000a30:	4833      	ldr	r0, [pc, #204]	@ (8000b00 <fsmProcessing+0x160>)
 8000a32:	f000 fd51 	bl	80014d8 <SCH_AddTask>
				fsmState = FSM_MANUAL;
 8000a36:	4b2d      	ldr	r3, [pc, #180]	@ (8000aec <fsmProcessing+0x14c>)
 8000a38:	2202      	movs	r2, #2
 8000a3a:	701a      	strb	r2, [r3, #0]
				break;
 8000a3c:	e051      	b.n	8000ae2 <fsmProcessing+0x142>
			case FSM_MANUAL:
				for (uint8_t i = 0; i < FSM_MANUAL_TASK; i ++) {
 8000a3e:	2300      	movs	r3, #0
 8000a40:	717b      	strb	r3, [r7, #5]
 8000a42:	e008      	b.n	8000a56 <fsmProcessing+0xb6>
					SCH_DeleteTask(fsmManualIDs[i]);
 8000a44:	797b      	ldrb	r3, [r7, #5]
 8000a46:	4a2f      	ldr	r2, [pc, #188]	@ (8000b04 <fsmProcessing+0x164>)
 8000a48:	5cd3      	ldrb	r3, [r2, r3]
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f000 fe4a 	bl	80016e4 <SCH_DeleteTask>
				for (uint8_t i = 0; i < FSM_MANUAL_TASK; i ++) {
 8000a50:	797b      	ldrb	r3, [r7, #5]
 8000a52:	3301      	adds	r3, #1
 8000a54:	717b      	strb	r3, [r7, #5]
 8000a56:	797b      	ldrb	r3, [r7, #5]
 8000a58:	2b02      	cmp	r3, #2
 8000a5a:	d9f3      	bls.n	8000a44 <fsmProcessing+0xa4>
				}
				SCH_AddTask(fsmManualStop, 0, 0);
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	2100      	movs	r1, #0
 8000a60:	4829      	ldr	r0, [pc, #164]	@ (8000b08 <fsmProcessing+0x168>)
 8000a62:	f000 fd39 	bl	80014d8 <SCH_AddTask>
				SCH_AddTask(fsmTunning, 10, 0);
 8000a66:	2200      	movs	r2, #0
 8000a68:	210a      	movs	r1, #10
 8000a6a:	4828      	ldr	r0, [pc, #160]	@ (8000b0c <fsmProcessing+0x16c>)
 8000a6c:	f000 fd34 	bl	80014d8 <SCH_AddTask>
				fsmState = FSM_TUNNING;
 8000a70:	4b1e      	ldr	r3, [pc, #120]	@ (8000aec <fsmProcessing+0x14c>)
 8000a72:	2203      	movs	r2, #3
 8000a74:	701a      	strb	r2, [r3, #0]
				break;
 8000a76:	e034      	b.n	8000ae2 <fsmProcessing+0x142>
			case FSM_TUNNING:
				for (uint8_t i = 0; i < FSM_TUNNING_TASK; i ++) {
 8000a78:	2300      	movs	r3, #0
 8000a7a:	713b      	strb	r3, [r7, #4]
 8000a7c:	e008      	b.n	8000a90 <fsmProcessing+0xf0>
					SCH_DeleteTask(fsmTunningIDs[i]);
 8000a7e:	793b      	ldrb	r3, [r7, #4]
 8000a80:	4a23      	ldr	r2, [pc, #140]	@ (8000b10 <fsmProcessing+0x170>)
 8000a82:	5cd3      	ldrb	r3, [r2, r3]
 8000a84:	4618      	mov	r0, r3
 8000a86:	f000 fe2d 	bl	80016e4 <SCH_DeleteTask>
				for (uint8_t i = 0; i < FSM_TUNNING_TASK; i ++) {
 8000a8a:	793b      	ldrb	r3, [r7, #4]
 8000a8c:	3301      	adds	r3, #1
 8000a8e:	713b      	strb	r3, [r7, #4]
 8000a90:	793b      	ldrb	r3, [r7, #4]
 8000a92:	2b04      	cmp	r3, #4
 8000a94:	d9f3      	bls.n	8000a7e <fsmProcessing+0xde>
				}
				SCH_AddTask(fsmTunningStop, 0, 0);
 8000a96:	2200      	movs	r2, #0
 8000a98:	2100      	movs	r1, #0
 8000a9a:	481e      	ldr	r0, [pc, #120]	@ (8000b14 <fsmProcessing+0x174>)
 8000a9c:	f000 fd1c 	bl	80014d8 <SCH_AddTask>
				SCH_AddTask(fsmAuto, 10, 0);
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	210a      	movs	r1, #10
 8000aa4:	4813      	ldr	r0, [pc, #76]	@ (8000af4 <fsmProcessing+0x154>)
 8000aa6:	f000 fd17 	bl	80014d8 <SCH_AddTask>
				fsmState = FSM_AUTO;
 8000aaa:	4b10      	ldr	r3, [pc, #64]	@ (8000aec <fsmProcessing+0x14c>)
 8000aac:	2201      	movs	r2, #1
 8000aae:	701a      	strb	r2, [r3, #0]

				// If the time between red, green, light isn't correct
				if (trafficRedDuration != (trafficGreenDuration + trafficYellowDuration)) {
 8000ab0:	4b19      	ldr	r3, [pc, #100]	@ (8000b18 <fsmProcessing+0x178>)
 8000ab2:	681a      	ldr	r2, [r3, #0]
 8000ab4:	4b19      	ldr	r3, [pc, #100]	@ (8000b1c <fsmProcessing+0x17c>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	441a      	add	r2, r3
 8000aba:	4b19      	ldr	r3, [pc, #100]	@ (8000b20 <fsmProcessing+0x180>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	429a      	cmp	r2, r3
 8000ac0:	d00e      	beq.n	8000ae0 <fsmProcessing+0x140>
					// Set it to default
					trafficRedDuration = 5000;
 8000ac2:	4b17      	ldr	r3, [pc, #92]	@ (8000b20 <fsmProcessing+0x180>)
 8000ac4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ac8:	601a      	str	r2, [r3, #0]
					trafficGreenDuration = 3000;
 8000aca:	4b13      	ldr	r3, [pc, #76]	@ (8000b18 <fsmProcessing+0x178>)
 8000acc:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000ad0:	601a      	str	r2, [r3, #0]
					trafficYellowDuration = 2000;
 8000ad2:	4b12      	ldr	r3, [pc, #72]	@ (8000b1c <fsmProcessing+0x17c>)
 8000ad4:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000ad8:	601a      	str	r2, [r3, #0]
				}
				break;
 8000ada:	e001      	b.n	8000ae0 <fsmProcessing+0x140>
			default:
				break;
 8000adc:	bf00      	nop
 8000ade:	e000      	b.n	8000ae2 <fsmProcessing+0x142>
				break;
 8000ae0:	bf00      	nop
		}
	}
}
 8000ae2:	bf00      	nop
 8000ae4:	3708      	adds	r7, #8
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	200000d0 	.word	0x200000d0
 8000af0:	200000d4 	.word	0x200000d4
 8000af4:	08000331 	.word	0x08000331
 8000af8:	200000d8 	.word	0x200000d8
 8000afc:	0800030d 	.word	0x0800030d
 8000b00:	0800055d 	.word	0x0800055d
 8000b04:	200000e4 	.word	0x200000e4
 8000b08:	08000485 	.word	0x08000485
 8000b0c:	080008e1 	.word	0x080008e1
 8000b10:	200000e8 	.word	0x200000e8
 8000b14:	080005a9 	.word	0x080005a9
 8000b18:	20000038 	.word	0x20000038
 8000b1c:	2000003c 	.word	0x2000003c
 8000b20:	20000034 	.word	0x20000034

08000b24 <LCD_I2C_Write_CMD>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define addr_pcf8574 0x21<<1

void LCD_I2C_Write_CMD(uint8_t cmd)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b086      	sub	sp, #24
 8000b28:	af02      	add	r7, sp, #8
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    uint8_t data_t[4];

    data_u = (cmd & 0xF0);
 8000b2e:	79fb      	ldrb	r3, [r7, #7]
 8000b30:	f023 030f 	bic.w	r3, r3, #15
 8000b34:	73fb      	strb	r3, [r7, #15]
    data_l = ((cmd << 4) & 0xF0);
 8000b36:	79fb      	ldrb	r3, [r7, #7]
 8000b38:	011b      	lsls	r3, r3, #4
 8000b3a:	73bb      	strb	r3, [r7, #14]

    data_t[0] = data_u | 0x0C;  // EN=1, RS=0
 8000b3c:	7bfb      	ldrb	r3, [r7, #15]
 8000b3e:	f043 030c 	orr.w	r3, r3, #12
 8000b42:	b2db      	uxtb	r3, r3
 8000b44:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x08;  // EN=0, RS=0
 8000b46:	7bfb      	ldrb	r3, [r7, #15]
 8000b48:	f043 0308 	orr.w	r3, r3, #8
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0C;  // EN=1, RS=0
 8000b50:	7bbb      	ldrb	r3, [r7, #14]
 8000b52:	f043 030c 	orr.w	r3, r3, #12
 8000b56:	b2db      	uxtb	r3, r3
 8000b58:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x08;  // EN=0, RS=0
 8000b5a:	7bbb      	ldrb	r3, [r7, #14]
 8000b5c:	f043 0308 	orr.w	r3, r3, #8
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(&hi2c1, addr_pcf8574, data_t, 4, HAL_MAX_DELAY);
 8000b64:	f107 0208 	add.w	r2, r7, #8
 8000b68:	f04f 33ff 	mov.w	r3, #4294967295
 8000b6c:	9300      	str	r3, [sp, #0]
 8000b6e:	2304      	movs	r3, #4
 8000b70:	2142      	movs	r1, #66	@ 0x42
 8000b72:	4803      	ldr	r0, [pc, #12]	@ (8000b80 <LCD_I2C_Write_CMD+0x5c>)
 8000b74:	f001 fe8a 	bl	800288c <HAL_I2C_Master_Transmit>
}
 8000b78:	bf00      	nop
 8000b7a:	3710      	adds	r7, #16
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	200000f0 	.word	0x200000f0

08000b84 <LCD_I2C_Write_DATA>:

void LCD_I2C_Write_DATA(uint8_t data)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af02      	add	r7, sp, #8
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    uint8_t data_t[4];

    data_u = (data & 0xF0);
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	f023 030f 	bic.w	r3, r3, #15
 8000b94:	73fb      	strb	r3, [r7, #15]
    data_l = ((data << 4) & 0xF0);
 8000b96:	79fb      	ldrb	r3, [r7, #7]
 8000b98:	011b      	lsls	r3, r3, #4
 8000b9a:	73bb      	strb	r3, [r7, #14]

    data_t[0] = data_u | 0x0D;  // EN=1, RS=1
 8000b9c:	7bfb      	ldrb	r3, [r7, #15]
 8000b9e:	f043 030d 	orr.w	r3, r3, #13
 8000ba2:	b2db      	uxtb	r3, r3
 8000ba4:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x09;  // EN=0, RS=1
 8000ba6:	7bfb      	ldrb	r3, [r7, #15]
 8000ba8:	f043 0309 	orr.w	r3, r3, #9
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0D;  // EN=1, RS=1
 8000bb0:	7bbb      	ldrb	r3, [r7, #14]
 8000bb2:	f043 030d 	orr.w	r3, r3, #13
 8000bb6:	b2db      	uxtb	r3, r3
 8000bb8:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x09;  // EN=0, RS=1
 8000bba:	7bbb      	ldrb	r3, [r7, #14]
 8000bbc:	f043 0309 	orr.w	r3, r3, #9
 8000bc0:	b2db      	uxtb	r3, r3
 8000bc2:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(&hi2c1, addr_pcf8574, data_t, 4, HAL_MAX_DELAY);
 8000bc4:	f107 0208 	add.w	r2, r7, #8
 8000bc8:	f04f 33ff 	mov.w	r3, #4294967295
 8000bcc:	9300      	str	r3, [sp, #0]
 8000bce:	2304      	movs	r3, #4
 8000bd0:	2142      	movs	r1, #66	@ 0x42
 8000bd2:	4803      	ldr	r0, [pc, #12]	@ (8000be0 <LCD_I2C_Write_DATA+0x5c>)
 8000bd4:	f001 fe5a 	bl	800288c <HAL_I2C_Master_Transmit>
}
 8000bd8:	bf00      	nop
 8000bda:	3710      	adds	r7, #16
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	200000f0 	.word	0x200000f0

08000be4 <LCD_I2C_Init>:
void LCD_I2C_Init()
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
	LCD_I2C_Write_CMD(0x33);
 8000be8:	2033      	movs	r0, #51	@ 0x33
 8000bea:	f7ff ff9b 	bl	8000b24 <LCD_I2C_Write_CMD>
	LCD_I2C_Write_CMD(0x32);
 8000bee:	2032      	movs	r0, #50	@ 0x32
 8000bf0:	f7ff ff98 	bl	8000b24 <LCD_I2C_Write_CMD>
	HAL_Delay(50);
 8000bf4:	2032      	movs	r0, #50	@ 0x32
 8000bf6:	f001 f9e5 	bl	8001fc4 <HAL_Delay>
	LCD_I2C_Write_CMD(0x28);
 8000bfa:	2028      	movs	r0, #40	@ 0x28
 8000bfc:	f7ff ff92 	bl	8000b24 <LCD_I2C_Write_CMD>
	HAL_Delay(50);
 8000c00:	2032      	movs	r0, #50	@ 0x32
 8000c02:	f001 f9df 	bl	8001fc4 <HAL_Delay>
	LCD_I2C_Write_CMD(0x01);
 8000c06:	2001      	movs	r0, #1
 8000c08:	f7ff ff8c 	bl	8000b24 <LCD_I2C_Write_CMD>
	HAL_Delay(50);
 8000c0c:	2032      	movs	r0, #50	@ 0x32
 8000c0e:	f001 f9d9 	bl	8001fc4 <HAL_Delay>
	LCD_I2C_Write_CMD(0x06);
 8000c12:	2006      	movs	r0, #6
 8000c14:	f7ff ff86 	bl	8000b24 <LCD_I2C_Write_CMD>
	HAL_Delay(50);
 8000c18:	2032      	movs	r0, #50	@ 0x32
 8000c1a:	f001 f9d3 	bl	8001fc4 <HAL_Delay>
	LCD_I2C_Write_CMD(0x0C);
 8000c1e:	200c      	movs	r0, #12
 8000c20:	f7ff ff80 	bl	8000b24 <LCD_I2C_Write_CMD>
	HAL_Delay(50);
 8000c24:	2032      	movs	r0, #50	@ 0x32
 8000c26:	f001 f9cd 	bl	8001fc4 <HAL_Delay>
	LCD_I2C_Write_CMD (0x02); /* move cursor to home and set data address to 0 */
 8000c2a:	2002      	movs	r0, #2
 8000c2c:	f7ff ff7a 	bl	8000b24 <LCD_I2C_Write_CMD>
	HAL_Delay(50);
 8000c30:	2032      	movs	r0, #50	@ 0x32
 8000c32:	f001 f9c7 	bl	8001fc4 <HAL_Delay>
	LCD_I2C_Write_CMD (0x80);
 8000c36:	2080      	movs	r0, #128	@ 0x80
 8000c38:	f7ff ff74 	bl	8000b24 <LCD_I2C_Write_CMD>

}
 8000c3c:	bf00      	nop
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <LCD_I2C_Clear>:
void LCD_I2C_Clear()
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
	LCD_I2C_Write_CMD(0x01);
 8000c44:	2001      	movs	r0, #1
 8000c46:	f7ff ff6d 	bl	8000b24 <LCD_I2C_Write_CMD>
	HAL_Delay(50);
 8000c4a:	2032      	movs	r0, #50	@ 0x32
 8000c4c:	f001 f9ba 	bl	8001fc4 <HAL_Delay>
}
 8000c50:	bf00      	nop
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <LCD_I2C_Location>:
void LCD_I2C_Location(uint8_t x, uint8_t y)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	460a      	mov	r2, r1
 8000c5e:	71fb      	strb	r3, [r7, #7]
 8000c60:	4613      	mov	r3, r2
 8000c62:	71bb      	strb	r3, [r7, #6]
	if(x==0)
 8000c64:	79fb      	ldrb	r3, [r7, #7]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d106      	bne.n	8000c78 <LCD_I2C_Location+0x24>
	{
		LCD_I2C_Write_CMD(0x80+y);
 8000c6a:	79bb      	ldrb	r3, [r7, #6]
 8000c6c:	3b80      	subs	r3, #128	@ 0x80
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	4618      	mov	r0, r3
 8000c72:	f7ff ff57 	bl	8000b24 <LCD_I2C_Write_CMD>
	}
	else if(x==1)
	{
		LCD_I2C_Write_CMD(0xC0+y);
	}
}
 8000c76:	e008      	b.n	8000c8a <LCD_I2C_Location+0x36>
	else if(x==1)
 8000c78:	79fb      	ldrb	r3, [r7, #7]
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d105      	bne.n	8000c8a <LCD_I2C_Location+0x36>
		LCD_I2C_Write_CMD(0xC0+y);
 8000c7e:	79bb      	ldrb	r3, [r7, #6]
 8000c80:	3b40      	subs	r3, #64	@ 0x40
 8000c82:	b2db      	uxtb	r3, r3
 8000c84:	4618      	mov	r0, r3
 8000c86:	f7ff ff4d 	bl	8000b24 <LCD_I2C_Write_CMD>
}
 8000c8a:	bf00      	nop
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <LCD_I2C_Write_String>:
void LCD_I2C_Write_String(char* string)
{
 8000c92:	b590      	push	{r4, r7, lr}
 8000c94:	b085      	sub	sp, #20
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	6078      	str	r0, [r7, #4]
	for(uint8_t i=0;i<strlen(string); i++)
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	73fb      	strb	r3, [r7, #15]
 8000c9e:	e009      	b.n	8000cb4 <LCD_I2C_Write_String+0x22>
	{
		LCD_I2C_Write_DATA(string[i]);
 8000ca0:	7bfb      	ldrb	r3, [r7, #15]
 8000ca2:	687a      	ldr	r2, [r7, #4]
 8000ca4:	4413      	add	r3, r2
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f7ff ff6b 	bl	8000b84 <LCD_I2C_Write_DATA>
	for(uint8_t i=0;i<strlen(string); i++)
 8000cae:	7bfb      	ldrb	r3, [r7, #15]
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	73fb      	strb	r3, [r7, #15]
 8000cb4:	7bfc      	ldrb	r4, [r7, #15]
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f7ff fa48 	bl	800014c <strlen>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	429c      	cmp	r4, r3
 8000cc0:	d3ee      	bcc.n	8000ca0 <LCD_I2C_Write_String+0xe>
	}
}
 8000cc2:	bf00      	nop
 8000cc4:	bf00      	nop
 8000cc6:	3714      	adds	r7, #20
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd90      	pop	{r4, r7, pc}

08000ccc <LCD_I2C_Write_Number>:
void LCD_I2C_Write_Number(int number)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b084      	sub	sp, #16
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
	char buffer[8];
    sprintf(buffer,"%d",number);
 8000cd4:	f107 0308 	add.w	r3, r7, #8
 8000cd8:	687a      	ldr	r2, [r7, #4]
 8000cda:	4906      	ldr	r1, [pc, #24]	@ (8000cf4 <LCD_I2C_Write_Number+0x28>)
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f003 fa0d 	bl	80040fc <siprintf>
    LCD_I2C_Write_String(buffer);
 8000ce2:	f107 0308 	add.w	r3, r7, #8
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff ffd3 	bl	8000c92 <LCD_I2C_Write_String>
}
 8000cec:	bf00      	nop
 8000cee:	3710      	adds	r7, #16
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	08004a74 	.word	0x08004a74

08000cf8 <lcd_init_display>:
// Application layer
void lcd_init_display() {
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
	LCD_I2C_Clear();
 8000cfc:	f7ff ffa0 	bl	8000c40 <LCD_I2C_Clear>
	LCD_I2C_Location(0, 2);
 8000d00:	2102      	movs	r1, #2
 8000d02:	2000      	movs	r0, #0
 8000d04:	f7ff ffa6 	bl	8000c54 <LCD_I2C_Location>
	LCD_I2C_Write_String("TRAFFIC LIGHT");
 8000d08:	4805      	ldr	r0, [pc, #20]	@ (8000d20 <lcd_init_display+0x28>)
 8000d0a:	f7ff ffc2 	bl	8000c92 <LCD_I2C_Write_String>
	LCD_I2C_Location(1, 5);
 8000d0e:	2105      	movs	r1, #5
 8000d10:	2001      	movs	r0, #1
 8000d12:	f7ff ff9f 	bl	8000c54 <LCD_I2C_Location>
	LCD_I2C_Write_String("SYSTEM");
 8000d16:	4803      	ldr	r0, [pc, #12]	@ (8000d24 <lcd_init_display+0x2c>)
 8000d18:	f7ff ffbb 	bl	8000c92 <LCD_I2C_Write_String>
}
 8000d1c:	bf00      	nop
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	08004a78 	.word	0x08004a78
 8000d24:	08004a88 	.word	0x08004a88

08000d28 <lcd_auto_display>:

void lcd_auto_display() {
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
	LCD_I2C_Clear();
 8000d2c:	f7ff ff88 	bl	8000c40 <LCD_I2C_Clear>
	LCD_I2C_Location(0, 0);
 8000d30:	2100      	movs	r1, #0
 8000d32:	2000      	movs	r0, #0
 8000d34:	f7ff ff8e 	bl	8000c54 <LCD_I2C_Location>
	LCD_I2C_Write_String("TRAFFIC1: ");
 8000d38:	4812      	ldr	r0, [pc, #72]	@ (8000d84 <lcd_auto_display+0x5c>)
 8000d3a:	f7ff ffaa 	bl	8000c92 <LCD_I2C_Write_String>
	LCD_I2C_Location(0, 11);
 8000d3e:	210b      	movs	r1, #11
 8000d40:	2000      	movs	r0, #0
 8000d42:	f7ff ff87 	bl	8000c54 <LCD_I2C_Location>
	LCD_I2C_Write_Number(trafficCounters[0]/1000);
 8000d46:	4b10      	ldr	r3, [pc, #64]	@ (8000d88 <lcd_auto_display+0x60>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4a10      	ldr	r2, [pc, #64]	@ (8000d8c <lcd_auto_display+0x64>)
 8000d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8000d50:	099b      	lsrs	r3, r3, #6
 8000d52:	4618      	mov	r0, r3
 8000d54:	f7ff ffba 	bl	8000ccc <LCD_I2C_Write_Number>
	LCD_I2C_Location(1, 0);
 8000d58:	2100      	movs	r1, #0
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	f7ff ff7a 	bl	8000c54 <LCD_I2C_Location>
	LCD_I2C_Write_String("TRAFFIC2: ");
 8000d60:	480b      	ldr	r0, [pc, #44]	@ (8000d90 <lcd_auto_display+0x68>)
 8000d62:	f7ff ff96 	bl	8000c92 <LCD_I2C_Write_String>
	LCD_I2C_Location(1, 11);
 8000d66:	210b      	movs	r1, #11
 8000d68:	2001      	movs	r0, #1
 8000d6a:	f7ff ff73 	bl	8000c54 <LCD_I2C_Location>
	LCD_I2C_Write_Number(trafficCounters[1]/1000);
 8000d6e:	4b06      	ldr	r3, [pc, #24]	@ (8000d88 <lcd_auto_display+0x60>)
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	4a06      	ldr	r2, [pc, #24]	@ (8000d8c <lcd_auto_display+0x64>)
 8000d74:	fba2 2303 	umull	r2, r3, r2, r3
 8000d78:	099b      	lsrs	r3, r3, #6
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff ffa6 	bl	8000ccc <LCD_I2C_Write_Number>
}
 8000d80:	bf00      	nop
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	08004a90 	.word	0x08004a90
 8000d88:	2000036c 	.word	0x2000036c
 8000d8c:	10624dd3 	.word	0x10624dd3
 8000d90:	08004a9c 	.word	0x08004a9c

08000d94 <lcd_manual_display>:

void lcd_manual_display() {
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
	LCD_I2C_Clear();
 8000d98:	f7ff ff52 	bl	8000c40 <LCD_I2C_Clear>
	LCD_I2C_Location(0, 0);
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	2000      	movs	r0, #0
 8000da0:	f7ff ff58 	bl	8000c54 <LCD_I2C_Location>
	LCD_I2C_Write_String("MANUAL MODE");
 8000da4:	4802      	ldr	r0, [pc, #8]	@ (8000db0 <lcd_manual_display+0x1c>)
 8000da6:	f7ff ff74 	bl	8000c92 <LCD_I2C_Write_String>
}
 8000daa:	bf00      	nop
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	08004aa8 	.word	0x08004aa8

08000db4 <lcd_tunning_red>:
	LCD_I2C_Clear();
	LCD_I2C_Location(0, 2);
	LCD_I2C_Write_String("TUNNING MODE");
}

void lcd_tunning_red() {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
	LCD_I2C_Clear();
 8000db8:	f7ff ff42 	bl	8000c40 <LCD_I2C_Clear>
	LCD_I2C_Location(0, 0);
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	2000      	movs	r0, #0
 8000dc0:	f7ff ff48 	bl	8000c54 <LCD_I2C_Location>
	LCD_I2C_Write_String("TUNNING MODE");
 8000dc4:	480c      	ldr	r0, [pc, #48]	@ (8000df8 <lcd_tunning_red+0x44>)
 8000dc6:	f7ff ff64 	bl	8000c92 <LCD_I2C_Write_String>
	LCD_I2C_Location(1, 0);
 8000dca:	2100      	movs	r1, #0
 8000dcc:	2001      	movs	r0, #1
 8000dce:	f7ff ff41 	bl	8000c54 <LCD_I2C_Location>
	LCD_I2C_Write_String("RED: ");
 8000dd2:	480a      	ldr	r0, [pc, #40]	@ (8000dfc <lcd_tunning_red+0x48>)
 8000dd4:	f7ff ff5d 	bl	8000c92 <LCD_I2C_Write_String>
	LCD_I2C_Location(1, 6);
 8000dd8:	2106      	movs	r1, #6
 8000dda:	2001      	movs	r0, #1
 8000ddc:	f7ff ff3a 	bl	8000c54 <LCD_I2C_Location>
	LCD_I2C_Write_Number(trafficRedDuration / 1000);
 8000de0:	4b07      	ldr	r3, [pc, #28]	@ (8000e00 <lcd_tunning_red+0x4c>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a07      	ldr	r2, [pc, #28]	@ (8000e04 <lcd_tunning_red+0x50>)
 8000de6:	fba2 2303 	umull	r2, r3, r2, r3
 8000dea:	099b      	lsrs	r3, r3, #6
 8000dec:	4618      	mov	r0, r3
 8000dee:	f7ff ff6d 	bl	8000ccc <LCD_I2C_Write_Number>
}
 8000df2:	bf00      	nop
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	08004ab4 	.word	0x08004ab4
 8000dfc:	08004ac4 	.word	0x08004ac4
 8000e00:	20000034 	.word	0x20000034
 8000e04:	10624dd3 	.word	0x10624dd3

08000e08 <lcd_tunning_green>:
void lcd_tunning_green() {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
	LCD_I2C_Clear();
 8000e0c:	f7ff ff18 	bl	8000c40 <LCD_I2C_Clear>
	LCD_I2C_Location(0, 0);
 8000e10:	2100      	movs	r1, #0
 8000e12:	2000      	movs	r0, #0
 8000e14:	f7ff ff1e 	bl	8000c54 <LCD_I2C_Location>
	LCD_I2C_Write_String("TUNNING MODE");
 8000e18:	480c      	ldr	r0, [pc, #48]	@ (8000e4c <lcd_tunning_green+0x44>)
 8000e1a:	f7ff ff3a 	bl	8000c92 <LCD_I2C_Write_String>
	LCD_I2C_Location(1, 0);
 8000e1e:	2100      	movs	r1, #0
 8000e20:	2001      	movs	r0, #1
 8000e22:	f7ff ff17 	bl	8000c54 <LCD_I2C_Location>
	LCD_I2C_Write_String("GREEN: ");
 8000e26:	480a      	ldr	r0, [pc, #40]	@ (8000e50 <lcd_tunning_green+0x48>)
 8000e28:	f7ff ff33 	bl	8000c92 <LCD_I2C_Write_String>
	LCD_I2C_Location(1, 8);
 8000e2c:	2108      	movs	r1, #8
 8000e2e:	2001      	movs	r0, #1
 8000e30:	f7ff ff10 	bl	8000c54 <LCD_I2C_Location>
	LCD_I2C_Write_Number(trafficGreenDuration/ 1000);
 8000e34:	4b07      	ldr	r3, [pc, #28]	@ (8000e54 <lcd_tunning_green+0x4c>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a07      	ldr	r2, [pc, #28]	@ (8000e58 <lcd_tunning_green+0x50>)
 8000e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e3e:	099b      	lsrs	r3, r3, #6
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff ff43 	bl	8000ccc <LCD_I2C_Write_Number>
}
 8000e46:	bf00      	nop
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	08004ab4 	.word	0x08004ab4
 8000e50:	08004acc 	.word	0x08004acc
 8000e54:	20000038 	.word	0x20000038
 8000e58:	10624dd3 	.word	0x10624dd3

08000e5c <lcd_tunning_yellow>:
void lcd_tunning_yellow() {
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
	LCD_I2C_Clear();
 8000e60:	f7ff feee 	bl	8000c40 <LCD_I2C_Clear>
	LCD_I2C_Location(0, 0);
 8000e64:	2100      	movs	r1, #0
 8000e66:	2000      	movs	r0, #0
 8000e68:	f7ff fef4 	bl	8000c54 <LCD_I2C_Location>
	LCD_I2C_Write_String("TUNNING MODE");
 8000e6c:	480c      	ldr	r0, [pc, #48]	@ (8000ea0 <lcd_tunning_yellow+0x44>)
 8000e6e:	f7ff ff10 	bl	8000c92 <LCD_I2C_Write_String>
	LCD_I2C_Location(1, 0);
 8000e72:	2100      	movs	r1, #0
 8000e74:	2001      	movs	r0, #1
 8000e76:	f7ff feed 	bl	8000c54 <LCD_I2C_Location>
	LCD_I2C_Write_String("YELLOW: ");
 8000e7a:	480a      	ldr	r0, [pc, #40]	@ (8000ea4 <lcd_tunning_yellow+0x48>)
 8000e7c:	f7ff ff09 	bl	8000c92 <LCD_I2C_Write_String>
	LCD_I2C_Location(1, 9);
 8000e80:	2109      	movs	r1, #9
 8000e82:	2001      	movs	r0, #1
 8000e84:	f7ff fee6 	bl	8000c54 <LCD_I2C_Location>
	LCD_I2C_Write_Number(trafficYellowDuration / 1000);
 8000e88:	4b07      	ldr	r3, [pc, #28]	@ (8000ea8 <lcd_tunning_yellow+0x4c>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a07      	ldr	r2, [pc, #28]	@ (8000eac <lcd_tunning_yellow+0x50>)
 8000e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8000e92:	099b      	lsrs	r3, r3, #6
 8000e94:	4618      	mov	r0, r3
 8000e96:	f7ff ff19 	bl	8000ccc <LCD_I2C_Write_Number>
}
 8000e9a:	bf00      	nop
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	08004ab4 	.word	0x08004ab4
 8000ea4:	08004ad4 	.word	0x08004ad4
 8000ea8:	2000003c 	.word	0x2000003c
 8000eac:	10624dd3 	.word	0x10624dd3

08000eb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eb4:	f001 f824 	bl	8001f00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eb8:	f000 f836 	bl	8000f28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ebc:	f000 f91a 	bl	80010f4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000ec0:	f000 f8ee 	bl	80010a0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000ec4:	f000 f8a0 	bl	8001008 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000ec8:	f000 f870 	bl	8000fac <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000ecc:	4810      	ldr	r0, [pc, #64]	@ (8000f10 <main+0x60>)
 8000ece:	f002 fc95 	bl	80037fc <HAL_TIM_Base_Start_IT>
  SCH_Init();
 8000ed2:	f000 fa77 	bl	80013c4 <SCH_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_AddTask(testMCU, 0, 500);
 8000ed6:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000eda:	2100      	movs	r1, #0
 8000edc:	480d      	ldr	r0, [pc, #52]	@ (8000f14 <main+0x64>)
 8000ede:	f000 fafb 	bl	80014d8 <SCH_AddTask>
  SCH_AddTask(buttonReading, 0, TIMER_TICK);
 8000ee2:	220a      	movs	r2, #10
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	480c      	ldr	r0, [pc, #48]	@ (8000f18 <main+0x68>)
 8000ee8:	f000 faf6 	bl	80014d8 <SCH_AddTask>
  SCH_AddTask(fsmInit, 0, 0);
 8000eec:	2200      	movs	r2, #0
 8000eee:	2100      	movs	r1, #0
 8000ef0:	480a      	ldr	r0, [pc, #40]	@ (8000f1c <main+0x6c>)
 8000ef2:	f000 faf1 	bl	80014d8 <SCH_AddTask>
  SCH_AddTask(LCD_I2C_Init, 0, 0);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2100      	movs	r1, #0
 8000efa:	4809      	ldr	r0, [pc, #36]	@ (8000f20 <main+0x70>)
 8000efc:	f000 faec 	bl	80014d8 <SCH_AddTask>
  SCH_AddTask(fsmProcessing, 10, TIMER_TICK);
 8000f00:	220a      	movs	r2, #10
 8000f02:	210a      	movs	r1, #10
 8000f04:	4807      	ldr	r0, [pc, #28]	@ (8000f24 <main+0x74>)
 8000f06:	f000 fae7 	bl	80014d8 <SCH_AddTask>
  while (1)
  {
	  SCH_Dispatch();
 8000f0a:	f000 facb 	bl	80014a4 <SCH_Dispatch>
 8000f0e:	e7fc      	b.n	8000f0a <main+0x5a>
 8000f10:	20000144 	.word	0x20000144
 8000f14:	08001d41 	.word	0x08001d41
 8000f18:	0800015d 	.word	0x0800015d
 8000f1c:	08000981 	.word	0x08000981
 8000f20:	08000be5 	.word	0x08000be5
 8000f24:	080009a1 	.word	0x080009a1

08000f28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b090      	sub	sp, #64	@ 0x40
 8000f2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f2e:	f107 0318 	add.w	r3, r7, #24
 8000f32:	2228      	movs	r2, #40	@ 0x28
 8000f34:	2100      	movs	r1, #0
 8000f36:	4618      	mov	r0, r3
 8000f38:	f003 f900 	bl	800413c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f3c:	1d3b      	adds	r3, r7, #4
 8000f3e:	2200      	movs	r2, #0
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	605a      	str	r2, [r3, #4]
 8000f44:	609a      	str	r2, [r3, #8]
 8000f46:	60da      	str	r2, [r3, #12]
 8000f48:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f52:	2310      	movs	r3, #16
 8000f54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f56:	2302      	movs	r3, #2
 8000f58:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000f5e:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000f62:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f64:	f107 0318 	add.w	r3, r7, #24
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f001 ffe7 	bl	8002f3c <HAL_RCC_OscConfig>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000f74:	f000 f977 	bl	8001266 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f78:	230f      	movs	r3, #15
 8000f7a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f80:	2300      	movs	r3, #0
 8000f82:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f84:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f88:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f8e:	1d3b      	adds	r3, r7, #4
 8000f90:	2102      	movs	r1, #2
 8000f92:	4618      	mov	r0, r3
 8000f94:	f002 fa54 	bl	8003440 <HAL_RCC_ClockConfig>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000f9e:	f000 f962 	bl	8001266 <Error_Handler>
  }
}
 8000fa2:	bf00      	nop
 8000fa4:	3740      	adds	r7, #64	@ 0x40
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
	...

08000fac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fb0:	4b12      	ldr	r3, [pc, #72]	@ (8000ffc <MX_I2C1_Init+0x50>)
 8000fb2:	4a13      	ldr	r2, [pc, #76]	@ (8001000 <MX_I2C1_Init+0x54>)
 8000fb4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000fb6:	4b11      	ldr	r3, [pc, #68]	@ (8000ffc <MX_I2C1_Init+0x50>)
 8000fb8:	4a12      	ldr	r2, [pc, #72]	@ (8001004 <MX_I2C1_Init+0x58>)
 8000fba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fbc:	4b0f      	ldr	r3, [pc, #60]	@ (8000ffc <MX_I2C1_Init+0x50>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fc2:	4b0e      	ldr	r3, [pc, #56]	@ (8000ffc <MX_I2C1_Init+0x50>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000ffc <MX_I2C1_Init+0x50>)
 8000fca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000fce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8000ffc <MX_I2C1_Init+0x50>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000fd6:	4b09      	ldr	r3, [pc, #36]	@ (8000ffc <MX_I2C1_Init+0x50>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fdc:	4b07      	ldr	r3, [pc, #28]	@ (8000ffc <MX_I2C1_Init+0x50>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fe2:	4b06      	ldr	r3, [pc, #24]	@ (8000ffc <MX_I2C1_Init+0x50>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fe8:	4804      	ldr	r0, [pc, #16]	@ (8000ffc <MX_I2C1_Init+0x50>)
 8000fea:	f001 fb0b 	bl	8002604 <HAL_I2C_Init>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ff4:	f000 f937 	bl	8001266 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ff8:	bf00      	nop
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	200000f0 	.word	0x200000f0
 8001000:	40005400 	.word	0x40005400
 8001004:	000186a0 	.word	0x000186a0

08001008 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b086      	sub	sp, #24
 800100c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800100e:	f107 0308 	add.w	r3, r7, #8
 8001012:	2200      	movs	r2, #0
 8001014:	601a      	str	r2, [r3, #0]
 8001016:	605a      	str	r2, [r3, #4]
 8001018:	609a      	str	r2, [r3, #8]
 800101a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800101c:	463b      	mov	r3, r7
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001024:	4b1d      	ldr	r3, [pc, #116]	@ (800109c <MX_TIM2_Init+0x94>)
 8001026:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800102a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9;
 800102c:	4b1b      	ldr	r3, [pc, #108]	@ (800109c <MX_TIM2_Init+0x94>)
 800102e:	2209      	movs	r2, #9
 8001030:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001032:	4b1a      	ldr	r3, [pc, #104]	@ (800109c <MX_TIM2_Init+0x94>)
 8001034:	2200      	movs	r2, #0
 8001036:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001038:	4b18      	ldr	r3, [pc, #96]	@ (800109c <MX_TIM2_Init+0x94>)
 800103a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800103e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001040:	4b16      	ldr	r3, [pc, #88]	@ (800109c <MX_TIM2_Init+0x94>)
 8001042:	2200      	movs	r2, #0
 8001044:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001046:	4b15      	ldr	r3, [pc, #84]	@ (800109c <MX_TIM2_Init+0x94>)
 8001048:	2200      	movs	r2, #0
 800104a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800104c:	4813      	ldr	r0, [pc, #76]	@ (800109c <MX_TIM2_Init+0x94>)
 800104e:	f002 fb85 	bl	800375c <HAL_TIM_Base_Init>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001058:	f000 f905 	bl	8001266 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800105c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001060:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001062:	f107 0308 	add.w	r3, r7, #8
 8001066:	4619      	mov	r1, r3
 8001068:	480c      	ldr	r0, [pc, #48]	@ (800109c <MX_TIM2_Init+0x94>)
 800106a:	f002 fd09 	bl	8003a80 <HAL_TIM_ConfigClockSource>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001074:	f000 f8f7 	bl	8001266 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001078:	2300      	movs	r3, #0
 800107a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800107c:	2300      	movs	r3, #0
 800107e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001080:	463b      	mov	r3, r7
 8001082:	4619      	mov	r1, r3
 8001084:	4805      	ldr	r0, [pc, #20]	@ (800109c <MX_TIM2_Init+0x94>)
 8001086:	f002 feeb 	bl	8003e60 <HAL_TIMEx_MasterConfigSynchronization>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001090:	f000 f8e9 	bl	8001266 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001094:	bf00      	nop
 8001096:	3718      	adds	r7, #24
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	20000144 	.word	0x20000144

080010a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010a4:	4b11      	ldr	r3, [pc, #68]	@ (80010ec <MX_USART2_UART_Init+0x4c>)
 80010a6:	4a12      	ldr	r2, [pc, #72]	@ (80010f0 <MX_USART2_UART_Init+0x50>)
 80010a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80010aa:	4b10      	ldr	r3, [pc, #64]	@ (80010ec <MX_USART2_UART_Init+0x4c>)
 80010ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010b2:	4b0e      	ldr	r3, [pc, #56]	@ (80010ec <MX_USART2_UART_Init+0x4c>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010b8:	4b0c      	ldr	r3, [pc, #48]	@ (80010ec <MX_USART2_UART_Init+0x4c>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010be:	4b0b      	ldr	r3, [pc, #44]	@ (80010ec <MX_USART2_UART_Init+0x4c>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010c4:	4b09      	ldr	r3, [pc, #36]	@ (80010ec <MX_USART2_UART_Init+0x4c>)
 80010c6:	220c      	movs	r2, #12
 80010c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ca:	4b08      	ldr	r3, [pc, #32]	@ (80010ec <MX_USART2_UART_Init+0x4c>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010d0:	4b06      	ldr	r3, [pc, #24]	@ (80010ec <MX_USART2_UART_Init+0x4c>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010d6:	4805      	ldr	r0, [pc, #20]	@ (80010ec <MX_USART2_UART_Init+0x4c>)
 80010d8:	f002 ff32 	bl	8003f40 <HAL_UART_Init>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80010e2:	f000 f8c0 	bl	8001266 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	2000018c 	.word	0x2000018c
 80010f0:	40004400 	.word	0x40004400

080010f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b088      	sub	sp, #32
 80010f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fa:	f107 0310 	add.w	r3, r7, #16
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
 8001106:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001108:	4b4a      	ldr	r3, [pc, #296]	@ (8001234 <MX_GPIO_Init+0x140>)
 800110a:	699b      	ldr	r3, [r3, #24]
 800110c:	4a49      	ldr	r2, [pc, #292]	@ (8001234 <MX_GPIO_Init+0x140>)
 800110e:	f043 0310 	orr.w	r3, r3, #16
 8001112:	6193      	str	r3, [r2, #24]
 8001114:	4b47      	ldr	r3, [pc, #284]	@ (8001234 <MX_GPIO_Init+0x140>)
 8001116:	699b      	ldr	r3, [r3, #24]
 8001118:	f003 0310 	and.w	r3, r3, #16
 800111c:	60fb      	str	r3, [r7, #12]
 800111e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001120:	4b44      	ldr	r3, [pc, #272]	@ (8001234 <MX_GPIO_Init+0x140>)
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	4a43      	ldr	r2, [pc, #268]	@ (8001234 <MX_GPIO_Init+0x140>)
 8001126:	f043 0320 	orr.w	r3, r3, #32
 800112a:	6193      	str	r3, [r2, #24]
 800112c:	4b41      	ldr	r3, [pc, #260]	@ (8001234 <MX_GPIO_Init+0x140>)
 800112e:	699b      	ldr	r3, [r3, #24]
 8001130:	f003 0320 	and.w	r3, r3, #32
 8001134:	60bb      	str	r3, [r7, #8]
 8001136:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001138:	4b3e      	ldr	r3, [pc, #248]	@ (8001234 <MX_GPIO_Init+0x140>)
 800113a:	699b      	ldr	r3, [r3, #24]
 800113c:	4a3d      	ldr	r2, [pc, #244]	@ (8001234 <MX_GPIO_Init+0x140>)
 800113e:	f043 0304 	orr.w	r3, r3, #4
 8001142:	6193      	str	r3, [r2, #24]
 8001144:	4b3b      	ldr	r3, [pc, #236]	@ (8001234 <MX_GPIO_Init+0x140>)
 8001146:	699b      	ldr	r3, [r3, #24]
 8001148:	f003 0304 	and.w	r3, r3, #4
 800114c:	607b      	str	r3, [r7, #4]
 800114e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001150:	4b38      	ldr	r3, [pc, #224]	@ (8001234 <MX_GPIO_Init+0x140>)
 8001152:	699b      	ldr	r3, [r3, #24]
 8001154:	4a37      	ldr	r2, [pc, #220]	@ (8001234 <MX_GPIO_Init+0x140>)
 8001156:	f043 0308 	orr.w	r3, r3, #8
 800115a:	6193      	str	r3, [r2, #24]
 800115c:	4b35      	ldr	r3, [pc, #212]	@ (8001234 <MX_GPIO_Init+0x140>)
 800115e:	699b      	ldr	r3, [r3, #24]
 8001160:	f003 0308 	and.w	r3, r3, #8
 8001164:	603b      	str	r3, [r7, #0]
 8001166:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CONTROL_TRAFFIC0_0_Pin|CONTROL_TRAFFIC0_1_Pin|CONTROL_TRAFFIC1_0_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8001168:	2200      	movs	r2, #0
 800116a:	2133      	movs	r1, #51	@ 0x33
 800116c:	4832      	ldr	r0, [pc, #200]	@ (8001238 <MX_GPIO_Init+0x144>)
 800116e:	f001 f9f6 	bl	800255e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CONTROL_TRAFFIC1_1_GPIO_Port, CONTROL_TRAFFIC1_1_Pin, GPIO_PIN_RESET);
 8001172:	2200      	movs	r2, #0
 8001174:	2101      	movs	r1, #1
 8001176:	4831      	ldr	r0, [pc, #196]	@ (800123c <MX_GPIO_Init+0x148>)
 8001178:	f001 f9f1 	bl	800255e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800117c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001180:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001182:	4b2f      	ldr	r3, [pc, #188]	@ (8001240 <MX_GPIO_Init+0x14c>)
 8001184:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001186:	2300      	movs	r3, #0
 8001188:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800118a:	f107 0310 	add.w	r3, r7, #16
 800118e:	4619      	mov	r1, r3
 8001190:	482c      	ldr	r0, [pc, #176]	@ (8001244 <MX_GPIO_Init+0x150>)
 8001192:	f001 f849 	bl	8002228 <HAL_GPIO_Init>

  /*Configure GPIO pins : CONTROL_TRAFFIC0_0_Pin CONTROL_TRAFFIC0_1_Pin CONTROL_TRAFFIC1_0_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = CONTROL_TRAFFIC0_0_Pin|CONTROL_TRAFFIC0_1_Pin|CONTROL_TRAFFIC1_0_Pin|LED_RED_Pin;
 8001196:	2333      	movs	r3, #51	@ 0x33
 8001198:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800119a:	2301      	movs	r3, #1
 800119c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119e:	2300      	movs	r3, #0
 80011a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a2:	2302      	movs	r3, #2
 80011a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a6:	f107 0310 	add.w	r3, r7, #16
 80011aa:	4619      	mov	r1, r3
 80011ac:	4822      	ldr	r0, [pc, #136]	@ (8001238 <MX_GPIO_Init+0x144>)
 80011ae:	f001 f83b 	bl	8002228 <HAL_GPIO_Init>

  /*Configure GPIO pin : CONTROL_TRAFFIC1_1_Pin */
  GPIO_InitStruct.Pin = CONTROL_TRAFFIC1_1_Pin;
 80011b2:	2301      	movs	r3, #1
 80011b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b6:	2301      	movs	r3, #1
 80011b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011be:	2302      	movs	r3, #2
 80011c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CONTROL_TRAFFIC1_1_GPIO_Port, &GPIO_InitStruct);
 80011c2:	f107 0310 	add.w	r3, r7, #16
 80011c6:	4619      	mov	r1, r3
 80011c8:	481c      	ldr	r0, [pc, #112]	@ (800123c <MX_GPIO_Init+0x148>)
 80011ca:	f001 f82d 	bl	8002228 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON0_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON0_Pin;
 80011ce:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 80011d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011d4:	2300      	movs	r3, #0
 80011d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011d8:	2301      	movs	r3, #1
 80011da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011dc:	f107 0310 	add.w	r3, r7, #16
 80011e0:	4619      	mov	r1, r3
 80011e2:	4816      	ldr	r0, [pc, #88]	@ (800123c <MX_GPIO_Init+0x148>)
 80011e4:	f001 f820 	bl	8002228 <HAL_GPIO_Init>

  /*Configure GPIO pins : SERVER_BUTTON2_Pin SERVER_BUTTON3_Pin SERVER_BUTTON0_Pin SERVER_BUTTON1_Pin */
  GPIO_InitStruct.Pin = SERVER_BUTTON2_Pin|SERVER_BUTTON3_Pin|SERVER_BUTTON0_Pin|SERVER_BUTTON1_Pin;
 80011e8:	f44f 6354 	mov.w	r3, #3392	@ 0xd40
 80011ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ee:	2300      	movs	r3, #0
 80011f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011f2:	2301      	movs	r3, #1
 80011f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011f6:	f107 0310 	add.w	r3, r7, #16
 80011fa:	4619      	mov	r1, r3
 80011fc:	4811      	ldr	r0, [pc, #68]	@ (8001244 <MX_GPIO_Init+0x150>)
 80011fe:	f001 f813 	bl	8002228 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON2_Pin|BUTTON3_Pin;
 8001202:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001206:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800120c:	2301      	movs	r3, #1
 800120e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001210:	f107 0310 	add.w	r3, r7, #16
 8001214:	4619      	mov	r1, r3
 8001216:	4808      	ldr	r0, [pc, #32]	@ (8001238 <MX_GPIO_Init+0x144>)
 8001218:	f001 f806 	bl	8002228 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800121c:	2200      	movs	r2, #0
 800121e:	2100      	movs	r1, #0
 8001220:	2028      	movs	r0, #40	@ 0x28
 8001222:	f000 ffca 	bl	80021ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001226:	2028      	movs	r0, #40	@ 0x28
 8001228:	f000 ffe3 	bl	80021f2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800122c:	bf00      	nop
 800122e:	3720      	adds	r7, #32
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	40021000 	.word	0x40021000
 8001238:	40010800 	.word	0x40010800
 800123c:	40010c00 	.word	0x40010c00
 8001240:	10110000 	.word	0x10110000
 8001244:	40011000 	.word	0x40011000

08001248 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001258:	d101      	bne.n	800125e <HAL_TIM_PeriodElapsedCallback+0x16>
		SCH_Update();
 800125a:	f000 f8fd 	bl	8001458 <SCH_Update>
	}
}
 800125e:	bf00      	nop
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001266:	b480      	push	{r7}
 8001268:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800126a:	b672      	cpsid	i
}
 800126c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800126e:	bf00      	nop
 8001270:	e7fd      	b.n	800126e <Error_Handler+0x8>
	...

08001274 <turnOffLed>:
static uint16_t controlTraffic0Pins[TRAFFIC_NUMBER] = {CONTROL_TRAFFIC0_0_Pin, CONTROL_TRAFFIC1_0_Pin};

static GPIO_TypeDef* controlTraffic1Ports[TRAFFIC_NUMBER] = {CONTROL_TRAFFIC0_1_GPIO_Port, CONTROL_TRAFFIC1_1_GPIO_Port};
static uint16_t controlTraffic1Pins[TRAFFIC_NUMBER] = {CONTROL_TRAFFIC0_1_Pin, CONTROL_TRAFFIC1_1_Pin};

void turnOffLed(uint8_t index) {
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	4603      	mov	r3, r0
 800127c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(controlTraffic0Ports[index], controlTraffic0Pins[index], GPIO_PIN_RESET);
 800127e:	79fb      	ldrb	r3, [r7, #7]
 8001280:	4a0d      	ldr	r2, [pc, #52]	@ (80012b8 <turnOffLed+0x44>)
 8001282:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001286:	79fb      	ldrb	r3, [r7, #7]
 8001288:	4a0c      	ldr	r2, [pc, #48]	@ (80012bc <turnOffLed+0x48>)
 800128a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800128e:	2200      	movs	r2, #0
 8001290:	4619      	mov	r1, r3
 8001292:	f001 f964 	bl	800255e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(controlTraffic1Ports[index], controlTraffic1Pins[index], GPIO_PIN_RESET);
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	4a09      	ldr	r2, [pc, #36]	@ (80012c0 <turnOffLed+0x4c>)
 800129a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800129e:	79fb      	ldrb	r3, [r7, #7]
 80012a0:	4a08      	ldr	r2, [pc, #32]	@ (80012c4 <turnOffLed+0x50>)
 80012a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012a6:	2200      	movs	r2, #0
 80012a8:	4619      	mov	r1, r3
 80012aa:	f001 f958 	bl	800255e <HAL_GPIO_WritePin>
}
 80012ae:	bf00      	nop
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20000018 	.word	0x20000018
 80012bc:	20000020 	.word	0x20000020
 80012c0:	20000024 	.word	0x20000024
 80012c4:	2000002c 	.word	0x2000002c

080012c8 <turnOnRed>:
void turnOnRed(uint8_t index) {
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(controlTraffic0Ports[index], controlTraffic0Pins[index], GPIO_PIN_SET);
 80012d2:	79fb      	ldrb	r3, [r7, #7]
 80012d4:	4a0d      	ldr	r2, [pc, #52]	@ (800130c <turnOnRed+0x44>)
 80012d6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80012da:	79fb      	ldrb	r3, [r7, #7]
 80012dc:	4a0c      	ldr	r2, [pc, #48]	@ (8001310 <turnOnRed+0x48>)
 80012de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012e2:	2201      	movs	r2, #1
 80012e4:	4619      	mov	r1, r3
 80012e6:	f001 f93a 	bl	800255e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(controlTraffic1Ports[index], controlTraffic1Pins[index], GPIO_PIN_SET);
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	4a09      	ldr	r2, [pc, #36]	@ (8001314 <turnOnRed+0x4c>)
 80012ee:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80012f2:	79fb      	ldrb	r3, [r7, #7]
 80012f4:	4a08      	ldr	r2, [pc, #32]	@ (8001318 <turnOnRed+0x50>)
 80012f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012fa:	2201      	movs	r2, #1
 80012fc:	4619      	mov	r1, r3
 80012fe:	f001 f92e 	bl	800255e <HAL_GPIO_WritePin>
}
 8001302:	bf00      	nop
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	20000018 	.word	0x20000018
 8001310:	20000020 	.word	0x20000020
 8001314:	20000024 	.word	0x20000024
 8001318:	2000002c 	.word	0x2000002c

0800131c <turnOnGreen>:
void turnOnGreen(uint8_t index) {
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(controlTraffic0Ports[index], controlTraffic0Pins[index], GPIO_PIN_SET);
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	4a0d      	ldr	r2, [pc, #52]	@ (8001360 <turnOnGreen+0x44>)
 800132a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800132e:	79fb      	ldrb	r3, [r7, #7]
 8001330:	4a0c      	ldr	r2, [pc, #48]	@ (8001364 <turnOnGreen+0x48>)
 8001332:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001336:	2201      	movs	r2, #1
 8001338:	4619      	mov	r1, r3
 800133a:	f001 f910 	bl	800255e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(controlTraffic1Ports[index], controlTraffic1Pins[index], GPIO_PIN_RESET);
 800133e:	79fb      	ldrb	r3, [r7, #7]
 8001340:	4a09      	ldr	r2, [pc, #36]	@ (8001368 <turnOnGreen+0x4c>)
 8001342:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	4a08      	ldr	r2, [pc, #32]	@ (800136c <turnOnGreen+0x50>)
 800134a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800134e:	2200      	movs	r2, #0
 8001350:	4619      	mov	r1, r3
 8001352:	f001 f904 	bl	800255e <HAL_GPIO_WritePin>
}
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	20000018 	.word	0x20000018
 8001364:	20000020 	.word	0x20000020
 8001368:	20000024 	.word	0x20000024
 800136c:	2000002c 	.word	0x2000002c

08001370 <turnOnYellow>:
void turnOnYellow(uint8_t index) {
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	4603      	mov	r3, r0
 8001378:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(controlTraffic0Ports[index], controlTraffic0Pins[index], GPIO_PIN_RESET);
 800137a:	79fb      	ldrb	r3, [r7, #7]
 800137c:	4a0d      	ldr	r2, [pc, #52]	@ (80013b4 <turnOnYellow+0x44>)
 800137e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	4a0c      	ldr	r2, [pc, #48]	@ (80013b8 <turnOnYellow+0x48>)
 8001386:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800138a:	2200      	movs	r2, #0
 800138c:	4619      	mov	r1, r3
 800138e:	f001 f8e6 	bl	800255e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(controlTraffic1Ports[index], controlTraffic1Pins[index], GPIO_PIN_SET);
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	4a09      	ldr	r2, [pc, #36]	@ (80013bc <turnOnYellow+0x4c>)
 8001396:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	4a08      	ldr	r2, [pc, #32]	@ (80013c0 <turnOnYellow+0x50>)
 800139e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013a2:	2201      	movs	r2, #1
 80013a4:	4619      	mov	r1, r3
 80013a6:	f001 f8da 	bl	800255e <HAL_GPIO_WritePin>
}
 80013aa:	bf00      	nop
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	20000018 	.word	0x20000018
 80013b8:	20000020 	.word	0x20000020
 80013bc:	20000024 	.word	0x20000024
 80013c0:	2000002c 	.word	0x2000002c

080013c4 <SCH_Init>:

#include "scheduler.h"

SCH_Task tasks[SCH_TASKNUMBER];

void SCH_Init(void) {
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < SCH_TASKNUMBER; i ++) {
 80013ca:	2300      	movs	r3, #0
 80013cc:	71fb      	strb	r3, [r7, #7]
 80013ce:	e037      	b.n	8001440 <SCH_Init+0x7c>
        tasks[i].functionPointer = 0;
 80013d0:	79fa      	ldrb	r2, [r7, #7]
 80013d2:	4920      	ldr	r1, [pc, #128]	@ (8001454 <SCH_Init+0x90>)
 80013d4:	4613      	mov	r3, r2
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	4413      	add	r3, r2
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	440b      	add	r3, r1
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
        tasks[i].id = SCH_TASKNUMBER - i;
 80013e2:	79fa      	ldrb	r2, [r7, #7]
 80013e4:	79fb      	ldrb	r3, [r7, #7]
 80013e6:	f1c3 0314 	rsb	r3, r3, #20
 80013ea:	b2d8      	uxtb	r0, r3
 80013ec:	4919      	ldr	r1, [pc, #100]	@ (8001454 <SCH_Init+0x90>)
 80013ee:	4613      	mov	r3, r2
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	4413      	add	r3, r2
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	440b      	add	r3, r1
 80013f8:	3304      	adds	r3, #4
 80013fa:	4602      	mov	r2, r0
 80013fc:	701a      	strb	r2, [r3, #0]
        tasks[i].delay = 0;
 80013fe:	79fa      	ldrb	r2, [r7, #7]
 8001400:	4914      	ldr	r1, [pc, #80]	@ (8001454 <SCH_Init+0x90>)
 8001402:	4613      	mov	r3, r2
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	4413      	add	r3, r2
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	440b      	add	r3, r1
 800140c:	3308      	adds	r3, #8
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
        tasks[i].period = 0;
 8001412:	79fa      	ldrb	r2, [r7, #7]
 8001414:	490f      	ldr	r1, [pc, #60]	@ (8001454 <SCH_Init+0x90>)
 8001416:	4613      	mov	r3, r2
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	4413      	add	r3, r2
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	440b      	add	r3, r1
 8001420:	330c      	adds	r3, #12
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]
        tasks[i].flag = 0;
 8001426:	79fa      	ldrb	r2, [r7, #7]
 8001428:	490a      	ldr	r1, [pc, #40]	@ (8001454 <SCH_Init+0x90>)
 800142a:	4613      	mov	r3, r2
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	4413      	add	r3, r2
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	440b      	add	r3, r1
 8001434:	3310      	adds	r3, #16
 8001436:	2200      	movs	r2, #0
 8001438:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < SCH_TASKNUMBER; i ++) {
 800143a:	79fb      	ldrb	r3, [r7, #7]
 800143c:	3301      	adds	r3, #1
 800143e:	71fb      	strb	r3, [r7, #7]
 8001440:	79fb      	ldrb	r3, [r7, #7]
 8001442:	2b13      	cmp	r3, #19
 8001444:	d9c4      	bls.n	80013d0 <SCH_Init+0xc>
    }
}
 8001446:	bf00      	nop
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	bc80      	pop	{r7}
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	200001d4 	.word	0x200001d4

08001458 <SCH_Update>:

void SCH_Update(void) {
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
    if (tasks[0].functionPointer == 0) return;
 800145c:	4b10      	ldr	r3, [pc, #64]	@ (80014a0 <SCH_Update+0x48>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d018      	beq.n	8001496 <SCH_Update+0x3e>
	if (tasks[0].delay > 0) {
 8001464:	4b0e      	ldr	r3, [pc, #56]	@ (80014a0 <SCH_Update+0x48>)
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d00c      	beq.n	8001486 <SCH_Update+0x2e>
		if (tasks[0].delay > TIMER_TICK) {
 800146c:	4b0c      	ldr	r3, [pc, #48]	@ (80014a0 <SCH_Update+0x48>)
 800146e:	689b      	ldr	r3, [r3, #8]
 8001470:	2b0a      	cmp	r3, #10
 8001472:	d905      	bls.n	8001480 <SCH_Update+0x28>
			tasks[0].delay -= TIMER_TICK;
 8001474:	4b0a      	ldr	r3, [pc, #40]	@ (80014a0 <SCH_Update+0x48>)
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	3b0a      	subs	r3, #10
 800147a:	4a09      	ldr	r2, [pc, #36]	@ (80014a0 <SCH_Update+0x48>)
 800147c:	6093      	str	r3, [r2, #8]
 800147e:	e002      	b.n	8001486 <SCH_Update+0x2e>
		}
		else {
			tasks[0].delay = 0;
 8001480:	4b07      	ldr	r3, [pc, #28]	@ (80014a0 <SCH_Update+0x48>)
 8001482:	2200      	movs	r2, #0
 8001484:	609a      	str	r2, [r3, #8]
		}
	}
	if (tasks[0].delay == 0) {
 8001486:	4b06      	ldr	r3, [pc, #24]	@ (80014a0 <SCH_Update+0x48>)
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d104      	bne.n	8001498 <SCH_Update+0x40>
		tasks[0].flag = 1;
 800148e:	4b04      	ldr	r3, [pc, #16]	@ (80014a0 <SCH_Update+0x48>)
 8001490:	2201      	movs	r2, #1
 8001492:	741a      	strb	r2, [r3, #16]
 8001494:	e000      	b.n	8001498 <SCH_Update+0x40>
    if (tasks[0].functionPointer == 0) return;
 8001496:	bf00      	nop
	}
}
 8001498:	46bd      	mov	sp, r7
 800149a:	bc80      	pop	{r7}
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop
 80014a0:	200001d4 	.word	0x200001d4

080014a4 <SCH_Dispatch>:

void SCH_Dispatch(void) {
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
    if (tasks[0].flag == 0) return;
 80014a8:	4b0a      	ldr	r3, [pc, #40]	@ (80014d4 <SCH_Dispatch+0x30>)
 80014aa:	7c1b      	ldrb	r3, [r3, #16]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d00f      	beq.n	80014d0 <SCH_Dispatch+0x2c>
    (*tasks[0].functionPointer)();
 80014b0:	4b08      	ldr	r3, [pc, #32]	@ (80014d4 <SCH_Dispatch+0x30>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4798      	blx	r3
    if (tasks[0].period > 0) {
 80014b6:	4b07      	ldr	r3, [pc, #28]	@ (80014d4 <SCH_Dispatch+0x30>)
 80014b8:	68db      	ldr	r3, [r3, #12]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d002      	beq.n	80014c4 <SCH_Dispatch+0x20>
        SCH_RefreshTask();
 80014be:	f000 f9af 	bl	8001820 <SCH_RefreshTask>
 80014c2:	e006      	b.n	80014d2 <SCH_Dispatch+0x2e>
    }
    else {
        SCH_DeleteTask(tasks[0].id);
 80014c4:	4b03      	ldr	r3, [pc, #12]	@ (80014d4 <SCH_Dispatch+0x30>)
 80014c6:	791b      	ldrb	r3, [r3, #4]
 80014c8:	4618      	mov	r0, r3
 80014ca:	f000 f90b 	bl	80016e4 <SCH_DeleteTask>
 80014ce:	e000      	b.n	80014d2 <SCH_Dispatch+0x2e>
    if (tasks[0].flag == 0) return;
 80014d0:	bf00      	nop
    }
}
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	200001d4 	.word	0x200001d4

080014d8 <SCH_AddTask>:

uint8_t SCH_AddTask(void (*functionPointer)(void), uint32_t delay, uint32_t period) {
 80014d8:	b4b0      	push	{r4, r5, r7}
 80014da:	b089      	sub	sp, #36	@ 0x24
 80014dc:	af00      	add	r7, sp, #0
 80014de:	60f8      	str	r0, [r7, #12]
 80014e0:	60b9      	str	r1, [r7, #8]
 80014e2:	607a      	str	r2, [r7, #4]
    if (tasks[SCH_TASKNUMBER - 1].functionPointer != 0) return 0;
 80014e4:	4b7e      	ldr	r3, [pc, #504]	@ (80016e0 <SCH_AddTask+0x208>)
 80014e6:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <SCH_AddTask+0x1a>
 80014ee:	2300      	movs	r3, #0
 80014f0:	e0f1      	b.n	80016d6 <SCH_AddTask+0x1fe>
    uint8_t currentID = tasks[SCH_TASKNUMBER - 1].id;
 80014f2:	4b7b      	ldr	r3, [pc, #492]	@ (80016e0 <SCH_AddTask+0x208>)
 80014f4:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 80014f8:	767b      	strb	r3, [r7, #25]
    uint32_t currentDelay = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < SCH_TASKNUMBER; i ++) {
 80014fe:	2300      	movs	r3, #0
 8001500:	76fb      	strb	r3, [r7, #27]
 8001502:	e0e3      	b.n	80016cc <SCH_AddTask+0x1f4>
        currentDelay += tasks[i].delay;
 8001504:	7efa      	ldrb	r2, [r7, #27]
 8001506:	4976      	ldr	r1, [pc, #472]	@ (80016e0 <SCH_AddTask+0x208>)
 8001508:	4613      	mov	r3, r2
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	4413      	add	r3, r2
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	440b      	add	r3, r1
 8001512:	3308      	adds	r3, #8
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	69fa      	ldr	r2, [r7, #28]
 8001518:	4413      	add	r3, r2
 800151a:	61fb      	str	r3, [r7, #28]
        if (currentDelay > delay || tasks[i].functionPointer == 0) {
 800151c:	69fa      	ldr	r2, [r7, #28]
 800151e:	68bb      	ldr	r3, [r7, #8]
 8001520:	429a      	cmp	r2, r3
 8001522:	d80a      	bhi.n	800153a <SCH_AddTask+0x62>
 8001524:	7efa      	ldrb	r2, [r7, #27]
 8001526:	496e      	ldr	r1, [pc, #440]	@ (80016e0 <SCH_AddTask+0x208>)
 8001528:	4613      	mov	r3, r2
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	4413      	add	r3, r2
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	440b      	add	r3, r1
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2b00      	cmp	r3, #0
 8001536:	f040 80c6 	bne.w	80016c6 <SCH_AddTask+0x1ee>
            for (uint8_t j = SCH_TASKNUMBER - 1; j > i; j --) {
 800153a:	2313      	movs	r3, #19
 800153c:	76bb      	strb	r3, [r7, #26]
 800153e:	e017      	b.n	8001570 <SCH_AddTask+0x98>
                tasks[j] = tasks[j - 1];
 8001540:	7ebb      	ldrb	r3, [r7, #26]
 8001542:	1e5a      	subs	r2, r3, #1
 8001544:	7eb9      	ldrb	r1, [r7, #26]
 8001546:	4866      	ldr	r0, [pc, #408]	@ (80016e0 <SCH_AddTask+0x208>)
 8001548:	460b      	mov	r3, r1
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	440b      	add	r3, r1
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	4418      	add	r0, r3
 8001552:	4963      	ldr	r1, [pc, #396]	@ (80016e0 <SCH_AddTask+0x208>)
 8001554:	4613      	mov	r3, r2
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	4413      	add	r3, r2
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	440b      	add	r3, r1
 800155e:	4604      	mov	r4, r0
 8001560:	461d      	mov	r5, r3
 8001562:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001564:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001566:	682b      	ldr	r3, [r5, #0]
 8001568:	6023      	str	r3, [r4, #0]
            for (uint8_t j = SCH_TASKNUMBER - 1; j > i; j --) {
 800156a:	7ebb      	ldrb	r3, [r7, #26]
 800156c:	3b01      	subs	r3, #1
 800156e:	76bb      	strb	r3, [r7, #26]
 8001570:	7eba      	ldrb	r2, [r7, #26]
 8001572:	7efb      	ldrb	r3, [r7, #27]
 8001574:	429a      	cmp	r2, r3
 8001576:	d8e3      	bhi.n	8001540 <SCH_AddTask+0x68>
            }
            tasks[i].functionPointer = functionPointer;
 8001578:	7efa      	ldrb	r2, [r7, #27]
 800157a:	4959      	ldr	r1, [pc, #356]	@ (80016e0 <SCH_AddTask+0x208>)
 800157c:	4613      	mov	r3, r2
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	4413      	add	r3, r2
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	440b      	add	r3, r1
 8001586:	68fa      	ldr	r2, [r7, #12]
 8001588:	601a      	str	r2, [r3, #0]
            tasks[i].id = currentID;
 800158a:	7efa      	ldrb	r2, [r7, #27]
 800158c:	4954      	ldr	r1, [pc, #336]	@ (80016e0 <SCH_AddTask+0x208>)
 800158e:	4613      	mov	r3, r2
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	4413      	add	r3, r2
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	440b      	add	r3, r1
 8001598:	3304      	adds	r3, #4
 800159a:	7e7a      	ldrb	r2, [r7, #25]
 800159c:	701a      	strb	r2, [r3, #0]
            tasks[i].period = period;
 800159e:	7efa      	ldrb	r2, [r7, #27]
 80015a0:	494f      	ldr	r1, [pc, #316]	@ (80016e0 <SCH_AddTask+0x208>)
 80015a2:	4613      	mov	r3, r2
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	4413      	add	r3, r2
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	440b      	add	r3, r1
 80015ac:	330c      	adds	r3, #12
 80015ae:	687a      	ldr	r2, [r7, #4]
 80015b0:	601a      	str	r2, [r3, #0]
            tasks[i].flag = 0;
 80015b2:	7efa      	ldrb	r2, [r7, #27]
 80015b4:	494a      	ldr	r1, [pc, #296]	@ (80016e0 <SCH_AddTask+0x208>)
 80015b6:	4613      	mov	r3, r2
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	4413      	add	r3, r2
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	440b      	add	r3, r1
 80015c0:	3310      	adds	r3, #16
 80015c2:	2200      	movs	r2, #0
 80015c4:	701a      	strb	r2, [r3, #0]
            if (currentDelay > delay) {
 80015c6:	69fa      	ldr	r2, [r7, #28]
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d950      	bls.n	8001670 <SCH_AddTask+0x198>
                int newDelay = currentDelay - delay;
 80015ce:	69fa      	ldr	r2, [r7, #28]
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	617b      	str	r3, [r7, #20]
                tasks[i].delay = tasks[i + 1].delay - newDelay;
 80015d6:	7efb      	ldrb	r3, [r7, #27]
 80015d8:	1c5a      	adds	r2, r3, #1
 80015da:	4941      	ldr	r1, [pc, #260]	@ (80016e0 <SCH_AddTask+0x208>)
 80015dc:	4613      	mov	r3, r2
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	4413      	add	r3, r2
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	440b      	add	r3, r1
 80015e6:	3308      	adds	r3, #8
 80015e8:	6819      	ldr	r1, [r3, #0]
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	7efa      	ldrb	r2, [r7, #27]
 80015ee:	1ac9      	subs	r1, r1, r3
 80015f0:	483b      	ldr	r0, [pc, #236]	@ (80016e0 <SCH_AddTask+0x208>)
 80015f2:	4613      	mov	r3, r2
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	4413      	add	r3, r2
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	4403      	add	r3, r0
 80015fc:	3308      	adds	r3, #8
 80015fe:	6019      	str	r1, [r3, #0]
                if (tasks[i].delay == 0) {
 8001600:	7efa      	ldrb	r2, [r7, #27]
 8001602:	4937      	ldr	r1, [pc, #220]	@ (80016e0 <SCH_AddTask+0x208>)
 8001604:	4613      	mov	r3, r2
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	4413      	add	r3, r2
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	440b      	add	r3, r1
 800160e:	3308      	adds	r3, #8
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d109      	bne.n	800162a <SCH_AddTask+0x152>
                    tasks[i].flag = 1;
 8001616:	7efa      	ldrb	r2, [r7, #27]
 8001618:	4931      	ldr	r1, [pc, #196]	@ (80016e0 <SCH_AddTask+0x208>)
 800161a:	4613      	mov	r3, r2
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	4413      	add	r3, r2
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	440b      	add	r3, r1
 8001624:	3310      	adds	r3, #16
 8001626:	2201      	movs	r2, #1
 8001628:	701a      	strb	r2, [r3, #0]
                }
                tasks[i + 1].delay = newDelay;
 800162a:	7efb      	ldrb	r3, [r7, #27]
 800162c:	1c5a      	adds	r2, r3, #1
 800162e:	6979      	ldr	r1, [r7, #20]
 8001630:	482b      	ldr	r0, [pc, #172]	@ (80016e0 <SCH_AddTask+0x208>)
 8001632:	4613      	mov	r3, r2
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	4413      	add	r3, r2
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	4403      	add	r3, r0
 800163c:	3308      	adds	r3, #8
 800163e:	6019      	str	r1, [r3, #0]
                if (tasks[i + 1].delay == 0) {
 8001640:	7efb      	ldrb	r3, [r7, #27]
 8001642:	1c5a      	adds	r2, r3, #1
 8001644:	4926      	ldr	r1, [pc, #152]	@ (80016e0 <SCH_AddTask+0x208>)
 8001646:	4613      	mov	r3, r2
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	4413      	add	r3, r2
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	440b      	add	r3, r1
 8001650:	3308      	adds	r3, #8
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d12c      	bne.n	80016b2 <SCH_AddTask+0x1da>
                    tasks[i + 1].flag = 1;
 8001658:	7efb      	ldrb	r3, [r7, #27]
 800165a:	1c5a      	adds	r2, r3, #1
 800165c:	4920      	ldr	r1, [pc, #128]	@ (80016e0 <SCH_AddTask+0x208>)
 800165e:	4613      	mov	r3, r2
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	4413      	add	r3, r2
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	440b      	add	r3, r1
 8001668:	3310      	adds	r3, #16
 800166a:	2201      	movs	r2, #1
 800166c:	701a      	strb	r2, [r3, #0]
 800166e:	e020      	b.n	80016b2 <SCH_AddTask+0x1da>
                }
            }
            else {
                tasks[i].delay = delay - currentDelay;
 8001670:	7efa      	ldrb	r2, [r7, #27]
 8001672:	68b9      	ldr	r1, [r7, #8]
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	1ac9      	subs	r1, r1, r3
 8001678:	4819      	ldr	r0, [pc, #100]	@ (80016e0 <SCH_AddTask+0x208>)
 800167a:	4613      	mov	r3, r2
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	4413      	add	r3, r2
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	4403      	add	r3, r0
 8001684:	3308      	adds	r3, #8
 8001686:	6019      	str	r1, [r3, #0]
                if (tasks[i].delay == 0) {
 8001688:	7efa      	ldrb	r2, [r7, #27]
 800168a:	4915      	ldr	r1, [pc, #84]	@ (80016e0 <SCH_AddTask+0x208>)
 800168c:	4613      	mov	r3, r2
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	4413      	add	r3, r2
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	440b      	add	r3, r1
 8001696:	3308      	adds	r3, #8
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d109      	bne.n	80016b2 <SCH_AddTask+0x1da>
                    tasks[i].flag = 1;
 800169e:	7efa      	ldrb	r2, [r7, #27]
 80016a0:	490f      	ldr	r1, [pc, #60]	@ (80016e0 <SCH_AddTask+0x208>)
 80016a2:	4613      	mov	r3, r2
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	4413      	add	r3, r2
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	440b      	add	r3, r1
 80016ac:	3310      	adds	r3, #16
 80016ae:	2201      	movs	r2, #1
 80016b0:	701a      	strb	r2, [r3, #0]
                }
            }
            return tasks[i].id;
 80016b2:	7efa      	ldrb	r2, [r7, #27]
 80016b4:	490a      	ldr	r1, [pc, #40]	@ (80016e0 <SCH_AddTask+0x208>)
 80016b6:	4613      	mov	r3, r2
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	4413      	add	r3, r2
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	440b      	add	r3, r1
 80016c0:	3304      	adds	r3, #4
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	e007      	b.n	80016d6 <SCH_AddTask+0x1fe>
    for (uint8_t i = 0; i < SCH_TASKNUMBER; i ++) {
 80016c6:	7efb      	ldrb	r3, [r7, #27]
 80016c8:	3301      	adds	r3, #1
 80016ca:	76fb      	strb	r3, [r7, #27]
 80016cc:	7efb      	ldrb	r3, [r7, #27]
 80016ce:	2b13      	cmp	r3, #19
 80016d0:	f67f af18 	bls.w	8001504 <SCH_AddTask+0x2c>
        }
    }
    return 0;
 80016d4:	2300      	movs	r3, #0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3724      	adds	r7, #36	@ 0x24
 80016da:	46bd      	mov	sp, r7
 80016dc:	bcb0      	pop	{r4, r5, r7}
 80016de:	4770      	bx	lr
 80016e0:	200001d4 	.word	0x200001d4

080016e4 <SCH_DeleteTask>:

unsigned char SCH_DeleteTask(uint8_t id) {
 80016e4:	b4b0      	push	{r4, r5, r7}
 80016e6:	b085      	sub	sp, #20
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < SCH_TASKNUMBER; i ++) {
 80016ee:	2300      	movs	r3, #0
 80016f0:	73fb      	strb	r3, [r7, #15]
 80016f2:	e088      	b.n	8001806 <SCH_DeleteTask+0x122>
    	if (tasks[i].functionPointer == 0) return 0;
 80016f4:	7bfa      	ldrb	r2, [r7, #15]
 80016f6:	4949      	ldr	r1, [pc, #292]	@ (800181c <SCH_DeleteTask+0x138>)
 80016f8:	4613      	mov	r3, r2
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	4413      	add	r3, r2
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	440b      	add	r3, r1
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d101      	bne.n	800170c <SCH_DeleteTask+0x28>
 8001708:	2300      	movs	r3, #0
 800170a:	e081      	b.n	8001810 <SCH_DeleteTask+0x12c>
        if (tasks[i].id == id) {
 800170c:	7bfa      	ldrb	r2, [r7, #15]
 800170e:	4943      	ldr	r1, [pc, #268]	@ (800181c <SCH_DeleteTask+0x138>)
 8001710:	4613      	mov	r3, r2
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4413      	add	r3, r2
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	440b      	add	r3, r1
 800171a:	3304      	adds	r3, #4
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	79fa      	ldrb	r2, [r7, #7]
 8001720:	429a      	cmp	r2, r3
 8001722:	d16d      	bne.n	8001800 <SCH_DeleteTask+0x11c>
            uint8_t currentID = tasks[i].id;
 8001724:	7bfa      	ldrb	r2, [r7, #15]
 8001726:	493d      	ldr	r1, [pc, #244]	@ (800181c <SCH_DeleteTask+0x138>)
 8001728:	4613      	mov	r3, r2
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	4413      	add	r3, r2
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	440b      	add	r3, r1
 8001732:	3304      	adds	r3, #4
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	737b      	strb	r3, [r7, #13]
            if (tasks[i + 1].functionPointer != 0) {
 8001738:	7bfb      	ldrb	r3, [r7, #15]
 800173a:	1c5a      	adds	r2, r3, #1
 800173c:	4937      	ldr	r1, [pc, #220]	@ (800181c <SCH_DeleteTask+0x138>)
 800173e:	4613      	mov	r3, r2
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	4413      	add	r3, r2
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	440b      	add	r3, r1
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d01d      	beq.n	800178a <SCH_DeleteTask+0xa6>
                tasks[i + 1].delay += tasks[i].delay;
 800174e:	7bfb      	ldrb	r3, [r7, #15]
 8001750:	1c5a      	adds	r2, r3, #1
 8001752:	4932      	ldr	r1, [pc, #200]	@ (800181c <SCH_DeleteTask+0x138>)
 8001754:	4613      	mov	r3, r2
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	4413      	add	r3, r2
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	440b      	add	r3, r1
 800175e:	3308      	adds	r3, #8
 8001760:	6819      	ldr	r1, [r3, #0]
 8001762:	7bfa      	ldrb	r2, [r7, #15]
 8001764:	482d      	ldr	r0, [pc, #180]	@ (800181c <SCH_DeleteTask+0x138>)
 8001766:	4613      	mov	r3, r2
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	4413      	add	r3, r2
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	4403      	add	r3, r0
 8001770:	3308      	adds	r3, #8
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	7bfa      	ldrb	r2, [r7, #15]
 8001776:	3201      	adds	r2, #1
 8001778:	4419      	add	r1, r3
 800177a:	4828      	ldr	r0, [pc, #160]	@ (800181c <SCH_DeleteTask+0x138>)
 800177c:	4613      	mov	r3, r2
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	4413      	add	r3, r2
 8001782:	009b      	lsls	r3, r3, #2
 8001784:	4403      	add	r3, r0
 8001786:	3308      	adds	r3, #8
 8001788:	6019      	str	r1, [r3, #0]
            }
            for (uint8_t j = i; j < SCH_TASKNUMBER - 1; j ++) {
 800178a:	7bfb      	ldrb	r3, [r7, #15]
 800178c:	73bb      	strb	r3, [r7, #14]
 800178e:	e017      	b.n	80017c0 <SCH_DeleteTask+0xdc>
                tasks[j] = tasks[j + 1];
 8001790:	7bbb      	ldrb	r3, [r7, #14]
 8001792:	1c5a      	adds	r2, r3, #1
 8001794:	7bb9      	ldrb	r1, [r7, #14]
 8001796:	4821      	ldr	r0, [pc, #132]	@ (800181c <SCH_DeleteTask+0x138>)
 8001798:	460b      	mov	r3, r1
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	440b      	add	r3, r1
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	4418      	add	r0, r3
 80017a2:	491e      	ldr	r1, [pc, #120]	@ (800181c <SCH_DeleteTask+0x138>)
 80017a4:	4613      	mov	r3, r2
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	4413      	add	r3, r2
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	440b      	add	r3, r1
 80017ae:	4604      	mov	r4, r0
 80017b0:	461d      	mov	r5, r3
 80017b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017b6:	682b      	ldr	r3, [r5, #0]
 80017b8:	6023      	str	r3, [r4, #0]
            for (uint8_t j = i; j < SCH_TASKNUMBER - 1; j ++) {
 80017ba:	7bbb      	ldrb	r3, [r7, #14]
 80017bc:	3301      	adds	r3, #1
 80017be:	73bb      	strb	r3, [r7, #14]
 80017c0:	7bbb      	ldrb	r3, [r7, #14]
 80017c2:	2b12      	cmp	r3, #18
 80017c4:	d9e4      	bls.n	8001790 <SCH_DeleteTask+0xac>
            }
            tasks[SCH_TASKNUMBER - 1].functionPointer = 0;
 80017c6:	4b15      	ldr	r3, [pc, #84]	@ (800181c <SCH_DeleteTask+0x138>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
            tasks[SCH_TASKNUMBER - 1].id = currentID;
 80017ce:	4a13      	ldr	r2, [pc, #76]	@ (800181c <SCH_DeleteTask+0x138>)
 80017d0:	7b7b      	ldrb	r3, [r7, #13]
 80017d2:	f882 3180 	strb.w	r3, [r2, #384]	@ 0x180
            tasks[SCH_TASKNUMBER - 1].delay = 0;
 80017d6:	4b11      	ldr	r3, [pc, #68]	@ (800181c <SCH_DeleteTask+0x138>)
 80017d8:	2200      	movs	r2, #0
 80017da:	f8c3 2184 	str.w	r2, [r3, #388]	@ 0x184
            tasks[SCH_TASKNUMBER - 1].period = 0;
 80017de:	4b0f      	ldr	r3, [pc, #60]	@ (800181c <SCH_DeleteTask+0x138>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
            tasks[SCH_TASKNUMBER - 1].flag = 0;
 80017e6:	4b0d      	ldr	r3, [pc, #52]	@ (800181c <SCH_DeleteTask+0x138>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	f883 218c 	strb.w	r2, [r3, #396]	@ 0x18c
            return tasks[SCH_TASKNUMBER - 1].functionPointer == 0;
 80017ee:	4b0b      	ldr	r3, [pc, #44]	@ (800181c <SCH_DeleteTask+0x138>)
 80017f0:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	bf0c      	ite	eq
 80017f8:	2301      	moveq	r3, #1
 80017fa:	2300      	movne	r3, #0
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	e007      	b.n	8001810 <SCH_DeleteTask+0x12c>
    for (uint8_t i = 0; i < SCH_TASKNUMBER; i ++) {
 8001800:	7bfb      	ldrb	r3, [r7, #15]
 8001802:	3301      	adds	r3, #1
 8001804:	73fb      	strb	r3, [r7, #15]
 8001806:	7bfb      	ldrb	r3, [r7, #15]
 8001808:	2b13      	cmp	r3, #19
 800180a:	f67f af73 	bls.w	80016f4 <SCH_DeleteTask+0x10>
        }
    }
    return 0;
 800180e:	2300      	movs	r3, #0
}
 8001810:	4618      	mov	r0, r3
 8001812:	3714      	adds	r7, #20
 8001814:	46bd      	mov	sp, r7
 8001816:	bcb0      	pop	{r4, r5, r7}
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	200001d4 	.word	0x200001d4

08001820 <SCH_RefreshTask>:

unsigned char SCH_RefreshTask(void) {
 8001820:	b4b0      	push	{r4, r5, r7}
 8001822:	b089      	sub	sp, #36	@ 0x24
 8001824:	af00      	add	r7, sp, #0
    if (tasks[0].functionPointer == 0) return 0;
 8001826:	4b96      	ldr	r3, [pc, #600]	@ (8001a80 <SCH_RefreshTask+0x260>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d101      	bne.n	8001832 <SCH_RefreshTask+0x12>
 800182e:	2300      	movs	r3, #0
 8001830:	e120      	b.n	8001a74 <SCH_RefreshTask+0x254>
    SCH_Task currentTask = tasks[0];
 8001832:	4b93      	ldr	r3, [pc, #588]	@ (8001a80 <SCH_RefreshTask+0x260>)
 8001834:	463c      	mov	r4, r7
 8001836:	461d      	mov	r5, r3
 8001838:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800183a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800183c:	682b      	ldr	r3, [r5, #0]
 800183e:	6023      	str	r3, [r4, #0]
    uint32_t currentDelay = 0;
 8001840:	2300      	movs	r3, #0
 8001842:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < SCH_TASKNUMBER; i ++) {
 8001844:	2300      	movs	r3, #0
 8001846:	76fb      	strb	r3, [r7, #27]
 8001848:	e10f      	b.n	8001a6a <SCH_RefreshTask+0x24a>
        if (i + 1 == SCH_TASKNUMBER || tasks[i + 1].functionPointer == NULL) {
 800184a:	7efb      	ldrb	r3, [r7, #27]
 800184c:	2b13      	cmp	r3, #19
 800184e:	d00a      	beq.n	8001866 <SCH_RefreshTask+0x46>
 8001850:	7efb      	ldrb	r3, [r7, #27]
 8001852:	1c5a      	adds	r2, r3, #1
 8001854:	498a      	ldr	r1, [pc, #552]	@ (8001a80 <SCH_RefreshTask+0x260>)
 8001856:	4613      	mov	r3, r2
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	4413      	add	r3, r2
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	440b      	add	r3, r1
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d14a      	bne.n	80018fc <SCH_RefreshTask+0xdc>
            tasks[i].functionPointer = currentTask.functionPointer;
 8001866:	7efa      	ldrb	r2, [r7, #27]
 8001868:	6839      	ldr	r1, [r7, #0]
 800186a:	4885      	ldr	r0, [pc, #532]	@ (8001a80 <SCH_RefreshTask+0x260>)
 800186c:	4613      	mov	r3, r2
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	4413      	add	r3, r2
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	4403      	add	r3, r0
 8001876:	6019      	str	r1, [r3, #0]
            tasks[i].id = currentTask.id;
 8001878:	7efa      	ldrb	r2, [r7, #27]
 800187a:	7938      	ldrb	r0, [r7, #4]
 800187c:	4980      	ldr	r1, [pc, #512]	@ (8001a80 <SCH_RefreshTask+0x260>)
 800187e:	4613      	mov	r3, r2
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	4413      	add	r3, r2
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	440b      	add	r3, r1
 8001888:	3304      	adds	r3, #4
 800188a:	4602      	mov	r2, r0
 800188c:	701a      	strb	r2, [r3, #0]
            tasks[i].period = currentTask.period;
 800188e:	7efa      	ldrb	r2, [r7, #27]
 8001890:	68f9      	ldr	r1, [r7, #12]
 8001892:	487b      	ldr	r0, [pc, #492]	@ (8001a80 <SCH_RefreshTask+0x260>)
 8001894:	4613      	mov	r3, r2
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	4413      	add	r3, r2
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	4403      	add	r3, r0
 800189e:	330c      	adds	r3, #12
 80018a0:	6019      	str	r1, [r3, #0]
            tasks[i].flag = 0;
 80018a2:	7efa      	ldrb	r2, [r7, #27]
 80018a4:	4976      	ldr	r1, [pc, #472]	@ (8001a80 <SCH_RefreshTask+0x260>)
 80018a6:	4613      	mov	r3, r2
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	4413      	add	r3, r2
 80018ac:	009b      	lsls	r3, r3, #2
 80018ae:	440b      	add	r3, r1
 80018b0:	3310      	adds	r3, #16
 80018b2:	2200      	movs	r2, #0
 80018b4:	701a      	strb	r2, [r3, #0]
            tasks[i].delay = currentTask.period - currentDelay;
 80018b6:	68f9      	ldr	r1, [r7, #12]
 80018b8:	7efa      	ldrb	r2, [r7, #27]
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	1ac9      	subs	r1, r1, r3
 80018be:	4870      	ldr	r0, [pc, #448]	@ (8001a80 <SCH_RefreshTask+0x260>)
 80018c0:	4613      	mov	r3, r2
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	4413      	add	r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	4403      	add	r3, r0
 80018ca:	3308      	adds	r3, #8
 80018cc:	6019      	str	r1, [r3, #0]
            if (tasks[i].delay == 0) {
 80018ce:	7efa      	ldrb	r2, [r7, #27]
 80018d0:	496b      	ldr	r1, [pc, #428]	@ (8001a80 <SCH_RefreshTask+0x260>)
 80018d2:	4613      	mov	r3, r2
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	4413      	add	r3, r2
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	440b      	add	r3, r1
 80018dc:	3308      	adds	r3, #8
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d109      	bne.n	80018f8 <SCH_RefreshTask+0xd8>
                tasks[i].flag = 1;
 80018e4:	7efa      	ldrb	r2, [r7, #27]
 80018e6:	4966      	ldr	r1, [pc, #408]	@ (8001a80 <SCH_RefreshTask+0x260>)
 80018e8:	4613      	mov	r3, r2
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	4413      	add	r3, r2
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	440b      	add	r3, r1
 80018f2:	3310      	adds	r3, #16
 80018f4:	2201      	movs	r2, #1
 80018f6:	701a      	strb	r2, [r3, #0]
            }
            return 1;
 80018f8:	2301      	movs	r3, #1
 80018fa:	e0bb      	b.n	8001a74 <SCH_RefreshTask+0x254>
        }
        currentDelay += tasks[i + 1].delay;
 80018fc:	7efb      	ldrb	r3, [r7, #27]
 80018fe:	1c5a      	adds	r2, r3, #1
 8001900:	495f      	ldr	r1, [pc, #380]	@ (8001a80 <SCH_RefreshTask+0x260>)
 8001902:	4613      	mov	r3, r2
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	4413      	add	r3, r2
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	440b      	add	r3, r1
 800190c:	3308      	adds	r3, #8
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	69fa      	ldr	r2, [r7, #28]
 8001912:	4413      	add	r3, r2
 8001914:	61fb      	str	r3, [r7, #28]
        if (currentDelay > currentTask.period) {
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	69fa      	ldr	r2, [r7, #28]
 800191a:	429a      	cmp	r2, r3
 800191c:	f240 808d 	bls.w	8001a3a <SCH_RefreshTask+0x21a>
            tasks[i].functionPointer = currentTask.functionPointer;
 8001920:	7efa      	ldrb	r2, [r7, #27]
 8001922:	6839      	ldr	r1, [r7, #0]
 8001924:	4856      	ldr	r0, [pc, #344]	@ (8001a80 <SCH_RefreshTask+0x260>)
 8001926:	4613      	mov	r3, r2
 8001928:	009b      	lsls	r3, r3, #2
 800192a:	4413      	add	r3, r2
 800192c:	009b      	lsls	r3, r3, #2
 800192e:	4403      	add	r3, r0
 8001930:	6019      	str	r1, [r3, #0]
            tasks[i].id = currentTask.id;
 8001932:	7efa      	ldrb	r2, [r7, #27]
 8001934:	7938      	ldrb	r0, [r7, #4]
 8001936:	4952      	ldr	r1, [pc, #328]	@ (8001a80 <SCH_RefreshTask+0x260>)
 8001938:	4613      	mov	r3, r2
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	4413      	add	r3, r2
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	440b      	add	r3, r1
 8001942:	3304      	adds	r3, #4
 8001944:	4602      	mov	r2, r0
 8001946:	701a      	strb	r2, [r3, #0]
            tasks[i].period = currentTask.period;
 8001948:	7efa      	ldrb	r2, [r7, #27]
 800194a:	68f9      	ldr	r1, [r7, #12]
 800194c:	484c      	ldr	r0, [pc, #304]	@ (8001a80 <SCH_RefreshTask+0x260>)
 800194e:	4613      	mov	r3, r2
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	4413      	add	r3, r2
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	4403      	add	r3, r0
 8001958:	330c      	adds	r3, #12
 800195a:	6019      	str	r1, [r3, #0]
            tasks[i].flag = 0;
 800195c:	7efa      	ldrb	r2, [r7, #27]
 800195e:	4948      	ldr	r1, [pc, #288]	@ (8001a80 <SCH_RefreshTask+0x260>)
 8001960:	4613      	mov	r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	4413      	add	r3, r2
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	440b      	add	r3, r1
 800196a:	3310      	adds	r3, #16
 800196c:	2200      	movs	r2, #0
 800196e:	701a      	strb	r2, [r3, #0]
            int newDelay = currentDelay - currentTask.period;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	69fa      	ldr	r2, [r7, #28]
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	617b      	str	r3, [r7, #20]
            tasks[i].delay = tasks[i + 1].delay - newDelay;
 8001978:	7efb      	ldrb	r3, [r7, #27]
 800197a:	1c5a      	adds	r2, r3, #1
 800197c:	4940      	ldr	r1, [pc, #256]	@ (8001a80 <SCH_RefreshTask+0x260>)
 800197e:	4613      	mov	r3, r2
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	4413      	add	r3, r2
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	440b      	add	r3, r1
 8001988:	3308      	adds	r3, #8
 800198a:	6819      	ldr	r1, [r3, #0]
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	7efa      	ldrb	r2, [r7, #27]
 8001990:	1ac9      	subs	r1, r1, r3
 8001992:	483b      	ldr	r0, [pc, #236]	@ (8001a80 <SCH_RefreshTask+0x260>)
 8001994:	4613      	mov	r3, r2
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	4413      	add	r3, r2
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	4403      	add	r3, r0
 800199e:	3308      	adds	r3, #8
 80019a0:	6019      	str	r1, [r3, #0]
            if (tasks[i].delay == 0) {
 80019a2:	7efa      	ldrb	r2, [r7, #27]
 80019a4:	4936      	ldr	r1, [pc, #216]	@ (8001a80 <SCH_RefreshTask+0x260>)
 80019a6:	4613      	mov	r3, r2
 80019a8:	009b      	lsls	r3, r3, #2
 80019aa:	4413      	add	r3, r2
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	440b      	add	r3, r1
 80019b0:	3308      	adds	r3, #8
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d109      	bne.n	80019cc <SCH_RefreshTask+0x1ac>
                tasks[i].flag = 1;
 80019b8:	7efa      	ldrb	r2, [r7, #27]
 80019ba:	4931      	ldr	r1, [pc, #196]	@ (8001a80 <SCH_RefreshTask+0x260>)
 80019bc:	4613      	mov	r3, r2
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	4413      	add	r3, r2
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	440b      	add	r3, r1
 80019c6:	3310      	adds	r3, #16
 80019c8:	2201      	movs	r2, #1
 80019ca:	701a      	strb	r2, [r3, #0]
            }
            tasks[i + 1].delay -= tasks[i].delay;
 80019cc:	7efb      	ldrb	r3, [r7, #27]
 80019ce:	1c5a      	adds	r2, r3, #1
 80019d0:	492b      	ldr	r1, [pc, #172]	@ (8001a80 <SCH_RefreshTask+0x260>)
 80019d2:	4613      	mov	r3, r2
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	4413      	add	r3, r2
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	440b      	add	r3, r1
 80019dc:	3308      	adds	r3, #8
 80019de:	6819      	ldr	r1, [r3, #0]
 80019e0:	7efa      	ldrb	r2, [r7, #27]
 80019e2:	4827      	ldr	r0, [pc, #156]	@ (8001a80 <SCH_RefreshTask+0x260>)
 80019e4:	4613      	mov	r3, r2
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	4413      	add	r3, r2
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	4403      	add	r3, r0
 80019ee:	3308      	adds	r3, #8
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	7efa      	ldrb	r2, [r7, #27]
 80019f4:	3201      	adds	r2, #1
 80019f6:	1ac9      	subs	r1, r1, r3
 80019f8:	4821      	ldr	r0, [pc, #132]	@ (8001a80 <SCH_RefreshTask+0x260>)
 80019fa:	4613      	mov	r3, r2
 80019fc:	009b      	lsls	r3, r3, #2
 80019fe:	4413      	add	r3, r2
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	4403      	add	r3, r0
 8001a04:	3308      	adds	r3, #8
 8001a06:	6019      	str	r1, [r3, #0]
            if (tasks[i + 1].delay == 0) {
 8001a08:	7efb      	ldrb	r3, [r7, #27]
 8001a0a:	1c5a      	adds	r2, r3, #1
 8001a0c:	491c      	ldr	r1, [pc, #112]	@ (8001a80 <SCH_RefreshTask+0x260>)
 8001a0e:	4613      	mov	r3, r2
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	4413      	add	r3, r2
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	440b      	add	r3, r1
 8001a18:	3308      	adds	r3, #8
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d10a      	bne.n	8001a36 <SCH_RefreshTask+0x216>
                tasks[i + 1].flag = 1;
 8001a20:	7efb      	ldrb	r3, [r7, #27]
 8001a22:	1c5a      	adds	r2, r3, #1
 8001a24:	4916      	ldr	r1, [pc, #88]	@ (8001a80 <SCH_RefreshTask+0x260>)
 8001a26:	4613      	mov	r3, r2
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	4413      	add	r3, r2
 8001a2c:	009b      	lsls	r3, r3, #2
 8001a2e:	440b      	add	r3, r1
 8001a30:	3310      	adds	r3, #16
 8001a32:	2201      	movs	r2, #1
 8001a34:	701a      	strb	r2, [r3, #0]
            }
            return 1;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e01c      	b.n	8001a74 <SCH_RefreshTask+0x254>
        }
        else {
            tasks[i] = tasks[i + 1];
 8001a3a:	7efb      	ldrb	r3, [r7, #27]
 8001a3c:	1c5a      	adds	r2, r3, #1
 8001a3e:	7ef9      	ldrb	r1, [r7, #27]
 8001a40:	480f      	ldr	r0, [pc, #60]	@ (8001a80 <SCH_RefreshTask+0x260>)
 8001a42:	460b      	mov	r3, r1
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	440b      	add	r3, r1
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	4418      	add	r0, r3
 8001a4c:	490c      	ldr	r1, [pc, #48]	@ (8001a80 <SCH_RefreshTask+0x260>)
 8001a4e:	4613      	mov	r3, r2
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	4413      	add	r3, r2
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	440b      	add	r3, r1
 8001a58:	4604      	mov	r4, r0
 8001a5a:	461d      	mov	r5, r3
 8001a5c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a60:	682b      	ldr	r3, [r5, #0]
 8001a62:	6023      	str	r3, [r4, #0]
    for (uint8_t i = 0; i < SCH_TASKNUMBER; i ++) {
 8001a64:	7efb      	ldrb	r3, [r7, #27]
 8001a66:	3301      	adds	r3, #1
 8001a68:	76fb      	strb	r3, [r7, #27]
 8001a6a:	7efb      	ldrb	r3, [r7, #27]
 8001a6c:	2b13      	cmp	r3, #19
 8001a6e:	f67f aeec 	bls.w	800184a <SCH_RefreshTask+0x2a>
        }
    }
    return 0;
 8001a72:	2300      	movs	r3, #0
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3724      	adds	r7, #36	@ 0x24
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bcb0      	pop	{r4, r5, r7}
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	200001d4 	.word	0x200001d4

08001a84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b085      	sub	sp, #20
 8001a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a8a:	4b15      	ldr	r3, [pc, #84]	@ (8001ae0 <HAL_MspInit+0x5c>)
 8001a8c:	699b      	ldr	r3, [r3, #24]
 8001a8e:	4a14      	ldr	r2, [pc, #80]	@ (8001ae0 <HAL_MspInit+0x5c>)
 8001a90:	f043 0301 	orr.w	r3, r3, #1
 8001a94:	6193      	str	r3, [r2, #24]
 8001a96:	4b12      	ldr	r3, [pc, #72]	@ (8001ae0 <HAL_MspInit+0x5c>)
 8001a98:	699b      	ldr	r3, [r3, #24]
 8001a9a:	f003 0301 	and.w	r3, r3, #1
 8001a9e:	60bb      	str	r3, [r7, #8]
 8001aa0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae0 <HAL_MspInit+0x5c>)
 8001aa4:	69db      	ldr	r3, [r3, #28]
 8001aa6:	4a0e      	ldr	r2, [pc, #56]	@ (8001ae0 <HAL_MspInit+0x5c>)
 8001aa8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aac:	61d3      	str	r3, [r2, #28]
 8001aae:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae0 <HAL_MspInit+0x5c>)
 8001ab0:	69db      	ldr	r3, [r3, #28]
 8001ab2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ab6:	607b      	str	r3, [r7, #4]
 8001ab8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001aba:	4b0a      	ldr	r3, [pc, #40]	@ (8001ae4 <HAL_MspInit+0x60>)
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001ac6:	60fb      	str	r3, [r7, #12]
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ace:	60fb      	str	r3, [r7, #12]
 8001ad0:	4a04      	ldr	r2, [pc, #16]	@ (8001ae4 <HAL_MspInit+0x60>)
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	3714      	adds	r7, #20
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bc80      	pop	{r7}
 8001ade:	4770      	bx	lr
 8001ae0:	40021000 	.word	0x40021000
 8001ae4:	40010000 	.word	0x40010000

08001ae8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b08a      	sub	sp, #40	@ 0x28
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af0:	f107 0314 	add.w	r3, r7, #20
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	605a      	str	r2, [r3, #4]
 8001afa:	609a      	str	r2, [r3, #8]
 8001afc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a1d      	ldr	r2, [pc, #116]	@ (8001b78 <HAL_I2C_MspInit+0x90>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d132      	bne.n	8001b6e <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b08:	4b1c      	ldr	r3, [pc, #112]	@ (8001b7c <HAL_I2C_MspInit+0x94>)
 8001b0a:	699b      	ldr	r3, [r3, #24]
 8001b0c:	4a1b      	ldr	r2, [pc, #108]	@ (8001b7c <HAL_I2C_MspInit+0x94>)
 8001b0e:	f043 0308 	orr.w	r3, r3, #8
 8001b12:	6193      	str	r3, [r2, #24]
 8001b14:	4b19      	ldr	r3, [pc, #100]	@ (8001b7c <HAL_I2C_MspInit+0x94>)
 8001b16:	699b      	ldr	r3, [r3, #24]
 8001b18:	f003 0308 	and.w	r3, r3, #8
 8001b1c:	613b      	str	r3, [r7, #16]
 8001b1e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b20:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b26:	2312      	movs	r3, #18
 8001b28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b2e:	f107 0314 	add.w	r3, r7, #20
 8001b32:	4619      	mov	r1, r3
 8001b34:	4812      	ldr	r0, [pc, #72]	@ (8001b80 <HAL_I2C_MspInit+0x98>)
 8001b36:	f000 fb77 	bl	8002228 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001b3a:	4b12      	ldr	r3, [pc, #72]	@ (8001b84 <HAL_I2C_MspInit+0x9c>)
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b42:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001b46:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b4a:	f043 0302 	orr.w	r3, r3, #2
 8001b4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b50:	4a0c      	ldr	r2, [pc, #48]	@ (8001b84 <HAL_I2C_MspInit+0x9c>)
 8001b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b54:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b56:	4b09      	ldr	r3, [pc, #36]	@ (8001b7c <HAL_I2C_MspInit+0x94>)
 8001b58:	69db      	ldr	r3, [r3, #28]
 8001b5a:	4a08      	ldr	r2, [pc, #32]	@ (8001b7c <HAL_I2C_MspInit+0x94>)
 8001b5c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b60:	61d3      	str	r3, [r2, #28]
 8001b62:	4b06      	ldr	r3, [pc, #24]	@ (8001b7c <HAL_I2C_MspInit+0x94>)
 8001b64:	69db      	ldr	r3, [r3, #28]
 8001b66:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b6a:	60fb      	str	r3, [r7, #12]
 8001b6c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001b6e:	bf00      	nop
 8001b70:	3728      	adds	r7, #40	@ 0x28
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	40005400 	.word	0x40005400
 8001b7c:	40021000 	.word	0x40021000
 8001b80:	40010c00 	.word	0x40010c00
 8001b84:	40010000 	.word	0x40010000

08001b88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b98:	d113      	bne.n	8001bc2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8001bcc <HAL_TIM_Base_MspInit+0x44>)
 8001b9c:	69db      	ldr	r3, [r3, #28]
 8001b9e:	4a0b      	ldr	r2, [pc, #44]	@ (8001bcc <HAL_TIM_Base_MspInit+0x44>)
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	61d3      	str	r3, [r2, #28]
 8001ba6:	4b09      	ldr	r3, [pc, #36]	@ (8001bcc <HAL_TIM_Base_MspInit+0x44>)
 8001ba8:	69db      	ldr	r3, [r3, #28]
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	60fb      	str	r3, [r7, #12]
 8001bb0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	201c      	movs	r0, #28
 8001bb8:	f000 faff 	bl	80021ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001bbc:	201c      	movs	r0, #28
 8001bbe:	f000 fb18 	bl	80021f2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001bc2:	bf00      	nop
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40021000 	.word	0x40021000

08001bd0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b088      	sub	sp, #32
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd8:	f107 0310 	add.w	r3, r7, #16
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]
 8001be4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a15      	ldr	r2, [pc, #84]	@ (8001c40 <HAL_UART_MspInit+0x70>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d123      	bne.n	8001c38 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bf0:	4b14      	ldr	r3, [pc, #80]	@ (8001c44 <HAL_UART_MspInit+0x74>)
 8001bf2:	69db      	ldr	r3, [r3, #28]
 8001bf4:	4a13      	ldr	r2, [pc, #76]	@ (8001c44 <HAL_UART_MspInit+0x74>)
 8001bf6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bfa:	61d3      	str	r3, [r2, #28]
 8001bfc:	4b11      	ldr	r3, [pc, #68]	@ (8001c44 <HAL_UART_MspInit+0x74>)
 8001bfe:	69db      	ldr	r3, [r3, #28]
 8001c00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c04:	60fb      	str	r3, [r7, #12]
 8001c06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c08:	4b0e      	ldr	r3, [pc, #56]	@ (8001c44 <HAL_UART_MspInit+0x74>)
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c44 <HAL_UART_MspInit+0x74>)
 8001c0e:	f043 0304 	orr.w	r3, r3, #4
 8001c12:	6193      	str	r3, [r2, #24]
 8001c14:	4b0b      	ldr	r3, [pc, #44]	@ (8001c44 <HAL_UART_MspInit+0x74>)
 8001c16:	699b      	ldr	r3, [r3, #24]
 8001c18:	f003 0304 	and.w	r3, r3, #4
 8001c1c:	60bb      	str	r3, [r7, #8]
 8001c1e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c20:	230c      	movs	r3, #12
 8001c22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c24:	2302      	movs	r3, #2
 8001c26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c2c:	f107 0310 	add.w	r3, r7, #16
 8001c30:	4619      	mov	r1, r3
 8001c32:	4805      	ldr	r0, [pc, #20]	@ (8001c48 <HAL_UART_MspInit+0x78>)
 8001c34:	f000 faf8 	bl	8002228 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001c38:	bf00      	nop
 8001c3a:	3720      	adds	r7, #32
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40004400 	.word	0x40004400
 8001c44:	40021000 	.word	0x40021000
 8001c48:	40010800 	.word	0x40010800

08001c4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c50:	bf00      	nop
 8001c52:	e7fd      	b.n	8001c50 <NMI_Handler+0x4>

08001c54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c58:	bf00      	nop
 8001c5a:	e7fd      	b.n	8001c58 <HardFault_Handler+0x4>

08001c5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c60:	bf00      	nop
 8001c62:	e7fd      	b.n	8001c60 <MemManage_Handler+0x4>

08001c64 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c68:	bf00      	nop
 8001c6a:	e7fd      	b.n	8001c68 <BusFault_Handler+0x4>

08001c6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c70:	bf00      	nop
 8001c72:	e7fd      	b.n	8001c70 <UsageFault_Handler+0x4>

08001c74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c78:	bf00      	nop
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bc80      	pop	{r7}
 8001c7e:	4770      	bx	lr

08001c80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bc80      	pop	{r7}
 8001c8a:	4770      	bx	lr

08001c8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c90:	bf00      	nop
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bc80      	pop	{r7}
 8001c96:	4770      	bx	lr

08001c98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c9c:	f000 f976 	bl	8001f8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ca0:	bf00      	nop
 8001ca2:	bd80      	pop	{r7, pc}

08001ca4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ca8:	4802      	ldr	r0, [pc, #8]	@ (8001cb4 <TIM2_IRQHandler+0x10>)
 8001caa:	f001 fdf9 	bl	80038a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000144 	.word	0x20000144

08001cb8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001cbc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001cc0:	f000 fc7e 	bl	80025c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b086      	sub	sp, #24
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cd0:	4a14      	ldr	r2, [pc, #80]	@ (8001d24 <_sbrk+0x5c>)
 8001cd2:	4b15      	ldr	r3, [pc, #84]	@ (8001d28 <_sbrk+0x60>)
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cdc:	4b13      	ldr	r3, [pc, #76]	@ (8001d2c <_sbrk+0x64>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d102      	bne.n	8001cea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ce4:	4b11      	ldr	r3, [pc, #68]	@ (8001d2c <_sbrk+0x64>)
 8001ce6:	4a12      	ldr	r2, [pc, #72]	@ (8001d30 <_sbrk+0x68>)
 8001ce8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cea:	4b10      	ldr	r3, [pc, #64]	@ (8001d2c <_sbrk+0x64>)
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4413      	add	r3, r2
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d207      	bcs.n	8001d08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cf8:	f002 fa28 	bl	800414c <__errno>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	220c      	movs	r2, #12
 8001d00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d02:	f04f 33ff 	mov.w	r3, #4294967295
 8001d06:	e009      	b.n	8001d1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d08:	4b08      	ldr	r3, [pc, #32]	@ (8001d2c <_sbrk+0x64>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d0e:	4b07      	ldr	r3, [pc, #28]	@ (8001d2c <_sbrk+0x64>)
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4413      	add	r3, r2
 8001d16:	4a05      	ldr	r2, [pc, #20]	@ (8001d2c <_sbrk+0x64>)
 8001d18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3718      	adds	r7, #24
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	20005000 	.word	0x20005000
 8001d28:	00000400 	.word	0x00000400
 8001d2c:	20000364 	.word	0x20000364
 8001d30:	200004c0 	.word	0x200004c0

08001d34 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d38:	bf00      	nop
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bc80      	pop	{r7}
 8001d3e:	4770      	bx	lr

08001d40 <testMCU>:
 *  Created on: Nov 22, 2024
 *      Author: DELL
 */
#include "test_module.h"

void testMCU(void) {
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001d44:	2120      	movs	r1, #32
 8001d46:	4802      	ldr	r0, [pc, #8]	@ (8001d50 <testMCU+0x10>)
 8001d48:	f000 fc21 	bl	800258e <HAL_GPIO_TogglePin>
}
 8001d4c:	bf00      	nop
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	40010800 	.word	0x40010800

08001d54 <trafficToggle>:
uint32_t trafficGreenDuration = 3000;
uint32_t trafficYellowDuration = 2000;
enum TRAFFIC_STATE trafficStates[TRAFFIC_NUMBER] = {};
uint32_t trafficCounters[TRAFFIC_NUMBER];

void trafficToggle(uint8_t index, enum TRAFFIC_STATE state) {
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	460a      	mov	r2, r1
 8001d5e:	71fb      	strb	r3, [r7, #7]
 8001d60:	4613      	mov	r3, r2
 8001d62:	71bb      	strb	r3, [r7, #6]
	switch (state) {
 8001d64:	79bb      	ldrb	r3, [r7, #6]
 8001d66:	2b03      	cmp	r3, #3
 8001d68:	d84c      	bhi.n	8001e04 <trafficToggle+0xb0>
 8001d6a:	a201      	add	r2, pc, #4	@ (adr r2, 8001d70 <trafficToggle+0x1c>)
 8001d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d70:	08001d81 	.word	0x08001d81
 8001d74:	08001d93 	.word	0x08001d93
 8001d78:	08001db9 	.word	0x08001db9
 8001d7c:	08001ddf 	.word	0x08001ddf
	case TRAFFIC_OFF:
		turnOffLed(index);
 8001d80:	79fb      	ldrb	r3, [r7, #7]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7ff fa76 	bl	8001274 <turnOffLed>
		trafficStates[index] = TRAFFIC_OFF;
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	4a24      	ldr	r2, [pc, #144]	@ (8001e1c <trafficToggle+0xc8>)
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	54d1      	strb	r1, [r2, r3]
		break;
 8001d90:	e03f      	b.n	8001e12 <trafficToggle+0xbe>
	case TRAFFIC_RED:
		turnOnRed(index);
 8001d92:	79fb      	ldrb	r3, [r7, #7]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff fa97 	bl	80012c8 <turnOnRed>
		trafficStates[index] = TRAFFIC_RED;
 8001d9a:	79fb      	ldrb	r3, [r7, #7]
 8001d9c:	4a1f      	ldr	r2, [pc, #124]	@ (8001e1c <trafficToggle+0xc8>)
 8001d9e:	2101      	movs	r1, #1
 8001da0:	54d1      	strb	r1, [r2, r3]
		if (fsmState == FSM_AUTO) {
 8001da2:	4b1f      	ldr	r3, [pc, #124]	@ (8001e20 <trafficToggle+0xcc>)
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d12e      	bne.n	8001e08 <trafficToggle+0xb4>
			trafficCounters[index] = trafficRedDuration;
 8001daa:	79fb      	ldrb	r3, [r7, #7]
 8001dac:	4a1d      	ldr	r2, [pc, #116]	@ (8001e24 <trafficToggle+0xd0>)
 8001dae:	6812      	ldr	r2, [r2, #0]
 8001db0:	491d      	ldr	r1, [pc, #116]	@ (8001e28 <trafficToggle+0xd4>)
 8001db2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		}
		break;
 8001db6:	e027      	b.n	8001e08 <trafficToggle+0xb4>
	case TRAFFIC_GREEN:
		turnOnGreen(index);
 8001db8:	79fb      	ldrb	r3, [r7, #7]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7ff faae 	bl	800131c <turnOnGreen>
		trafficStates[index] = TRAFFIC_GREEN;
 8001dc0:	79fb      	ldrb	r3, [r7, #7]
 8001dc2:	4a16      	ldr	r2, [pc, #88]	@ (8001e1c <trafficToggle+0xc8>)
 8001dc4:	2102      	movs	r1, #2
 8001dc6:	54d1      	strb	r1, [r2, r3]
		if (fsmState == FSM_AUTO) {
 8001dc8:	4b15      	ldr	r3, [pc, #84]	@ (8001e20 <trafficToggle+0xcc>)
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d11d      	bne.n	8001e0c <trafficToggle+0xb8>
			trafficCounters[index] = trafficGreenDuration;
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	4a16      	ldr	r2, [pc, #88]	@ (8001e2c <trafficToggle+0xd8>)
 8001dd4:	6812      	ldr	r2, [r2, #0]
 8001dd6:	4914      	ldr	r1, [pc, #80]	@ (8001e28 <trafficToggle+0xd4>)
 8001dd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		}
		break;
 8001ddc:	e016      	b.n	8001e0c <trafficToggle+0xb8>
	case TRAFFIC_YELLOW:
		turnOnYellow(index);
 8001dde:	79fb      	ldrb	r3, [r7, #7]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff fac5 	bl	8001370 <turnOnYellow>
		trafficStates[index] = TRAFFIC_YELLOW;
 8001de6:	79fb      	ldrb	r3, [r7, #7]
 8001de8:	4a0c      	ldr	r2, [pc, #48]	@ (8001e1c <trafficToggle+0xc8>)
 8001dea:	2103      	movs	r1, #3
 8001dec:	54d1      	strb	r1, [r2, r3]
		if (fsmState == FSM_AUTO) {
 8001dee:	4b0c      	ldr	r3, [pc, #48]	@ (8001e20 <trafficToggle+0xcc>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d10c      	bne.n	8001e10 <trafficToggle+0xbc>
			trafficCounters[index] = trafficYellowDuration;
 8001df6:	79fb      	ldrb	r3, [r7, #7]
 8001df8:	4a0d      	ldr	r2, [pc, #52]	@ (8001e30 <trafficToggle+0xdc>)
 8001dfa:	6812      	ldr	r2, [r2, #0]
 8001dfc:	490a      	ldr	r1, [pc, #40]	@ (8001e28 <trafficToggle+0xd4>)
 8001dfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		}
		break;
 8001e02:	e005      	b.n	8001e10 <trafficToggle+0xbc>
	default:
		break;
 8001e04:	bf00      	nop
 8001e06:	e004      	b.n	8001e12 <trafficToggle+0xbe>
		break;
 8001e08:	bf00      	nop
 8001e0a:	e002      	b.n	8001e12 <trafficToggle+0xbe>
		break;
 8001e0c:	bf00      	nop
 8001e0e:	e000      	b.n	8001e12 <trafficToggle+0xbe>
		break;
 8001e10:	bf00      	nop
	}
}
 8001e12:	bf00      	nop
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	20000368 	.word	0x20000368
 8001e20:	200000d0 	.word	0x200000d0
 8001e24:	20000034 	.word	0x20000034
 8001e28:	2000036c 	.word	0x2000036c
 8001e2c:	20000038 	.word	0x20000038
 8001e30:	2000003c 	.word	0x2000003c

08001e34 <traffic0Off>:

void traffic0Off(void) {
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
	trafficToggle(0, TRAFFIC_OFF);
 8001e38:	2100      	movs	r1, #0
 8001e3a:	2000      	movs	r0, #0
 8001e3c:	f7ff ff8a 	bl	8001d54 <trafficToggle>
}
 8001e40:	bf00      	nop
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <traffic0Red>:
void traffic0Red(void) {
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
	trafficToggle(0, TRAFFIC_RED);
 8001e48:	2101      	movs	r1, #1
 8001e4a:	2000      	movs	r0, #0
 8001e4c:	f7ff ff82 	bl	8001d54 <trafficToggle>
}
 8001e50:	bf00      	nop
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <traffic0Green>:
void traffic0Green(void) {
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
	trafficToggle(0, TRAFFIC_GREEN);
 8001e58:	2102      	movs	r1, #2
 8001e5a:	2000      	movs	r0, #0
 8001e5c:	f7ff ff7a 	bl	8001d54 <trafficToggle>
}
 8001e60:	bf00      	nop
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <traffic0Yellow>:
void traffic0Yellow(void) {
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
	trafficToggle(0, TRAFFIC_YELLOW);
 8001e68:	2103      	movs	r1, #3
 8001e6a:	2000      	movs	r0, #0
 8001e6c:	f7ff ff72 	bl	8001d54 <trafficToggle>
}
 8001e70:	bf00      	nop
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <traffic1Off>:

void traffic1Off(void) {
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
	trafficToggle(1, TRAFFIC_OFF);
 8001e78:	2100      	movs	r1, #0
 8001e7a:	2001      	movs	r0, #1
 8001e7c:	f7ff ff6a 	bl	8001d54 <trafficToggle>
}
 8001e80:	bf00      	nop
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <traffic1Red>:
void traffic1Red(void) {
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
	trafficToggle(1, TRAFFIC_RED);
 8001e88:	2101      	movs	r1, #1
 8001e8a:	2001      	movs	r0, #1
 8001e8c:	f7ff ff62 	bl	8001d54 <trafficToggle>
}
 8001e90:	bf00      	nop
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <traffic1Green>:
void traffic1Green(void) {
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
	trafficToggle(1, TRAFFIC_GREEN);
 8001e98:	2102      	movs	r1, #2
 8001e9a:	2001      	movs	r0, #1
 8001e9c:	f7ff ff5a 	bl	8001d54 <trafficToggle>
}
 8001ea0:	bf00      	nop
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <traffic1Yellow>:
void traffic1Yellow(void) {
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
	trafficToggle(1, TRAFFIC_YELLOW);
 8001ea8:	2103      	movs	r1, #3
 8001eaa:	2001      	movs	r0, #1
 8001eac:	f7ff ff52 	bl	8001d54 <trafficToggle>
}
 8001eb0:	bf00      	nop
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001eb4:	f7ff ff3e 	bl	8001d34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001eb8:	480b      	ldr	r0, [pc, #44]	@ (8001ee8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001eba:	490c      	ldr	r1, [pc, #48]	@ (8001eec <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001ebc:	4a0c      	ldr	r2, [pc, #48]	@ (8001ef0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001ebe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ec0:	e002      	b.n	8001ec8 <LoopCopyDataInit>

08001ec2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ec2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ec4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ec6:	3304      	adds	r3, #4

08001ec8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ec8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ecc:	d3f9      	bcc.n	8001ec2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ece:	4a09      	ldr	r2, [pc, #36]	@ (8001ef4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ed0:	4c09      	ldr	r4, [pc, #36]	@ (8001ef8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ed2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ed4:	e001      	b.n	8001eda <LoopFillZerobss>

08001ed6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ed6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ed8:	3204      	adds	r2, #4

08001eda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001edc:	d3fb      	bcc.n	8001ed6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ede:	f002 f93b 	bl	8004158 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ee2:	f7fe ffe5 	bl	8000eb0 <main>
  bx lr
 8001ee6:	4770      	bx	lr
  ldr r0, =_sdata
 8001ee8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001eec:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 8001ef0:	08004b50 	.word	0x08004b50
  ldr r2, =_sbss
 8001ef4:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8001ef8:	200004c0 	.word	0x200004c0

08001efc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001efc:	e7fe      	b.n	8001efc <ADC1_2_IRQHandler>
	...

08001f00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f04:	4b08      	ldr	r3, [pc, #32]	@ (8001f28 <HAL_Init+0x28>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a07      	ldr	r2, [pc, #28]	@ (8001f28 <HAL_Init+0x28>)
 8001f0a:	f043 0310 	orr.w	r3, r3, #16
 8001f0e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f10:	2003      	movs	r0, #3
 8001f12:	f000 f947 	bl	80021a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f16:	2000      	movs	r0, #0
 8001f18:	f000 f808 	bl	8001f2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f1c:	f7ff fdb2 	bl	8001a84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f20:	2300      	movs	r3, #0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40022000 	.word	0x40022000

08001f2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f34:	4b12      	ldr	r3, [pc, #72]	@ (8001f80 <HAL_InitTick+0x54>)
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	4b12      	ldr	r3, [pc, #72]	@ (8001f84 <HAL_InitTick+0x58>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f42:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f000 f95f 	bl	800220e <HAL_SYSTICK_Config>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e00e      	b.n	8001f78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2b0f      	cmp	r3, #15
 8001f5e:	d80a      	bhi.n	8001f76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f60:	2200      	movs	r2, #0
 8001f62:	6879      	ldr	r1, [r7, #4]
 8001f64:	f04f 30ff 	mov.w	r0, #4294967295
 8001f68:	f000 f927 	bl	80021ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f6c:	4a06      	ldr	r2, [pc, #24]	@ (8001f88 <HAL_InitTick+0x5c>)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f72:	2300      	movs	r3, #0
 8001f74:	e000      	b.n	8001f78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3708      	adds	r7, #8
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	20000030 	.word	0x20000030
 8001f84:	20000044 	.word	0x20000044
 8001f88:	20000040 	.word	0x20000040

08001f8c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f90:	4b05      	ldr	r3, [pc, #20]	@ (8001fa8 <HAL_IncTick+0x1c>)
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	461a      	mov	r2, r3
 8001f96:	4b05      	ldr	r3, [pc, #20]	@ (8001fac <HAL_IncTick+0x20>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	4a03      	ldr	r2, [pc, #12]	@ (8001fac <HAL_IncTick+0x20>)
 8001f9e:	6013      	str	r3, [r2, #0]
}
 8001fa0:	bf00      	nop
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bc80      	pop	{r7}
 8001fa6:	4770      	bx	lr
 8001fa8:	20000044 	.word	0x20000044
 8001fac:	20000374 	.word	0x20000374

08001fb0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  return uwTick;
 8001fb4:	4b02      	ldr	r3, [pc, #8]	@ (8001fc0 <HAL_GetTick+0x10>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr
 8001fc0:	20000374 	.word	0x20000374

08001fc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fcc:	f7ff fff0 	bl	8001fb0 <HAL_GetTick>
 8001fd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fdc:	d005      	beq.n	8001fea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fde:	4b0a      	ldr	r3, [pc, #40]	@ (8002008 <HAL_Delay+0x44>)
 8001fe0:	781b      	ldrb	r3, [r3, #0]
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	4413      	add	r3, r2
 8001fe8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fea:	bf00      	nop
 8001fec:	f7ff ffe0 	bl	8001fb0 <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	68fa      	ldr	r2, [r7, #12]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d8f7      	bhi.n	8001fec <HAL_Delay+0x28>
  {
  }
}
 8001ffc:	bf00      	nop
 8001ffe:	bf00      	nop
 8002000:	3710      	adds	r7, #16
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	20000044 	.word	0x20000044

0800200c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f003 0307 	and.w	r3, r3, #7
 800201a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800201c:	4b0c      	ldr	r3, [pc, #48]	@ (8002050 <__NVIC_SetPriorityGrouping+0x44>)
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002022:	68ba      	ldr	r2, [r7, #8]
 8002024:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002028:	4013      	ands	r3, r2
 800202a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002034:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002038:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800203c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800203e:	4a04      	ldr	r2, [pc, #16]	@ (8002050 <__NVIC_SetPriorityGrouping+0x44>)
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	60d3      	str	r3, [r2, #12]
}
 8002044:	bf00      	nop
 8002046:	3714      	adds	r7, #20
 8002048:	46bd      	mov	sp, r7
 800204a:	bc80      	pop	{r7}
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	e000ed00 	.word	0xe000ed00

08002054 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002058:	4b04      	ldr	r3, [pc, #16]	@ (800206c <__NVIC_GetPriorityGrouping+0x18>)
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	0a1b      	lsrs	r3, r3, #8
 800205e:	f003 0307 	and.w	r3, r3, #7
}
 8002062:	4618      	mov	r0, r3
 8002064:	46bd      	mov	sp, r7
 8002066:	bc80      	pop	{r7}
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	e000ed00 	.word	0xe000ed00

08002070 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	4603      	mov	r3, r0
 8002078:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800207a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207e:	2b00      	cmp	r3, #0
 8002080:	db0b      	blt.n	800209a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002082:	79fb      	ldrb	r3, [r7, #7]
 8002084:	f003 021f 	and.w	r2, r3, #31
 8002088:	4906      	ldr	r1, [pc, #24]	@ (80020a4 <__NVIC_EnableIRQ+0x34>)
 800208a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208e:	095b      	lsrs	r3, r3, #5
 8002090:	2001      	movs	r0, #1
 8002092:	fa00 f202 	lsl.w	r2, r0, r2
 8002096:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800209a:	bf00      	nop
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	bc80      	pop	{r7}
 80020a2:	4770      	bx	lr
 80020a4:	e000e100 	.word	0xe000e100

080020a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	4603      	mov	r3, r0
 80020b0:	6039      	str	r1, [r7, #0]
 80020b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	db0a      	blt.n	80020d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	b2da      	uxtb	r2, r3
 80020c0:	490c      	ldr	r1, [pc, #48]	@ (80020f4 <__NVIC_SetPriority+0x4c>)
 80020c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c6:	0112      	lsls	r2, r2, #4
 80020c8:	b2d2      	uxtb	r2, r2
 80020ca:	440b      	add	r3, r1
 80020cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020d0:	e00a      	b.n	80020e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	b2da      	uxtb	r2, r3
 80020d6:	4908      	ldr	r1, [pc, #32]	@ (80020f8 <__NVIC_SetPriority+0x50>)
 80020d8:	79fb      	ldrb	r3, [r7, #7]
 80020da:	f003 030f 	and.w	r3, r3, #15
 80020de:	3b04      	subs	r3, #4
 80020e0:	0112      	lsls	r2, r2, #4
 80020e2:	b2d2      	uxtb	r2, r2
 80020e4:	440b      	add	r3, r1
 80020e6:	761a      	strb	r2, [r3, #24]
}
 80020e8:	bf00      	nop
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bc80      	pop	{r7}
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	e000e100 	.word	0xe000e100
 80020f8:	e000ed00 	.word	0xe000ed00

080020fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b089      	sub	sp, #36	@ 0x24
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	f003 0307 	and.w	r3, r3, #7
 800210e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	f1c3 0307 	rsb	r3, r3, #7
 8002116:	2b04      	cmp	r3, #4
 8002118:	bf28      	it	cs
 800211a:	2304      	movcs	r3, #4
 800211c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800211e:	69fb      	ldr	r3, [r7, #28]
 8002120:	3304      	adds	r3, #4
 8002122:	2b06      	cmp	r3, #6
 8002124:	d902      	bls.n	800212c <NVIC_EncodePriority+0x30>
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	3b03      	subs	r3, #3
 800212a:	e000      	b.n	800212e <NVIC_EncodePriority+0x32>
 800212c:	2300      	movs	r3, #0
 800212e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002130:	f04f 32ff 	mov.w	r2, #4294967295
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	fa02 f303 	lsl.w	r3, r2, r3
 800213a:	43da      	mvns	r2, r3
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	401a      	ands	r2, r3
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002144:	f04f 31ff 	mov.w	r1, #4294967295
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	fa01 f303 	lsl.w	r3, r1, r3
 800214e:	43d9      	mvns	r1, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002154:	4313      	orrs	r3, r2
         );
}
 8002156:	4618      	mov	r0, r3
 8002158:	3724      	adds	r7, #36	@ 0x24
 800215a:	46bd      	mov	sp, r7
 800215c:	bc80      	pop	{r7}
 800215e:	4770      	bx	lr

08002160 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	3b01      	subs	r3, #1
 800216c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002170:	d301      	bcc.n	8002176 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002172:	2301      	movs	r3, #1
 8002174:	e00f      	b.n	8002196 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002176:	4a0a      	ldr	r2, [pc, #40]	@ (80021a0 <SysTick_Config+0x40>)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3b01      	subs	r3, #1
 800217c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800217e:	210f      	movs	r1, #15
 8002180:	f04f 30ff 	mov.w	r0, #4294967295
 8002184:	f7ff ff90 	bl	80020a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002188:	4b05      	ldr	r3, [pc, #20]	@ (80021a0 <SysTick_Config+0x40>)
 800218a:	2200      	movs	r2, #0
 800218c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800218e:	4b04      	ldr	r3, [pc, #16]	@ (80021a0 <SysTick_Config+0x40>)
 8002190:	2207      	movs	r2, #7
 8002192:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	e000e010 	.word	0xe000e010

080021a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f7ff ff2d 	bl	800200c <__NVIC_SetPriorityGrouping>
}
 80021b2:	bf00      	nop
 80021b4:	3708      	adds	r7, #8
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}

080021ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b086      	sub	sp, #24
 80021be:	af00      	add	r7, sp, #0
 80021c0:	4603      	mov	r3, r0
 80021c2:	60b9      	str	r1, [r7, #8]
 80021c4:	607a      	str	r2, [r7, #4]
 80021c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021c8:	2300      	movs	r3, #0
 80021ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021cc:	f7ff ff42 	bl	8002054 <__NVIC_GetPriorityGrouping>
 80021d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	68b9      	ldr	r1, [r7, #8]
 80021d6:	6978      	ldr	r0, [r7, #20]
 80021d8:	f7ff ff90 	bl	80020fc <NVIC_EncodePriority>
 80021dc:	4602      	mov	r2, r0
 80021de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021e2:	4611      	mov	r1, r2
 80021e4:	4618      	mov	r0, r3
 80021e6:	f7ff ff5f 	bl	80020a8 <__NVIC_SetPriority>
}
 80021ea:	bf00      	nop
 80021ec:	3718      	adds	r7, #24
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}

080021f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b082      	sub	sp, #8
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	4603      	mov	r3, r0
 80021fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002200:	4618      	mov	r0, r3
 8002202:	f7ff ff35 	bl	8002070 <__NVIC_EnableIRQ>
}
 8002206:	bf00      	nop
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800220e:	b580      	push	{r7, lr}
 8002210:	b082      	sub	sp, #8
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f7ff ffa2 	bl	8002160 <SysTick_Config>
 800221c:	4603      	mov	r3, r0
}
 800221e:	4618      	mov	r0, r3
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
	...

08002228 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002228:	b480      	push	{r7}
 800222a:	b08b      	sub	sp, #44	@ 0x2c
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002232:	2300      	movs	r3, #0
 8002234:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002236:	2300      	movs	r3, #0
 8002238:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800223a:	e169      	b.n	8002510 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800223c:	2201      	movs	r2, #1
 800223e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	69fa      	ldr	r2, [r7, #28]
 800224c:	4013      	ands	r3, r2
 800224e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	429a      	cmp	r2, r3
 8002256:	f040 8158 	bne.w	800250a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	4a9a      	ldr	r2, [pc, #616]	@ (80024c8 <HAL_GPIO_Init+0x2a0>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d05e      	beq.n	8002322 <HAL_GPIO_Init+0xfa>
 8002264:	4a98      	ldr	r2, [pc, #608]	@ (80024c8 <HAL_GPIO_Init+0x2a0>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d875      	bhi.n	8002356 <HAL_GPIO_Init+0x12e>
 800226a:	4a98      	ldr	r2, [pc, #608]	@ (80024cc <HAL_GPIO_Init+0x2a4>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d058      	beq.n	8002322 <HAL_GPIO_Init+0xfa>
 8002270:	4a96      	ldr	r2, [pc, #600]	@ (80024cc <HAL_GPIO_Init+0x2a4>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d86f      	bhi.n	8002356 <HAL_GPIO_Init+0x12e>
 8002276:	4a96      	ldr	r2, [pc, #600]	@ (80024d0 <HAL_GPIO_Init+0x2a8>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d052      	beq.n	8002322 <HAL_GPIO_Init+0xfa>
 800227c:	4a94      	ldr	r2, [pc, #592]	@ (80024d0 <HAL_GPIO_Init+0x2a8>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d869      	bhi.n	8002356 <HAL_GPIO_Init+0x12e>
 8002282:	4a94      	ldr	r2, [pc, #592]	@ (80024d4 <HAL_GPIO_Init+0x2ac>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d04c      	beq.n	8002322 <HAL_GPIO_Init+0xfa>
 8002288:	4a92      	ldr	r2, [pc, #584]	@ (80024d4 <HAL_GPIO_Init+0x2ac>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d863      	bhi.n	8002356 <HAL_GPIO_Init+0x12e>
 800228e:	4a92      	ldr	r2, [pc, #584]	@ (80024d8 <HAL_GPIO_Init+0x2b0>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d046      	beq.n	8002322 <HAL_GPIO_Init+0xfa>
 8002294:	4a90      	ldr	r2, [pc, #576]	@ (80024d8 <HAL_GPIO_Init+0x2b0>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d85d      	bhi.n	8002356 <HAL_GPIO_Init+0x12e>
 800229a:	2b12      	cmp	r3, #18
 800229c:	d82a      	bhi.n	80022f4 <HAL_GPIO_Init+0xcc>
 800229e:	2b12      	cmp	r3, #18
 80022a0:	d859      	bhi.n	8002356 <HAL_GPIO_Init+0x12e>
 80022a2:	a201      	add	r2, pc, #4	@ (adr r2, 80022a8 <HAL_GPIO_Init+0x80>)
 80022a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022a8:	08002323 	.word	0x08002323
 80022ac:	080022fd 	.word	0x080022fd
 80022b0:	0800230f 	.word	0x0800230f
 80022b4:	08002351 	.word	0x08002351
 80022b8:	08002357 	.word	0x08002357
 80022bc:	08002357 	.word	0x08002357
 80022c0:	08002357 	.word	0x08002357
 80022c4:	08002357 	.word	0x08002357
 80022c8:	08002357 	.word	0x08002357
 80022cc:	08002357 	.word	0x08002357
 80022d0:	08002357 	.word	0x08002357
 80022d4:	08002357 	.word	0x08002357
 80022d8:	08002357 	.word	0x08002357
 80022dc:	08002357 	.word	0x08002357
 80022e0:	08002357 	.word	0x08002357
 80022e4:	08002357 	.word	0x08002357
 80022e8:	08002357 	.word	0x08002357
 80022ec:	08002305 	.word	0x08002305
 80022f0:	08002319 	.word	0x08002319
 80022f4:	4a79      	ldr	r2, [pc, #484]	@ (80024dc <HAL_GPIO_Init+0x2b4>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d013      	beq.n	8002322 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80022fa:	e02c      	b.n	8002356 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	623b      	str	r3, [r7, #32]
          break;
 8002302:	e029      	b.n	8002358 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	3304      	adds	r3, #4
 800230a:	623b      	str	r3, [r7, #32]
          break;
 800230c:	e024      	b.n	8002358 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	3308      	adds	r3, #8
 8002314:	623b      	str	r3, [r7, #32]
          break;
 8002316:	e01f      	b.n	8002358 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	330c      	adds	r3, #12
 800231e:	623b      	str	r3, [r7, #32]
          break;
 8002320:	e01a      	b.n	8002358 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d102      	bne.n	8002330 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800232a:	2304      	movs	r3, #4
 800232c:	623b      	str	r3, [r7, #32]
          break;
 800232e:	e013      	b.n	8002358 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	2b01      	cmp	r3, #1
 8002336:	d105      	bne.n	8002344 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002338:	2308      	movs	r3, #8
 800233a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	69fa      	ldr	r2, [r7, #28]
 8002340:	611a      	str	r2, [r3, #16]
          break;
 8002342:	e009      	b.n	8002358 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002344:	2308      	movs	r3, #8
 8002346:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	69fa      	ldr	r2, [r7, #28]
 800234c:	615a      	str	r2, [r3, #20]
          break;
 800234e:	e003      	b.n	8002358 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002350:	2300      	movs	r3, #0
 8002352:	623b      	str	r3, [r7, #32]
          break;
 8002354:	e000      	b.n	8002358 <HAL_GPIO_Init+0x130>
          break;
 8002356:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002358:	69bb      	ldr	r3, [r7, #24]
 800235a:	2bff      	cmp	r3, #255	@ 0xff
 800235c:	d801      	bhi.n	8002362 <HAL_GPIO_Init+0x13a>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	e001      	b.n	8002366 <HAL_GPIO_Init+0x13e>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	3304      	adds	r3, #4
 8002366:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	2bff      	cmp	r3, #255	@ 0xff
 800236c:	d802      	bhi.n	8002374 <HAL_GPIO_Init+0x14c>
 800236e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	e002      	b.n	800237a <HAL_GPIO_Init+0x152>
 8002374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002376:	3b08      	subs	r3, #8
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	210f      	movs	r1, #15
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	fa01 f303 	lsl.w	r3, r1, r3
 8002388:	43db      	mvns	r3, r3
 800238a:	401a      	ands	r2, r3
 800238c:	6a39      	ldr	r1, [r7, #32]
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	fa01 f303 	lsl.w	r3, r1, r3
 8002394:	431a      	orrs	r2, r3
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	f000 80b1 	beq.w	800250a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80023a8:	4b4d      	ldr	r3, [pc, #308]	@ (80024e0 <HAL_GPIO_Init+0x2b8>)
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	4a4c      	ldr	r2, [pc, #304]	@ (80024e0 <HAL_GPIO_Init+0x2b8>)
 80023ae:	f043 0301 	orr.w	r3, r3, #1
 80023b2:	6193      	str	r3, [r2, #24]
 80023b4:	4b4a      	ldr	r3, [pc, #296]	@ (80024e0 <HAL_GPIO_Init+0x2b8>)
 80023b6:	699b      	ldr	r3, [r3, #24]
 80023b8:	f003 0301 	and.w	r3, r3, #1
 80023bc:	60bb      	str	r3, [r7, #8]
 80023be:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80023c0:	4a48      	ldr	r2, [pc, #288]	@ (80024e4 <HAL_GPIO_Init+0x2bc>)
 80023c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c4:	089b      	lsrs	r3, r3, #2
 80023c6:	3302      	adds	r3, #2
 80023c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023cc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80023ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d0:	f003 0303 	and.w	r3, r3, #3
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	220f      	movs	r2, #15
 80023d8:	fa02 f303 	lsl.w	r3, r2, r3
 80023dc:	43db      	mvns	r3, r3
 80023de:	68fa      	ldr	r2, [r7, #12]
 80023e0:	4013      	ands	r3, r2
 80023e2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	4a40      	ldr	r2, [pc, #256]	@ (80024e8 <HAL_GPIO_Init+0x2c0>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d013      	beq.n	8002414 <HAL_GPIO_Init+0x1ec>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	4a3f      	ldr	r2, [pc, #252]	@ (80024ec <HAL_GPIO_Init+0x2c4>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d00d      	beq.n	8002410 <HAL_GPIO_Init+0x1e8>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	4a3e      	ldr	r2, [pc, #248]	@ (80024f0 <HAL_GPIO_Init+0x2c8>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d007      	beq.n	800240c <HAL_GPIO_Init+0x1e4>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	4a3d      	ldr	r2, [pc, #244]	@ (80024f4 <HAL_GPIO_Init+0x2cc>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d101      	bne.n	8002408 <HAL_GPIO_Init+0x1e0>
 8002404:	2303      	movs	r3, #3
 8002406:	e006      	b.n	8002416 <HAL_GPIO_Init+0x1ee>
 8002408:	2304      	movs	r3, #4
 800240a:	e004      	b.n	8002416 <HAL_GPIO_Init+0x1ee>
 800240c:	2302      	movs	r3, #2
 800240e:	e002      	b.n	8002416 <HAL_GPIO_Init+0x1ee>
 8002410:	2301      	movs	r3, #1
 8002412:	e000      	b.n	8002416 <HAL_GPIO_Init+0x1ee>
 8002414:	2300      	movs	r3, #0
 8002416:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002418:	f002 0203 	and.w	r2, r2, #3
 800241c:	0092      	lsls	r2, r2, #2
 800241e:	4093      	lsls	r3, r2
 8002420:	68fa      	ldr	r2, [r7, #12]
 8002422:	4313      	orrs	r3, r2
 8002424:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002426:	492f      	ldr	r1, [pc, #188]	@ (80024e4 <HAL_GPIO_Init+0x2bc>)
 8002428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242a:	089b      	lsrs	r3, r3, #2
 800242c:	3302      	adds	r3, #2
 800242e:	68fa      	ldr	r2, [r7, #12]
 8002430:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800243c:	2b00      	cmp	r3, #0
 800243e:	d006      	beq.n	800244e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002440:	4b2d      	ldr	r3, [pc, #180]	@ (80024f8 <HAL_GPIO_Init+0x2d0>)
 8002442:	689a      	ldr	r2, [r3, #8]
 8002444:	492c      	ldr	r1, [pc, #176]	@ (80024f8 <HAL_GPIO_Init+0x2d0>)
 8002446:	69bb      	ldr	r3, [r7, #24]
 8002448:	4313      	orrs	r3, r2
 800244a:	608b      	str	r3, [r1, #8]
 800244c:	e006      	b.n	800245c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800244e:	4b2a      	ldr	r3, [pc, #168]	@ (80024f8 <HAL_GPIO_Init+0x2d0>)
 8002450:	689a      	ldr	r2, [r3, #8]
 8002452:	69bb      	ldr	r3, [r7, #24]
 8002454:	43db      	mvns	r3, r3
 8002456:	4928      	ldr	r1, [pc, #160]	@ (80024f8 <HAL_GPIO_Init+0x2d0>)
 8002458:	4013      	ands	r3, r2
 800245a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002464:	2b00      	cmp	r3, #0
 8002466:	d006      	beq.n	8002476 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002468:	4b23      	ldr	r3, [pc, #140]	@ (80024f8 <HAL_GPIO_Init+0x2d0>)
 800246a:	68da      	ldr	r2, [r3, #12]
 800246c:	4922      	ldr	r1, [pc, #136]	@ (80024f8 <HAL_GPIO_Init+0x2d0>)
 800246e:	69bb      	ldr	r3, [r7, #24]
 8002470:	4313      	orrs	r3, r2
 8002472:	60cb      	str	r3, [r1, #12]
 8002474:	e006      	b.n	8002484 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002476:	4b20      	ldr	r3, [pc, #128]	@ (80024f8 <HAL_GPIO_Init+0x2d0>)
 8002478:	68da      	ldr	r2, [r3, #12]
 800247a:	69bb      	ldr	r3, [r7, #24]
 800247c:	43db      	mvns	r3, r3
 800247e:	491e      	ldr	r1, [pc, #120]	@ (80024f8 <HAL_GPIO_Init+0x2d0>)
 8002480:	4013      	ands	r3, r2
 8002482:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d006      	beq.n	800249e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002490:	4b19      	ldr	r3, [pc, #100]	@ (80024f8 <HAL_GPIO_Init+0x2d0>)
 8002492:	685a      	ldr	r2, [r3, #4]
 8002494:	4918      	ldr	r1, [pc, #96]	@ (80024f8 <HAL_GPIO_Init+0x2d0>)
 8002496:	69bb      	ldr	r3, [r7, #24]
 8002498:	4313      	orrs	r3, r2
 800249a:	604b      	str	r3, [r1, #4]
 800249c:	e006      	b.n	80024ac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800249e:	4b16      	ldr	r3, [pc, #88]	@ (80024f8 <HAL_GPIO_Init+0x2d0>)
 80024a0:	685a      	ldr	r2, [r3, #4]
 80024a2:	69bb      	ldr	r3, [r7, #24]
 80024a4:	43db      	mvns	r3, r3
 80024a6:	4914      	ldr	r1, [pc, #80]	@ (80024f8 <HAL_GPIO_Init+0x2d0>)
 80024a8:	4013      	ands	r3, r2
 80024aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d021      	beq.n	80024fc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80024b8:	4b0f      	ldr	r3, [pc, #60]	@ (80024f8 <HAL_GPIO_Init+0x2d0>)
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	490e      	ldr	r1, [pc, #56]	@ (80024f8 <HAL_GPIO_Init+0x2d0>)
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	600b      	str	r3, [r1, #0]
 80024c4:	e021      	b.n	800250a <HAL_GPIO_Init+0x2e2>
 80024c6:	bf00      	nop
 80024c8:	10320000 	.word	0x10320000
 80024cc:	10310000 	.word	0x10310000
 80024d0:	10220000 	.word	0x10220000
 80024d4:	10210000 	.word	0x10210000
 80024d8:	10120000 	.word	0x10120000
 80024dc:	10110000 	.word	0x10110000
 80024e0:	40021000 	.word	0x40021000
 80024e4:	40010000 	.word	0x40010000
 80024e8:	40010800 	.word	0x40010800
 80024ec:	40010c00 	.word	0x40010c00
 80024f0:	40011000 	.word	0x40011000
 80024f4:	40011400 	.word	0x40011400
 80024f8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80024fc:	4b0b      	ldr	r3, [pc, #44]	@ (800252c <HAL_GPIO_Init+0x304>)
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	43db      	mvns	r3, r3
 8002504:	4909      	ldr	r1, [pc, #36]	@ (800252c <HAL_GPIO_Init+0x304>)
 8002506:	4013      	ands	r3, r2
 8002508:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800250a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800250c:	3301      	adds	r3, #1
 800250e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002516:	fa22 f303 	lsr.w	r3, r2, r3
 800251a:	2b00      	cmp	r3, #0
 800251c:	f47f ae8e 	bne.w	800223c <HAL_GPIO_Init+0x14>
  }
}
 8002520:	bf00      	nop
 8002522:	bf00      	nop
 8002524:	372c      	adds	r7, #44	@ 0x2c
 8002526:	46bd      	mov	sp, r7
 8002528:	bc80      	pop	{r7}
 800252a:	4770      	bx	lr
 800252c:	40010400 	.word	0x40010400

08002530 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	460b      	mov	r3, r1
 800253a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	689a      	ldr	r2, [r3, #8]
 8002540:	887b      	ldrh	r3, [r7, #2]
 8002542:	4013      	ands	r3, r2
 8002544:	2b00      	cmp	r3, #0
 8002546:	d002      	beq.n	800254e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002548:	2301      	movs	r3, #1
 800254a:	73fb      	strb	r3, [r7, #15]
 800254c:	e001      	b.n	8002552 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800254e:	2300      	movs	r3, #0
 8002550:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002552:	7bfb      	ldrb	r3, [r7, #15]
}
 8002554:	4618      	mov	r0, r3
 8002556:	3714      	adds	r7, #20
 8002558:	46bd      	mov	sp, r7
 800255a:	bc80      	pop	{r7}
 800255c:	4770      	bx	lr

0800255e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800255e:	b480      	push	{r7}
 8002560:	b083      	sub	sp, #12
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
 8002566:	460b      	mov	r3, r1
 8002568:	807b      	strh	r3, [r7, #2]
 800256a:	4613      	mov	r3, r2
 800256c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800256e:	787b      	ldrb	r3, [r7, #1]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d003      	beq.n	800257c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002574:	887a      	ldrh	r2, [r7, #2]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800257a:	e003      	b.n	8002584 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800257c:	887b      	ldrh	r3, [r7, #2]
 800257e:	041a      	lsls	r2, r3, #16
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	611a      	str	r2, [r3, #16]
}
 8002584:	bf00      	nop
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	bc80      	pop	{r7}
 800258c:	4770      	bx	lr

0800258e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800258e:	b480      	push	{r7}
 8002590:	b085      	sub	sp, #20
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
 8002596:	460b      	mov	r3, r1
 8002598:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80025a0:	887a      	ldrh	r2, [r7, #2]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	4013      	ands	r3, r2
 80025a6:	041a      	lsls	r2, r3, #16
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	43d9      	mvns	r1, r3
 80025ac:	887b      	ldrh	r3, [r7, #2]
 80025ae:	400b      	ands	r3, r1
 80025b0:	431a      	orrs	r2, r3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	611a      	str	r2, [r3, #16]
}
 80025b6:	bf00      	nop
 80025b8:	3714      	adds	r7, #20
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bc80      	pop	{r7}
 80025be:	4770      	bx	lr

080025c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	4603      	mov	r3, r0
 80025c8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80025ca:	4b08      	ldr	r3, [pc, #32]	@ (80025ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025cc:	695a      	ldr	r2, [r3, #20]
 80025ce:	88fb      	ldrh	r3, [r7, #6]
 80025d0:	4013      	ands	r3, r2
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d006      	beq.n	80025e4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80025d6:	4a05      	ldr	r2, [pc, #20]	@ (80025ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025d8:	88fb      	ldrh	r3, [r7, #6]
 80025da:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80025dc:	88fb      	ldrh	r3, [r7, #6]
 80025de:	4618      	mov	r0, r3
 80025e0:	f000 f806 	bl	80025f0 <HAL_GPIO_EXTI_Callback>
  }
}
 80025e4:	bf00      	nop
 80025e6:	3708      	adds	r7, #8
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	40010400 	.word	0x40010400

080025f0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	4603      	mov	r3, r0
 80025f8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80025fa:	bf00      	nop
 80025fc:	370c      	adds	r7, #12
 80025fe:	46bd      	mov	sp, r7
 8002600:	bc80      	pop	{r7}
 8002602:	4770      	bx	lr

08002604 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b084      	sub	sp, #16
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d101      	bne.n	8002616 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e12b      	b.n	800286e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800261c:	b2db      	uxtb	r3, r3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d106      	bne.n	8002630 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f7ff fa5c 	bl	8001ae8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2224      	movs	r2, #36	@ 0x24
 8002634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f022 0201 	bic.w	r2, r2, #1
 8002646:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002656:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002666:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002668:	f001 f832 	bl	80036d0 <HAL_RCC_GetPCLK1Freq>
 800266c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	4a81      	ldr	r2, [pc, #516]	@ (8002878 <HAL_I2C_Init+0x274>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d807      	bhi.n	8002688 <HAL_I2C_Init+0x84>
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	4a80      	ldr	r2, [pc, #512]	@ (800287c <HAL_I2C_Init+0x278>)
 800267c:	4293      	cmp	r3, r2
 800267e:	bf94      	ite	ls
 8002680:	2301      	movls	r3, #1
 8002682:	2300      	movhi	r3, #0
 8002684:	b2db      	uxtb	r3, r3
 8002686:	e006      	b.n	8002696 <HAL_I2C_Init+0x92>
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	4a7d      	ldr	r2, [pc, #500]	@ (8002880 <HAL_I2C_Init+0x27c>)
 800268c:	4293      	cmp	r3, r2
 800268e:	bf94      	ite	ls
 8002690:	2301      	movls	r3, #1
 8002692:	2300      	movhi	r3, #0
 8002694:	b2db      	uxtb	r3, r3
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e0e7      	b.n	800286e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	4a78      	ldr	r2, [pc, #480]	@ (8002884 <HAL_I2C_Init+0x280>)
 80026a2:	fba2 2303 	umull	r2, r3, r2, r3
 80026a6:	0c9b      	lsrs	r3, r3, #18
 80026a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	68ba      	ldr	r2, [r7, #8]
 80026ba:	430a      	orrs	r2, r1
 80026bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	6a1b      	ldr	r3, [r3, #32]
 80026c4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	4a6a      	ldr	r2, [pc, #424]	@ (8002878 <HAL_I2C_Init+0x274>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d802      	bhi.n	80026d8 <HAL_I2C_Init+0xd4>
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	3301      	adds	r3, #1
 80026d6:	e009      	b.n	80026ec <HAL_I2C_Init+0xe8>
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80026de:	fb02 f303 	mul.w	r3, r2, r3
 80026e2:	4a69      	ldr	r2, [pc, #420]	@ (8002888 <HAL_I2C_Init+0x284>)
 80026e4:	fba2 2303 	umull	r2, r3, r2, r3
 80026e8:	099b      	lsrs	r3, r3, #6
 80026ea:	3301      	adds	r3, #1
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	6812      	ldr	r2, [r2, #0]
 80026f0:	430b      	orrs	r3, r1
 80026f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	69db      	ldr	r3, [r3, #28]
 80026fa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80026fe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	495c      	ldr	r1, [pc, #368]	@ (8002878 <HAL_I2C_Init+0x274>)
 8002708:	428b      	cmp	r3, r1
 800270a:	d819      	bhi.n	8002740 <HAL_I2C_Init+0x13c>
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	1e59      	subs	r1, r3, #1
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	fbb1 f3f3 	udiv	r3, r1, r3
 800271a:	1c59      	adds	r1, r3, #1
 800271c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002720:	400b      	ands	r3, r1
 8002722:	2b00      	cmp	r3, #0
 8002724:	d00a      	beq.n	800273c <HAL_I2C_Init+0x138>
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	1e59      	subs	r1, r3, #1
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	fbb1 f3f3 	udiv	r3, r1, r3
 8002734:	3301      	adds	r3, #1
 8002736:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800273a:	e051      	b.n	80027e0 <HAL_I2C_Init+0x1dc>
 800273c:	2304      	movs	r3, #4
 800273e:	e04f      	b.n	80027e0 <HAL_I2C_Init+0x1dc>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d111      	bne.n	800276c <HAL_I2C_Init+0x168>
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	1e58      	subs	r0, r3, #1
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6859      	ldr	r1, [r3, #4]
 8002750:	460b      	mov	r3, r1
 8002752:	005b      	lsls	r3, r3, #1
 8002754:	440b      	add	r3, r1
 8002756:	fbb0 f3f3 	udiv	r3, r0, r3
 800275a:	3301      	adds	r3, #1
 800275c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002760:	2b00      	cmp	r3, #0
 8002762:	bf0c      	ite	eq
 8002764:	2301      	moveq	r3, #1
 8002766:	2300      	movne	r3, #0
 8002768:	b2db      	uxtb	r3, r3
 800276a:	e012      	b.n	8002792 <HAL_I2C_Init+0x18e>
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	1e58      	subs	r0, r3, #1
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6859      	ldr	r1, [r3, #4]
 8002774:	460b      	mov	r3, r1
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	440b      	add	r3, r1
 800277a:	0099      	lsls	r1, r3, #2
 800277c:	440b      	add	r3, r1
 800277e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002782:	3301      	adds	r3, #1
 8002784:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002788:	2b00      	cmp	r3, #0
 800278a:	bf0c      	ite	eq
 800278c:	2301      	moveq	r3, #1
 800278e:	2300      	movne	r3, #0
 8002790:	b2db      	uxtb	r3, r3
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <HAL_I2C_Init+0x196>
 8002796:	2301      	movs	r3, #1
 8002798:	e022      	b.n	80027e0 <HAL_I2C_Init+0x1dc>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d10e      	bne.n	80027c0 <HAL_I2C_Init+0x1bc>
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	1e58      	subs	r0, r3, #1
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6859      	ldr	r1, [r3, #4]
 80027aa:	460b      	mov	r3, r1
 80027ac:	005b      	lsls	r3, r3, #1
 80027ae:	440b      	add	r3, r1
 80027b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80027b4:	3301      	adds	r3, #1
 80027b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027be:	e00f      	b.n	80027e0 <HAL_I2C_Init+0x1dc>
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	1e58      	subs	r0, r3, #1
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6859      	ldr	r1, [r3, #4]
 80027c8:	460b      	mov	r3, r1
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	440b      	add	r3, r1
 80027ce:	0099      	lsls	r1, r3, #2
 80027d0:	440b      	add	r3, r1
 80027d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80027d6:	3301      	adds	r3, #1
 80027d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80027e0:	6879      	ldr	r1, [r7, #4]
 80027e2:	6809      	ldr	r1, [r1, #0]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69da      	ldr	r2, [r3, #28]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	431a      	orrs	r2, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	430a      	orrs	r2, r1
 8002802:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800280e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	6911      	ldr	r1, [r2, #16]
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	68d2      	ldr	r2, [r2, #12]
 800281a:	4311      	orrs	r1, r2
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	6812      	ldr	r2, [r2, #0]
 8002820:	430b      	orrs	r3, r1
 8002822:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	695a      	ldr	r2, [r3, #20]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	699b      	ldr	r3, [r3, #24]
 8002836:	431a      	orrs	r2, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	430a      	orrs	r2, r1
 800283e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f042 0201 	orr.w	r2, r2, #1
 800284e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2220      	movs	r2, #32
 800285a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2200      	movs	r2, #0
 8002862:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2200      	movs	r2, #0
 8002868:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	000186a0 	.word	0x000186a0
 800287c:	001e847f 	.word	0x001e847f
 8002880:	003d08ff 	.word	0x003d08ff
 8002884:	431bde83 	.word	0x431bde83
 8002888:	10624dd3 	.word	0x10624dd3

0800288c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b088      	sub	sp, #32
 8002890:	af02      	add	r7, sp, #8
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	607a      	str	r2, [r7, #4]
 8002896:	461a      	mov	r2, r3
 8002898:	460b      	mov	r3, r1
 800289a:	817b      	strh	r3, [r7, #10]
 800289c:	4613      	mov	r3, r2
 800289e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80028a0:	f7ff fb86 	bl	8001fb0 <HAL_GetTick>
 80028a4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	2b20      	cmp	r3, #32
 80028b0:	f040 80e0 	bne.w	8002a74 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	9300      	str	r3, [sp, #0]
 80028b8:	2319      	movs	r3, #25
 80028ba:	2201      	movs	r2, #1
 80028bc:	4970      	ldr	r1, [pc, #448]	@ (8002a80 <HAL_I2C_Master_Transmit+0x1f4>)
 80028be:	68f8      	ldr	r0, [r7, #12]
 80028c0:	f000 f964 	bl	8002b8c <I2C_WaitOnFlagUntilTimeout>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80028ca:	2302      	movs	r3, #2
 80028cc:	e0d3      	b.n	8002a76 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d101      	bne.n	80028dc <HAL_I2C_Master_Transmit+0x50>
 80028d8:	2302      	movs	r3, #2
 80028da:	e0cc      	b.n	8002a76 <HAL_I2C_Master_Transmit+0x1ea>
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2201      	movs	r2, #1
 80028e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d007      	beq.n	8002902 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f042 0201 	orr.w	r2, r2, #1
 8002900:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002910:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2221      	movs	r2, #33	@ 0x21
 8002916:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2210      	movs	r2, #16
 800291e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2200      	movs	r2, #0
 8002926:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	687a      	ldr	r2, [r7, #4]
 800292c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	893a      	ldrh	r2, [r7, #8]
 8002932:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002938:	b29a      	uxth	r2, r3
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	4a50      	ldr	r2, [pc, #320]	@ (8002a84 <HAL_I2C_Master_Transmit+0x1f8>)
 8002942:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002944:	8979      	ldrh	r1, [r7, #10]
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	6a3a      	ldr	r2, [r7, #32]
 800294a:	68f8      	ldr	r0, [r7, #12]
 800294c:	f000 f89c 	bl	8002a88 <I2C_MasterRequestWrite>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e08d      	b.n	8002a76 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800295a:	2300      	movs	r3, #0
 800295c:	613b      	str	r3, [r7, #16]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	695b      	ldr	r3, [r3, #20]
 8002964:	613b      	str	r3, [r7, #16]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	699b      	ldr	r3, [r3, #24]
 800296c:	613b      	str	r3, [r7, #16]
 800296e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002970:	e066      	b.n	8002a40 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002972:	697a      	ldr	r2, [r7, #20]
 8002974:	6a39      	ldr	r1, [r7, #32]
 8002976:	68f8      	ldr	r0, [r7, #12]
 8002978:	f000 fa22 	bl	8002dc0 <I2C_WaitOnTXEFlagUntilTimeout>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d00d      	beq.n	800299e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002986:	2b04      	cmp	r3, #4
 8002988:	d107      	bne.n	800299a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002998:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e06b      	b.n	8002a76 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a2:	781a      	ldrb	r2, [r3, #0]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ae:	1c5a      	adds	r2, r3, #1
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029b8:	b29b      	uxth	r3, r3
 80029ba:	3b01      	subs	r3, #1
 80029bc:	b29a      	uxth	r2, r3
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029c6:	3b01      	subs	r3, #1
 80029c8:	b29a      	uxth	r2, r3
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	695b      	ldr	r3, [r3, #20]
 80029d4:	f003 0304 	and.w	r3, r3, #4
 80029d8:	2b04      	cmp	r3, #4
 80029da:	d11b      	bne.n	8002a14 <HAL_I2C_Master_Transmit+0x188>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d017      	beq.n	8002a14 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e8:	781a      	ldrb	r2, [r3, #0]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f4:	1c5a      	adds	r2, r3, #1
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	3b01      	subs	r3, #1
 8002a02:	b29a      	uxth	r2, r3
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a0c:	3b01      	subs	r3, #1
 8002a0e:	b29a      	uxth	r2, r3
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a14:	697a      	ldr	r2, [r7, #20]
 8002a16:	6a39      	ldr	r1, [r7, #32]
 8002a18:	68f8      	ldr	r0, [r7, #12]
 8002a1a:	f000 fa19 	bl	8002e50 <I2C_WaitOnBTFFlagUntilTimeout>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d00d      	beq.n	8002a40 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a28:	2b04      	cmp	r3, #4
 8002a2a:	d107      	bne.n	8002a3c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a3a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e01a      	b.n	8002a76 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d194      	bne.n	8002972 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002a70:	2300      	movs	r3, #0
 8002a72:	e000      	b.n	8002a76 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002a74:	2302      	movs	r3, #2
  }
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3718      	adds	r7, #24
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	00100002 	.word	0x00100002
 8002a84:	ffff0000 	.word	0xffff0000

08002a88 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b088      	sub	sp, #32
 8002a8c:	af02      	add	r7, sp, #8
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	607a      	str	r2, [r7, #4]
 8002a92:	603b      	str	r3, [r7, #0]
 8002a94:	460b      	mov	r3, r1
 8002a96:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a9c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	2b08      	cmp	r3, #8
 8002aa2:	d006      	beq.n	8002ab2 <I2C_MasterRequestWrite+0x2a>
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d003      	beq.n	8002ab2 <I2C_MasterRequestWrite+0x2a>
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002ab0:	d108      	bne.n	8002ac4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ac0:	601a      	str	r2, [r3, #0]
 8002ac2:	e00b      	b.n	8002adc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac8:	2b12      	cmp	r3, #18
 8002aca:	d107      	bne.n	8002adc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ada:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	9300      	str	r3, [sp, #0]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002ae8:	68f8      	ldr	r0, [r7, #12]
 8002aea:	f000 f84f 	bl	8002b8c <I2C_WaitOnFlagUntilTimeout>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d00d      	beq.n	8002b10 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002afe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b02:	d103      	bne.n	8002b0c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b0a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	e035      	b.n	8002b7c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	691b      	ldr	r3, [r3, #16]
 8002b14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b18:	d108      	bne.n	8002b2c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b1a:	897b      	ldrh	r3, [r7, #10]
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	461a      	mov	r2, r3
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002b28:	611a      	str	r2, [r3, #16]
 8002b2a:	e01b      	b.n	8002b64 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002b2c:	897b      	ldrh	r3, [r7, #10]
 8002b2e:	11db      	asrs	r3, r3, #7
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	f003 0306 	and.w	r3, r3, #6
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	f063 030f 	orn	r3, r3, #15
 8002b3c:	b2da      	uxtb	r2, r3
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	490e      	ldr	r1, [pc, #56]	@ (8002b84 <I2C_MasterRequestWrite+0xfc>)
 8002b4a:	68f8      	ldr	r0, [r7, #12]
 8002b4c:	f000 f898 	bl	8002c80 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d001      	beq.n	8002b5a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e010      	b.n	8002b7c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002b5a:	897b      	ldrh	r3, [r7, #10]
 8002b5c:	b2da      	uxtb	r2, r3
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	4907      	ldr	r1, [pc, #28]	@ (8002b88 <I2C_MasterRequestWrite+0x100>)
 8002b6a:	68f8      	ldr	r0, [r7, #12]
 8002b6c:	f000 f888 	bl	8002c80 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e000      	b.n	8002b7c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3718      	adds	r7, #24
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	00010008 	.word	0x00010008
 8002b88:	00010002 	.word	0x00010002

08002b8c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	60b9      	str	r1, [r7, #8]
 8002b96:	603b      	str	r3, [r7, #0]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b9c:	e048      	b.n	8002c30 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ba4:	d044      	beq.n	8002c30 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ba6:	f7ff fa03 	bl	8001fb0 <HAL_GetTick>
 8002baa:	4602      	mov	r2, r0
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	683a      	ldr	r2, [r7, #0]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d302      	bcc.n	8002bbc <I2C_WaitOnFlagUntilTimeout+0x30>
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d139      	bne.n	8002c30 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	0c1b      	lsrs	r3, r3, #16
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d10d      	bne.n	8002be2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	695b      	ldr	r3, [r3, #20]
 8002bcc:	43da      	mvns	r2, r3
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	bf0c      	ite	eq
 8002bd8:	2301      	moveq	r3, #1
 8002bda:	2300      	movne	r3, #0
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	461a      	mov	r2, r3
 8002be0:	e00c      	b.n	8002bfc <I2C_WaitOnFlagUntilTimeout+0x70>
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	699b      	ldr	r3, [r3, #24]
 8002be8:	43da      	mvns	r2, r3
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	4013      	ands	r3, r2
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	bf0c      	ite	eq
 8002bf4:	2301      	moveq	r3, #1
 8002bf6:	2300      	movne	r3, #0
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	79fb      	ldrb	r3, [r7, #7]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d116      	bne.n	8002c30 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2200      	movs	r2, #0
 8002c06:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2220      	movs	r2, #32
 8002c0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2200      	movs	r2, #0
 8002c14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c1c:	f043 0220 	orr.w	r2, r3, #32
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2200      	movs	r2, #0
 8002c28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e023      	b.n	8002c78 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	0c1b      	lsrs	r3, r3, #16
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d10d      	bne.n	8002c56 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	695b      	ldr	r3, [r3, #20]
 8002c40:	43da      	mvns	r2, r3
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	4013      	ands	r3, r2
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	bf0c      	ite	eq
 8002c4c:	2301      	moveq	r3, #1
 8002c4e:	2300      	movne	r3, #0
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	461a      	mov	r2, r3
 8002c54:	e00c      	b.n	8002c70 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	699b      	ldr	r3, [r3, #24]
 8002c5c:	43da      	mvns	r2, r3
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	4013      	ands	r3, r2
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	bf0c      	ite	eq
 8002c68:	2301      	moveq	r3, #1
 8002c6a:	2300      	movne	r3, #0
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	461a      	mov	r2, r3
 8002c70:	79fb      	ldrb	r3, [r7, #7]
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d093      	beq.n	8002b9e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c76:	2300      	movs	r3, #0
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	3710      	adds	r7, #16
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	60b9      	str	r1, [r7, #8]
 8002c8a:	607a      	str	r2, [r7, #4]
 8002c8c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c8e:	e071      	b.n	8002d74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	695b      	ldr	r3, [r3, #20]
 8002c96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c9e:	d123      	bne.n	8002ce8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cae:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002cb8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	2220      	movs	r2, #32
 8002cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd4:	f043 0204 	orr.w	r2, r3, #4
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e067      	b.n	8002db8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cee:	d041      	beq.n	8002d74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cf0:	f7ff f95e 	bl	8001fb0 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d302      	bcc.n	8002d06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d136      	bne.n	8002d74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	0c1b      	lsrs	r3, r3, #16
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d10c      	bne.n	8002d2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	695b      	ldr	r3, [r3, #20]
 8002d16:	43da      	mvns	r2, r3
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	bf14      	ite	ne
 8002d22:	2301      	movne	r3, #1
 8002d24:	2300      	moveq	r3, #0
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	e00b      	b.n	8002d42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	699b      	ldr	r3, [r3, #24]
 8002d30:	43da      	mvns	r2, r3
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	4013      	ands	r3, r2
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	bf14      	ite	ne
 8002d3c:	2301      	movne	r3, #1
 8002d3e:	2300      	moveq	r3, #0
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d016      	beq.n	8002d74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2220      	movs	r2, #32
 8002d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d60:	f043 0220 	orr.w	r2, r3, #32
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e021      	b.n	8002db8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	0c1b      	lsrs	r3, r3, #16
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d10c      	bne.n	8002d98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	695b      	ldr	r3, [r3, #20]
 8002d84:	43da      	mvns	r2, r3
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	4013      	ands	r3, r2
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	bf14      	ite	ne
 8002d90:	2301      	movne	r3, #1
 8002d92:	2300      	moveq	r3, #0
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	e00b      	b.n	8002db0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	699b      	ldr	r3, [r3, #24]
 8002d9e:	43da      	mvns	r2, r3
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	4013      	ands	r3, r2
 8002da4:	b29b      	uxth	r3, r3
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	bf14      	ite	ne
 8002daa:	2301      	movne	r3, #1
 8002dac:	2300      	moveq	r3, #0
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	f47f af6d 	bne.w	8002c90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002db6:	2300      	movs	r3, #0
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3710      	adds	r7, #16
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}

08002dc0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	60f8      	str	r0, [r7, #12]
 8002dc8:	60b9      	str	r1, [r7, #8]
 8002dca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002dcc:	e034      	b.n	8002e38 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002dce:	68f8      	ldr	r0, [r7, #12]
 8002dd0:	f000 f886 	bl	8002ee0 <I2C_IsAcknowledgeFailed>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e034      	b.n	8002e48 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de4:	d028      	beq.n	8002e38 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002de6:	f7ff f8e3 	bl	8001fb0 <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	68ba      	ldr	r2, [r7, #8]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d302      	bcc.n	8002dfc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d11d      	bne.n	8002e38 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	695b      	ldr	r3, [r3, #20]
 8002e02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e06:	2b80      	cmp	r3, #128	@ 0x80
 8002e08:	d016      	beq.n	8002e38 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2220      	movs	r2, #32
 8002e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e24:	f043 0220 	orr.w	r2, r3, #32
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e007      	b.n	8002e48 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	695b      	ldr	r3, [r3, #20]
 8002e3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e42:	2b80      	cmp	r3, #128	@ 0x80
 8002e44:	d1c3      	bne.n	8002dce <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e46:	2300      	movs	r3, #0
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3710      	adds	r7, #16
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b084      	sub	sp, #16
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	60b9      	str	r1, [r7, #8]
 8002e5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e5c:	e034      	b.n	8002ec8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e5e:	68f8      	ldr	r0, [r7, #12]
 8002e60:	f000 f83e 	bl	8002ee0 <I2C_IsAcknowledgeFailed>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d001      	beq.n	8002e6e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e034      	b.n	8002ed8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e74:	d028      	beq.n	8002ec8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e76:	f7ff f89b 	bl	8001fb0 <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	68ba      	ldr	r2, [r7, #8]
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d302      	bcc.n	8002e8c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d11d      	bne.n	8002ec8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	695b      	ldr	r3, [r3, #20]
 8002e92:	f003 0304 	and.w	r3, r3, #4
 8002e96:	2b04      	cmp	r3, #4
 8002e98:	d016      	beq.n	8002ec8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2220      	movs	r2, #32
 8002ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb4:	f043 0220 	orr.w	r2, r3, #32
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e007      	b.n	8002ed8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	695b      	ldr	r3, [r3, #20]
 8002ece:	f003 0304 	and.w	r3, r3, #4
 8002ed2:	2b04      	cmp	r3, #4
 8002ed4:	d1c3      	bne.n	8002e5e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3710      	adds	r7, #16
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}

08002ee0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	695b      	ldr	r3, [r3, #20]
 8002eee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ef2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ef6:	d11b      	bne.n	8002f30 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002f00:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2220      	movs	r2, #32
 8002f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1c:	f043 0204 	orr.w	r2, r3, #4
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2200      	movs	r2, #0
 8002f28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e000      	b.n	8002f32 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	370c      	adds	r7, #12
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bc80      	pop	{r7}
 8002f3a:	4770      	bx	lr

08002f3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b086      	sub	sp, #24
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d101      	bne.n	8002f4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e272      	b.n	8003434 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f003 0301 	and.w	r3, r3, #1
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	f000 8087 	beq.w	800306a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f5c:	4b92      	ldr	r3, [pc, #584]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f003 030c 	and.w	r3, r3, #12
 8002f64:	2b04      	cmp	r3, #4
 8002f66:	d00c      	beq.n	8002f82 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f68:	4b8f      	ldr	r3, [pc, #572]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f003 030c 	and.w	r3, r3, #12
 8002f70:	2b08      	cmp	r3, #8
 8002f72:	d112      	bne.n	8002f9a <HAL_RCC_OscConfig+0x5e>
 8002f74:	4b8c      	ldr	r3, [pc, #560]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f80:	d10b      	bne.n	8002f9a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f82:	4b89      	ldr	r3, [pc, #548]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d06c      	beq.n	8003068 <HAL_RCC_OscConfig+0x12c>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d168      	bne.n	8003068 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e24c      	b.n	8003434 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fa2:	d106      	bne.n	8002fb2 <HAL_RCC_OscConfig+0x76>
 8002fa4:	4b80      	ldr	r3, [pc, #512]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a7f      	ldr	r2, [pc, #508]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8002faa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fae:	6013      	str	r3, [r2, #0]
 8002fb0:	e02e      	b.n	8003010 <HAL_RCC_OscConfig+0xd4>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d10c      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x98>
 8002fba:	4b7b      	ldr	r3, [pc, #492]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a7a      	ldr	r2, [pc, #488]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8002fc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fc4:	6013      	str	r3, [r2, #0]
 8002fc6:	4b78      	ldr	r3, [pc, #480]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a77      	ldr	r2, [pc, #476]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8002fcc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fd0:	6013      	str	r3, [r2, #0]
 8002fd2:	e01d      	b.n	8003010 <HAL_RCC_OscConfig+0xd4>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fdc:	d10c      	bne.n	8002ff8 <HAL_RCC_OscConfig+0xbc>
 8002fde:	4b72      	ldr	r3, [pc, #456]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a71      	ldr	r2, [pc, #452]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8002fe4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fe8:	6013      	str	r3, [r2, #0]
 8002fea:	4b6f      	ldr	r3, [pc, #444]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a6e      	ldr	r2, [pc, #440]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8002ff0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ff4:	6013      	str	r3, [r2, #0]
 8002ff6:	e00b      	b.n	8003010 <HAL_RCC_OscConfig+0xd4>
 8002ff8:	4b6b      	ldr	r3, [pc, #428]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a6a      	ldr	r2, [pc, #424]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8002ffe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003002:	6013      	str	r3, [r2, #0]
 8003004:	4b68      	ldr	r3, [pc, #416]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a67      	ldr	r2, [pc, #412]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 800300a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800300e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d013      	beq.n	8003040 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003018:	f7fe ffca 	bl	8001fb0 <HAL_GetTick>
 800301c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800301e:	e008      	b.n	8003032 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003020:	f7fe ffc6 	bl	8001fb0 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	2b64      	cmp	r3, #100	@ 0x64
 800302c:	d901      	bls.n	8003032 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e200      	b.n	8003434 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003032:	4b5d      	ldr	r3, [pc, #372]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d0f0      	beq.n	8003020 <HAL_RCC_OscConfig+0xe4>
 800303e:	e014      	b.n	800306a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003040:	f7fe ffb6 	bl	8001fb0 <HAL_GetTick>
 8003044:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003046:	e008      	b.n	800305a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003048:	f7fe ffb2 	bl	8001fb0 <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	2b64      	cmp	r3, #100	@ 0x64
 8003054:	d901      	bls.n	800305a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e1ec      	b.n	8003434 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800305a:	4b53      	ldr	r3, [pc, #332]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d1f0      	bne.n	8003048 <HAL_RCC_OscConfig+0x10c>
 8003066:	e000      	b.n	800306a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003068:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0302 	and.w	r3, r3, #2
 8003072:	2b00      	cmp	r3, #0
 8003074:	d063      	beq.n	800313e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003076:	4b4c      	ldr	r3, [pc, #304]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f003 030c 	and.w	r3, r3, #12
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00b      	beq.n	800309a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003082:	4b49      	ldr	r3, [pc, #292]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f003 030c 	and.w	r3, r3, #12
 800308a:	2b08      	cmp	r3, #8
 800308c:	d11c      	bne.n	80030c8 <HAL_RCC_OscConfig+0x18c>
 800308e:	4b46      	ldr	r3, [pc, #280]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d116      	bne.n	80030c8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800309a:	4b43      	ldr	r3, [pc, #268]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d005      	beq.n	80030b2 <HAL_RCC_OscConfig+0x176>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	691b      	ldr	r3, [r3, #16]
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d001      	beq.n	80030b2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e1c0      	b.n	8003434 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030b2:	4b3d      	ldr	r3, [pc, #244]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	695b      	ldr	r3, [r3, #20]
 80030be:	00db      	lsls	r3, r3, #3
 80030c0:	4939      	ldr	r1, [pc, #228]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030c6:	e03a      	b.n	800313e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	691b      	ldr	r3, [r3, #16]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d020      	beq.n	8003112 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030d0:	4b36      	ldr	r3, [pc, #216]	@ (80031ac <HAL_RCC_OscConfig+0x270>)
 80030d2:	2201      	movs	r2, #1
 80030d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030d6:	f7fe ff6b 	bl	8001fb0 <HAL_GetTick>
 80030da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030dc:	e008      	b.n	80030f0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030de:	f7fe ff67 	bl	8001fb0 <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d901      	bls.n	80030f0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	e1a1      	b.n	8003434 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030f0:	4b2d      	ldr	r3, [pc, #180]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0302 	and.w	r3, r3, #2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d0f0      	beq.n	80030de <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030fc:	4b2a      	ldr	r3, [pc, #168]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	695b      	ldr	r3, [r3, #20]
 8003108:	00db      	lsls	r3, r3, #3
 800310a:	4927      	ldr	r1, [pc, #156]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 800310c:	4313      	orrs	r3, r2
 800310e:	600b      	str	r3, [r1, #0]
 8003110:	e015      	b.n	800313e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003112:	4b26      	ldr	r3, [pc, #152]	@ (80031ac <HAL_RCC_OscConfig+0x270>)
 8003114:	2200      	movs	r2, #0
 8003116:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003118:	f7fe ff4a 	bl	8001fb0 <HAL_GetTick>
 800311c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800311e:	e008      	b.n	8003132 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003120:	f7fe ff46 	bl	8001fb0 <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	2b02      	cmp	r3, #2
 800312c:	d901      	bls.n	8003132 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e180      	b.n	8003434 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003132:	4b1d      	ldr	r3, [pc, #116]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0302 	and.w	r3, r3, #2
 800313a:	2b00      	cmp	r3, #0
 800313c:	d1f0      	bne.n	8003120 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0308 	and.w	r3, r3, #8
 8003146:	2b00      	cmp	r3, #0
 8003148:	d03a      	beq.n	80031c0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	699b      	ldr	r3, [r3, #24]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d019      	beq.n	8003186 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003152:	4b17      	ldr	r3, [pc, #92]	@ (80031b0 <HAL_RCC_OscConfig+0x274>)
 8003154:	2201      	movs	r2, #1
 8003156:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003158:	f7fe ff2a 	bl	8001fb0 <HAL_GetTick>
 800315c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800315e:	e008      	b.n	8003172 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003160:	f7fe ff26 	bl	8001fb0 <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	2b02      	cmp	r3, #2
 800316c:	d901      	bls.n	8003172 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800316e:	2303      	movs	r3, #3
 8003170:	e160      	b.n	8003434 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003172:	4b0d      	ldr	r3, [pc, #52]	@ (80031a8 <HAL_RCC_OscConfig+0x26c>)
 8003174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d0f0      	beq.n	8003160 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800317e:	2001      	movs	r0, #1
 8003180:	f000 face 	bl	8003720 <RCC_Delay>
 8003184:	e01c      	b.n	80031c0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003186:	4b0a      	ldr	r3, [pc, #40]	@ (80031b0 <HAL_RCC_OscConfig+0x274>)
 8003188:	2200      	movs	r2, #0
 800318a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800318c:	f7fe ff10 	bl	8001fb0 <HAL_GetTick>
 8003190:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003192:	e00f      	b.n	80031b4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003194:	f7fe ff0c 	bl	8001fb0 <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d908      	bls.n	80031b4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e146      	b.n	8003434 <HAL_RCC_OscConfig+0x4f8>
 80031a6:	bf00      	nop
 80031a8:	40021000 	.word	0x40021000
 80031ac:	42420000 	.word	0x42420000
 80031b0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031b4:	4b92      	ldr	r3, [pc, #584]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 80031b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b8:	f003 0302 	and.w	r3, r3, #2
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d1e9      	bne.n	8003194 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0304 	and.w	r3, r3, #4
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	f000 80a6 	beq.w	800331a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031ce:	2300      	movs	r3, #0
 80031d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031d2:	4b8b      	ldr	r3, [pc, #556]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 80031d4:	69db      	ldr	r3, [r3, #28]
 80031d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d10d      	bne.n	80031fa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031de:	4b88      	ldr	r3, [pc, #544]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 80031e0:	69db      	ldr	r3, [r3, #28]
 80031e2:	4a87      	ldr	r2, [pc, #540]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 80031e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031e8:	61d3      	str	r3, [r2, #28]
 80031ea:	4b85      	ldr	r3, [pc, #532]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 80031ec:	69db      	ldr	r3, [r3, #28]
 80031ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031f2:	60bb      	str	r3, [r7, #8]
 80031f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031f6:	2301      	movs	r3, #1
 80031f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031fa:	4b82      	ldr	r3, [pc, #520]	@ (8003404 <HAL_RCC_OscConfig+0x4c8>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003202:	2b00      	cmp	r3, #0
 8003204:	d118      	bne.n	8003238 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003206:	4b7f      	ldr	r3, [pc, #508]	@ (8003404 <HAL_RCC_OscConfig+0x4c8>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a7e      	ldr	r2, [pc, #504]	@ (8003404 <HAL_RCC_OscConfig+0x4c8>)
 800320c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003210:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003212:	f7fe fecd 	bl	8001fb0 <HAL_GetTick>
 8003216:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003218:	e008      	b.n	800322c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800321a:	f7fe fec9 	bl	8001fb0 <HAL_GetTick>
 800321e:	4602      	mov	r2, r0
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	2b64      	cmp	r3, #100	@ 0x64
 8003226:	d901      	bls.n	800322c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003228:	2303      	movs	r3, #3
 800322a:	e103      	b.n	8003434 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800322c:	4b75      	ldr	r3, [pc, #468]	@ (8003404 <HAL_RCC_OscConfig+0x4c8>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003234:	2b00      	cmp	r3, #0
 8003236:	d0f0      	beq.n	800321a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	2b01      	cmp	r3, #1
 800323e:	d106      	bne.n	800324e <HAL_RCC_OscConfig+0x312>
 8003240:	4b6f      	ldr	r3, [pc, #444]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 8003242:	6a1b      	ldr	r3, [r3, #32]
 8003244:	4a6e      	ldr	r2, [pc, #440]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 8003246:	f043 0301 	orr.w	r3, r3, #1
 800324a:	6213      	str	r3, [r2, #32]
 800324c:	e02d      	b.n	80032aa <HAL_RCC_OscConfig+0x36e>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d10c      	bne.n	8003270 <HAL_RCC_OscConfig+0x334>
 8003256:	4b6a      	ldr	r3, [pc, #424]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 8003258:	6a1b      	ldr	r3, [r3, #32]
 800325a:	4a69      	ldr	r2, [pc, #420]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 800325c:	f023 0301 	bic.w	r3, r3, #1
 8003260:	6213      	str	r3, [r2, #32]
 8003262:	4b67      	ldr	r3, [pc, #412]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 8003264:	6a1b      	ldr	r3, [r3, #32]
 8003266:	4a66      	ldr	r2, [pc, #408]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 8003268:	f023 0304 	bic.w	r3, r3, #4
 800326c:	6213      	str	r3, [r2, #32]
 800326e:	e01c      	b.n	80032aa <HAL_RCC_OscConfig+0x36e>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	2b05      	cmp	r3, #5
 8003276:	d10c      	bne.n	8003292 <HAL_RCC_OscConfig+0x356>
 8003278:	4b61      	ldr	r3, [pc, #388]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 800327a:	6a1b      	ldr	r3, [r3, #32]
 800327c:	4a60      	ldr	r2, [pc, #384]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 800327e:	f043 0304 	orr.w	r3, r3, #4
 8003282:	6213      	str	r3, [r2, #32]
 8003284:	4b5e      	ldr	r3, [pc, #376]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 8003286:	6a1b      	ldr	r3, [r3, #32]
 8003288:	4a5d      	ldr	r2, [pc, #372]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 800328a:	f043 0301 	orr.w	r3, r3, #1
 800328e:	6213      	str	r3, [r2, #32]
 8003290:	e00b      	b.n	80032aa <HAL_RCC_OscConfig+0x36e>
 8003292:	4b5b      	ldr	r3, [pc, #364]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 8003294:	6a1b      	ldr	r3, [r3, #32]
 8003296:	4a5a      	ldr	r2, [pc, #360]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 8003298:	f023 0301 	bic.w	r3, r3, #1
 800329c:	6213      	str	r3, [r2, #32]
 800329e:	4b58      	ldr	r3, [pc, #352]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 80032a0:	6a1b      	ldr	r3, [r3, #32]
 80032a2:	4a57      	ldr	r2, [pc, #348]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 80032a4:	f023 0304 	bic.w	r3, r3, #4
 80032a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d015      	beq.n	80032de <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032b2:	f7fe fe7d 	bl	8001fb0 <HAL_GetTick>
 80032b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032b8:	e00a      	b.n	80032d0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032ba:	f7fe fe79 	bl	8001fb0 <HAL_GetTick>
 80032be:	4602      	mov	r2, r0
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d901      	bls.n	80032d0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80032cc:	2303      	movs	r3, #3
 80032ce:	e0b1      	b.n	8003434 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032d0:	4b4b      	ldr	r3, [pc, #300]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 80032d2:	6a1b      	ldr	r3, [r3, #32]
 80032d4:	f003 0302 	and.w	r3, r3, #2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d0ee      	beq.n	80032ba <HAL_RCC_OscConfig+0x37e>
 80032dc:	e014      	b.n	8003308 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032de:	f7fe fe67 	bl	8001fb0 <HAL_GetTick>
 80032e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032e4:	e00a      	b.n	80032fc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032e6:	f7fe fe63 	bl	8001fb0 <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d901      	bls.n	80032fc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80032f8:	2303      	movs	r3, #3
 80032fa:	e09b      	b.n	8003434 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032fc:	4b40      	ldr	r3, [pc, #256]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 80032fe:	6a1b      	ldr	r3, [r3, #32]
 8003300:	f003 0302 	and.w	r3, r3, #2
 8003304:	2b00      	cmp	r3, #0
 8003306:	d1ee      	bne.n	80032e6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003308:	7dfb      	ldrb	r3, [r7, #23]
 800330a:	2b01      	cmp	r3, #1
 800330c:	d105      	bne.n	800331a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800330e:	4b3c      	ldr	r3, [pc, #240]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 8003310:	69db      	ldr	r3, [r3, #28]
 8003312:	4a3b      	ldr	r2, [pc, #236]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 8003314:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003318:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	69db      	ldr	r3, [r3, #28]
 800331e:	2b00      	cmp	r3, #0
 8003320:	f000 8087 	beq.w	8003432 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003324:	4b36      	ldr	r3, [pc, #216]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	f003 030c 	and.w	r3, r3, #12
 800332c:	2b08      	cmp	r3, #8
 800332e:	d061      	beq.n	80033f4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	69db      	ldr	r3, [r3, #28]
 8003334:	2b02      	cmp	r3, #2
 8003336:	d146      	bne.n	80033c6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003338:	4b33      	ldr	r3, [pc, #204]	@ (8003408 <HAL_RCC_OscConfig+0x4cc>)
 800333a:	2200      	movs	r2, #0
 800333c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800333e:	f7fe fe37 	bl	8001fb0 <HAL_GetTick>
 8003342:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003344:	e008      	b.n	8003358 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003346:	f7fe fe33 	bl	8001fb0 <HAL_GetTick>
 800334a:	4602      	mov	r2, r0
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	1ad3      	subs	r3, r2, r3
 8003350:	2b02      	cmp	r3, #2
 8003352:	d901      	bls.n	8003358 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003354:	2303      	movs	r3, #3
 8003356:	e06d      	b.n	8003434 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003358:	4b29      	ldr	r3, [pc, #164]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d1f0      	bne.n	8003346 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a1b      	ldr	r3, [r3, #32]
 8003368:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800336c:	d108      	bne.n	8003380 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800336e:	4b24      	ldr	r3, [pc, #144]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	4921      	ldr	r1, [pc, #132]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 800337c:	4313      	orrs	r3, r2
 800337e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003380:	4b1f      	ldr	r3, [pc, #124]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a19      	ldr	r1, [r3, #32]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003390:	430b      	orrs	r3, r1
 8003392:	491b      	ldr	r1, [pc, #108]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 8003394:	4313      	orrs	r3, r2
 8003396:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003398:	4b1b      	ldr	r3, [pc, #108]	@ (8003408 <HAL_RCC_OscConfig+0x4cc>)
 800339a:	2201      	movs	r2, #1
 800339c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800339e:	f7fe fe07 	bl	8001fb0 <HAL_GetTick>
 80033a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033a4:	e008      	b.n	80033b8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033a6:	f7fe fe03 	bl	8001fb0 <HAL_GetTick>
 80033aa:	4602      	mov	r2, r0
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	d901      	bls.n	80033b8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80033b4:	2303      	movs	r3, #3
 80033b6:	e03d      	b.n	8003434 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033b8:	4b11      	ldr	r3, [pc, #68]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d0f0      	beq.n	80033a6 <HAL_RCC_OscConfig+0x46a>
 80033c4:	e035      	b.n	8003432 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033c6:	4b10      	ldr	r3, [pc, #64]	@ (8003408 <HAL_RCC_OscConfig+0x4cc>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033cc:	f7fe fdf0 	bl	8001fb0 <HAL_GetTick>
 80033d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033d2:	e008      	b.n	80033e6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033d4:	f7fe fdec 	bl	8001fb0 <HAL_GetTick>
 80033d8:	4602      	mov	r2, r0
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	1ad3      	subs	r3, r2, r3
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d901      	bls.n	80033e6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80033e2:	2303      	movs	r3, #3
 80033e4:	e026      	b.n	8003434 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033e6:	4b06      	ldr	r3, [pc, #24]	@ (8003400 <HAL_RCC_OscConfig+0x4c4>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d1f0      	bne.n	80033d4 <HAL_RCC_OscConfig+0x498>
 80033f2:	e01e      	b.n	8003432 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	69db      	ldr	r3, [r3, #28]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d107      	bne.n	800340c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e019      	b.n	8003434 <HAL_RCC_OscConfig+0x4f8>
 8003400:	40021000 	.word	0x40021000
 8003404:	40007000 	.word	0x40007000
 8003408:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800340c:	4b0b      	ldr	r3, [pc, #44]	@ (800343c <HAL_RCC_OscConfig+0x500>)
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a1b      	ldr	r3, [r3, #32]
 800341c:	429a      	cmp	r2, r3
 800341e:	d106      	bne.n	800342e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800342a:	429a      	cmp	r2, r3
 800342c:	d001      	beq.n	8003432 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e000      	b.n	8003434 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	3718      	adds	r7, #24
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}
 800343c:	40021000 	.word	0x40021000

08003440 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
 8003448:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d101      	bne.n	8003454 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	e0d0      	b.n	80035f6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003454:	4b6a      	ldr	r3, [pc, #424]	@ (8003600 <HAL_RCC_ClockConfig+0x1c0>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0307 	and.w	r3, r3, #7
 800345c:	683a      	ldr	r2, [r7, #0]
 800345e:	429a      	cmp	r2, r3
 8003460:	d910      	bls.n	8003484 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003462:	4b67      	ldr	r3, [pc, #412]	@ (8003600 <HAL_RCC_ClockConfig+0x1c0>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f023 0207 	bic.w	r2, r3, #7
 800346a:	4965      	ldr	r1, [pc, #404]	@ (8003600 <HAL_RCC_ClockConfig+0x1c0>)
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	4313      	orrs	r3, r2
 8003470:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003472:	4b63      	ldr	r3, [pc, #396]	@ (8003600 <HAL_RCC_ClockConfig+0x1c0>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0307 	and.w	r3, r3, #7
 800347a:	683a      	ldr	r2, [r7, #0]
 800347c:	429a      	cmp	r2, r3
 800347e:	d001      	beq.n	8003484 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e0b8      	b.n	80035f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0302 	and.w	r3, r3, #2
 800348c:	2b00      	cmp	r3, #0
 800348e:	d020      	beq.n	80034d2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0304 	and.w	r3, r3, #4
 8003498:	2b00      	cmp	r3, #0
 800349a:	d005      	beq.n	80034a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800349c:	4b59      	ldr	r3, [pc, #356]	@ (8003604 <HAL_RCC_ClockConfig+0x1c4>)
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	4a58      	ldr	r2, [pc, #352]	@ (8003604 <HAL_RCC_ClockConfig+0x1c4>)
 80034a2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80034a6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0308 	and.w	r3, r3, #8
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d005      	beq.n	80034c0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034b4:	4b53      	ldr	r3, [pc, #332]	@ (8003604 <HAL_RCC_ClockConfig+0x1c4>)
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	4a52      	ldr	r2, [pc, #328]	@ (8003604 <HAL_RCC_ClockConfig+0x1c4>)
 80034ba:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80034be:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034c0:	4b50      	ldr	r3, [pc, #320]	@ (8003604 <HAL_RCC_ClockConfig+0x1c4>)
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	494d      	ldr	r1, [pc, #308]	@ (8003604 <HAL_RCC_ClockConfig+0x1c4>)
 80034ce:	4313      	orrs	r3, r2
 80034d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0301 	and.w	r3, r3, #1
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d040      	beq.n	8003560 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d107      	bne.n	80034f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034e6:	4b47      	ldr	r3, [pc, #284]	@ (8003604 <HAL_RCC_ClockConfig+0x1c4>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d115      	bne.n	800351e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e07f      	b.n	80035f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	2b02      	cmp	r3, #2
 80034fc:	d107      	bne.n	800350e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034fe:	4b41      	ldr	r3, [pc, #260]	@ (8003604 <HAL_RCC_ClockConfig+0x1c4>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d109      	bne.n	800351e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e073      	b.n	80035f6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800350e:	4b3d      	ldr	r3, [pc, #244]	@ (8003604 <HAL_RCC_ClockConfig+0x1c4>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 0302 	and.w	r3, r3, #2
 8003516:	2b00      	cmp	r3, #0
 8003518:	d101      	bne.n	800351e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e06b      	b.n	80035f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800351e:	4b39      	ldr	r3, [pc, #228]	@ (8003604 <HAL_RCC_ClockConfig+0x1c4>)
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f023 0203 	bic.w	r2, r3, #3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	4936      	ldr	r1, [pc, #216]	@ (8003604 <HAL_RCC_ClockConfig+0x1c4>)
 800352c:	4313      	orrs	r3, r2
 800352e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003530:	f7fe fd3e 	bl	8001fb0 <HAL_GetTick>
 8003534:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003536:	e00a      	b.n	800354e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003538:	f7fe fd3a 	bl	8001fb0 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003546:	4293      	cmp	r3, r2
 8003548:	d901      	bls.n	800354e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e053      	b.n	80035f6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800354e:	4b2d      	ldr	r3, [pc, #180]	@ (8003604 <HAL_RCC_ClockConfig+0x1c4>)
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f003 020c 	and.w	r2, r3, #12
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	429a      	cmp	r2, r3
 800355e:	d1eb      	bne.n	8003538 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003560:	4b27      	ldr	r3, [pc, #156]	@ (8003600 <HAL_RCC_ClockConfig+0x1c0>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0307 	and.w	r3, r3, #7
 8003568:	683a      	ldr	r2, [r7, #0]
 800356a:	429a      	cmp	r2, r3
 800356c:	d210      	bcs.n	8003590 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800356e:	4b24      	ldr	r3, [pc, #144]	@ (8003600 <HAL_RCC_ClockConfig+0x1c0>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f023 0207 	bic.w	r2, r3, #7
 8003576:	4922      	ldr	r1, [pc, #136]	@ (8003600 <HAL_RCC_ClockConfig+0x1c0>)
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	4313      	orrs	r3, r2
 800357c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800357e:	4b20      	ldr	r3, [pc, #128]	@ (8003600 <HAL_RCC_ClockConfig+0x1c0>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0307 	and.w	r3, r3, #7
 8003586:	683a      	ldr	r2, [r7, #0]
 8003588:	429a      	cmp	r2, r3
 800358a:	d001      	beq.n	8003590 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e032      	b.n	80035f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0304 	and.w	r3, r3, #4
 8003598:	2b00      	cmp	r3, #0
 800359a:	d008      	beq.n	80035ae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800359c:	4b19      	ldr	r3, [pc, #100]	@ (8003604 <HAL_RCC_ClockConfig+0x1c4>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	4916      	ldr	r1, [pc, #88]	@ (8003604 <HAL_RCC_ClockConfig+0x1c4>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0308 	and.w	r3, r3, #8
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d009      	beq.n	80035ce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80035ba:	4b12      	ldr	r3, [pc, #72]	@ (8003604 <HAL_RCC_ClockConfig+0x1c4>)
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	691b      	ldr	r3, [r3, #16]
 80035c6:	00db      	lsls	r3, r3, #3
 80035c8:	490e      	ldr	r1, [pc, #56]	@ (8003604 <HAL_RCC_ClockConfig+0x1c4>)
 80035ca:	4313      	orrs	r3, r2
 80035cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80035ce:	f000 f821 	bl	8003614 <HAL_RCC_GetSysClockFreq>
 80035d2:	4602      	mov	r2, r0
 80035d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003604 <HAL_RCC_ClockConfig+0x1c4>)
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	091b      	lsrs	r3, r3, #4
 80035da:	f003 030f 	and.w	r3, r3, #15
 80035de:	490a      	ldr	r1, [pc, #40]	@ (8003608 <HAL_RCC_ClockConfig+0x1c8>)
 80035e0:	5ccb      	ldrb	r3, [r1, r3]
 80035e2:	fa22 f303 	lsr.w	r3, r2, r3
 80035e6:	4a09      	ldr	r2, [pc, #36]	@ (800360c <HAL_RCC_ClockConfig+0x1cc>)
 80035e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80035ea:	4b09      	ldr	r3, [pc, #36]	@ (8003610 <HAL_RCC_ClockConfig+0x1d0>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7fe fc9c 	bl	8001f2c <HAL_InitTick>

  return HAL_OK;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3710      	adds	r7, #16
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	40022000 	.word	0x40022000
 8003604:	40021000 	.word	0x40021000
 8003608:	08004ae0 	.word	0x08004ae0
 800360c:	20000030 	.word	0x20000030
 8003610:	20000040 	.word	0x20000040

08003614 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003614:	b480      	push	{r7}
 8003616:	b087      	sub	sp, #28
 8003618:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800361a:	2300      	movs	r3, #0
 800361c:	60fb      	str	r3, [r7, #12]
 800361e:	2300      	movs	r3, #0
 8003620:	60bb      	str	r3, [r7, #8]
 8003622:	2300      	movs	r3, #0
 8003624:	617b      	str	r3, [r7, #20]
 8003626:	2300      	movs	r3, #0
 8003628:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800362a:	2300      	movs	r3, #0
 800362c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800362e:	4b1e      	ldr	r3, [pc, #120]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f003 030c 	and.w	r3, r3, #12
 800363a:	2b04      	cmp	r3, #4
 800363c:	d002      	beq.n	8003644 <HAL_RCC_GetSysClockFreq+0x30>
 800363e:	2b08      	cmp	r3, #8
 8003640:	d003      	beq.n	800364a <HAL_RCC_GetSysClockFreq+0x36>
 8003642:	e027      	b.n	8003694 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003644:	4b19      	ldr	r3, [pc, #100]	@ (80036ac <HAL_RCC_GetSysClockFreq+0x98>)
 8003646:	613b      	str	r3, [r7, #16]
      break;
 8003648:	e027      	b.n	800369a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	0c9b      	lsrs	r3, r3, #18
 800364e:	f003 030f 	and.w	r3, r3, #15
 8003652:	4a17      	ldr	r2, [pc, #92]	@ (80036b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003654:	5cd3      	ldrb	r3, [r2, r3]
 8003656:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d010      	beq.n	8003684 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003662:	4b11      	ldr	r3, [pc, #68]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	0c5b      	lsrs	r3, r3, #17
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	4a11      	ldr	r2, [pc, #68]	@ (80036b4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800366e:	5cd3      	ldrb	r3, [r2, r3]
 8003670:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	4a0d      	ldr	r2, [pc, #52]	@ (80036ac <HAL_RCC_GetSysClockFreq+0x98>)
 8003676:	fb03 f202 	mul.w	r2, r3, r2
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003680:	617b      	str	r3, [r7, #20]
 8003682:	e004      	b.n	800368e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	4a0c      	ldr	r2, [pc, #48]	@ (80036b8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003688:	fb02 f303 	mul.w	r3, r2, r3
 800368c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	613b      	str	r3, [r7, #16]
      break;
 8003692:	e002      	b.n	800369a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003694:	4b05      	ldr	r3, [pc, #20]	@ (80036ac <HAL_RCC_GetSysClockFreq+0x98>)
 8003696:	613b      	str	r3, [r7, #16]
      break;
 8003698:	bf00      	nop
    }
  }
  return sysclockfreq;
 800369a:	693b      	ldr	r3, [r7, #16]
}
 800369c:	4618      	mov	r0, r3
 800369e:	371c      	adds	r7, #28
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bc80      	pop	{r7}
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	40021000 	.word	0x40021000
 80036ac:	007a1200 	.word	0x007a1200
 80036b0:	08004af8 	.word	0x08004af8
 80036b4:	08004b08 	.word	0x08004b08
 80036b8:	003d0900 	.word	0x003d0900

080036bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036bc:	b480      	push	{r7}
 80036be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036c0:	4b02      	ldr	r3, [pc, #8]	@ (80036cc <HAL_RCC_GetHCLKFreq+0x10>)
 80036c2:	681b      	ldr	r3, [r3, #0]
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bc80      	pop	{r7}
 80036ca:	4770      	bx	lr
 80036cc:	20000030 	.word	0x20000030

080036d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80036d4:	f7ff fff2 	bl	80036bc <HAL_RCC_GetHCLKFreq>
 80036d8:	4602      	mov	r2, r0
 80036da:	4b05      	ldr	r3, [pc, #20]	@ (80036f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	0a1b      	lsrs	r3, r3, #8
 80036e0:	f003 0307 	and.w	r3, r3, #7
 80036e4:	4903      	ldr	r1, [pc, #12]	@ (80036f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036e6:	5ccb      	ldrb	r3, [r1, r3]
 80036e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	40021000 	.word	0x40021000
 80036f4:	08004af0 	.word	0x08004af0

080036f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80036fc:	f7ff ffde 	bl	80036bc <HAL_RCC_GetHCLKFreq>
 8003700:	4602      	mov	r2, r0
 8003702:	4b05      	ldr	r3, [pc, #20]	@ (8003718 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	0adb      	lsrs	r3, r3, #11
 8003708:	f003 0307 	and.w	r3, r3, #7
 800370c:	4903      	ldr	r1, [pc, #12]	@ (800371c <HAL_RCC_GetPCLK2Freq+0x24>)
 800370e:	5ccb      	ldrb	r3, [r1, r3]
 8003710:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003714:	4618      	mov	r0, r3
 8003716:	bd80      	pop	{r7, pc}
 8003718:	40021000 	.word	0x40021000
 800371c:	08004af0 	.word	0x08004af0

08003720 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003720:	b480      	push	{r7}
 8003722:	b085      	sub	sp, #20
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003728:	4b0a      	ldr	r3, [pc, #40]	@ (8003754 <RCC_Delay+0x34>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a0a      	ldr	r2, [pc, #40]	@ (8003758 <RCC_Delay+0x38>)
 800372e:	fba2 2303 	umull	r2, r3, r2, r3
 8003732:	0a5b      	lsrs	r3, r3, #9
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	fb02 f303 	mul.w	r3, r2, r3
 800373a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800373c:	bf00      	nop
  }
  while (Delay --);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	1e5a      	subs	r2, r3, #1
 8003742:	60fa      	str	r2, [r7, #12]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d1f9      	bne.n	800373c <RCC_Delay+0x1c>
}
 8003748:	bf00      	nop
 800374a:	bf00      	nop
 800374c:	3714      	adds	r7, #20
 800374e:	46bd      	mov	sp, r7
 8003750:	bc80      	pop	{r7}
 8003752:	4770      	bx	lr
 8003754:	20000030 	.word	0x20000030
 8003758:	10624dd3 	.word	0x10624dd3

0800375c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b082      	sub	sp, #8
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d101      	bne.n	800376e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e041      	b.n	80037f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	d106      	bne.n	8003788 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f7fe fa00 	bl	8001b88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2202      	movs	r2, #2
 800378c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	3304      	adds	r3, #4
 8003798:	4619      	mov	r1, r3
 800379a:	4610      	mov	r0, r2
 800379c:	f000 fa5c 	bl	8003c58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2201      	movs	r2, #1
 80037c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2201      	movs	r2, #1
 80037d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2201      	movs	r2, #1
 80037dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80037f0:	2300      	movs	r3, #0
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3708      	adds	r7, #8
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}
	...

080037fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b085      	sub	sp, #20
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800380a:	b2db      	uxtb	r3, r3
 800380c:	2b01      	cmp	r3, #1
 800380e:	d001      	beq.n	8003814 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e03a      	b.n	800388a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2202      	movs	r2, #2
 8003818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	68da      	ldr	r2, [r3, #12]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f042 0201 	orr.w	r2, r2, #1
 800382a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a18      	ldr	r2, [pc, #96]	@ (8003894 <HAL_TIM_Base_Start_IT+0x98>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d00e      	beq.n	8003854 <HAL_TIM_Base_Start_IT+0x58>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800383e:	d009      	beq.n	8003854 <HAL_TIM_Base_Start_IT+0x58>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a14      	ldr	r2, [pc, #80]	@ (8003898 <HAL_TIM_Base_Start_IT+0x9c>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d004      	beq.n	8003854 <HAL_TIM_Base_Start_IT+0x58>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a13      	ldr	r2, [pc, #76]	@ (800389c <HAL_TIM_Base_Start_IT+0xa0>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d111      	bne.n	8003878 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	f003 0307 	and.w	r3, r3, #7
 800385e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2b06      	cmp	r3, #6
 8003864:	d010      	beq.n	8003888 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f042 0201 	orr.w	r2, r2, #1
 8003874:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003876:	e007      	b.n	8003888 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f042 0201 	orr.w	r2, r2, #1
 8003886:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	3714      	adds	r7, #20
 800388e:	46bd      	mov	sp, r7
 8003890:	bc80      	pop	{r7}
 8003892:	4770      	bx	lr
 8003894:	40012c00 	.word	0x40012c00
 8003898:	40000400 	.word	0x40000400
 800389c:	40000800 	.word	0x40000800

080038a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	691b      	ldr	r3, [r3, #16]
 80038b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	f003 0302 	and.w	r3, r3, #2
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d020      	beq.n	8003904 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	f003 0302 	and.w	r3, r3, #2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d01b      	beq.n	8003904 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f06f 0202 	mvn.w	r2, #2
 80038d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	699b      	ldr	r3, [r3, #24]
 80038e2:	f003 0303 	and.w	r3, r3, #3
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d003      	beq.n	80038f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f000 f998 	bl	8003c20 <HAL_TIM_IC_CaptureCallback>
 80038f0:	e005      	b.n	80038fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f000 f98b 	bl	8003c0e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f000 f99a 	bl	8003c32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	f003 0304 	and.w	r3, r3, #4
 800390a:	2b00      	cmp	r3, #0
 800390c:	d020      	beq.n	8003950 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f003 0304 	and.w	r3, r3, #4
 8003914:	2b00      	cmp	r3, #0
 8003916:	d01b      	beq.n	8003950 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f06f 0204 	mvn.w	r2, #4
 8003920:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2202      	movs	r2, #2
 8003926:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	699b      	ldr	r3, [r3, #24]
 800392e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003932:	2b00      	cmp	r3, #0
 8003934:	d003      	beq.n	800393e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 f972 	bl	8003c20 <HAL_TIM_IC_CaptureCallback>
 800393c:	e005      	b.n	800394a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f000 f965 	bl	8003c0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f000 f974 	bl	8003c32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2200      	movs	r2, #0
 800394e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	f003 0308 	and.w	r3, r3, #8
 8003956:	2b00      	cmp	r3, #0
 8003958:	d020      	beq.n	800399c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	f003 0308 	and.w	r3, r3, #8
 8003960:	2b00      	cmp	r3, #0
 8003962:	d01b      	beq.n	800399c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f06f 0208 	mvn.w	r2, #8
 800396c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2204      	movs	r2, #4
 8003972:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	69db      	ldr	r3, [r3, #28]
 800397a:	f003 0303 	and.w	r3, r3, #3
 800397e:	2b00      	cmp	r3, #0
 8003980:	d003      	beq.n	800398a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 f94c 	bl	8003c20 <HAL_TIM_IC_CaptureCallback>
 8003988:	e005      	b.n	8003996 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f000 f93f 	bl	8003c0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f000 f94e 	bl	8003c32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	f003 0310 	and.w	r3, r3, #16
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d020      	beq.n	80039e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	f003 0310 	and.w	r3, r3, #16
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d01b      	beq.n	80039e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f06f 0210 	mvn.w	r2, #16
 80039b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2208      	movs	r2, #8
 80039be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	69db      	ldr	r3, [r3, #28]
 80039c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d003      	beq.n	80039d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f000 f926 	bl	8003c20 <HAL_TIM_IC_CaptureCallback>
 80039d4:	e005      	b.n	80039e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 f919 	bl	8003c0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f000 f928 	bl	8003c32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	f003 0301 	and.w	r3, r3, #1
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00c      	beq.n	8003a0c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	f003 0301 	and.w	r3, r3, #1
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d007      	beq.n	8003a0c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f06f 0201 	mvn.w	r2, #1
 8003a04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	f7fd fc1e 	bl	8001248 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00c      	beq.n	8003a30 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d007      	beq.n	8003a30 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003a28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f000 fa7f 	bl	8003f2e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d00c      	beq.n	8003a54 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d007      	beq.n	8003a54 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003a4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f000 f8f8 	bl	8003c44 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	f003 0320 	and.w	r3, r3, #32
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00c      	beq.n	8003a78 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f003 0320 	and.w	r3, r3, #32
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d007      	beq.n	8003a78 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f06f 0220 	mvn.w	r2, #32
 8003a70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f000 fa52 	bl	8003f1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a78:	bf00      	nop
 8003a7a:	3710      	adds	r7, #16
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d101      	bne.n	8003a9c <HAL_TIM_ConfigClockSource+0x1c>
 8003a98:	2302      	movs	r3, #2
 8003a9a:	e0b4      	b.n	8003c06 <HAL_TIM_ConfigClockSource+0x186>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2202      	movs	r2, #2
 8003aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003aba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003ac2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	68ba      	ldr	r2, [r7, #8]
 8003aca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ad4:	d03e      	beq.n	8003b54 <HAL_TIM_ConfigClockSource+0xd4>
 8003ad6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ada:	f200 8087 	bhi.w	8003bec <HAL_TIM_ConfigClockSource+0x16c>
 8003ade:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ae2:	f000 8086 	beq.w	8003bf2 <HAL_TIM_ConfigClockSource+0x172>
 8003ae6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003aea:	d87f      	bhi.n	8003bec <HAL_TIM_ConfigClockSource+0x16c>
 8003aec:	2b70      	cmp	r3, #112	@ 0x70
 8003aee:	d01a      	beq.n	8003b26 <HAL_TIM_ConfigClockSource+0xa6>
 8003af0:	2b70      	cmp	r3, #112	@ 0x70
 8003af2:	d87b      	bhi.n	8003bec <HAL_TIM_ConfigClockSource+0x16c>
 8003af4:	2b60      	cmp	r3, #96	@ 0x60
 8003af6:	d050      	beq.n	8003b9a <HAL_TIM_ConfigClockSource+0x11a>
 8003af8:	2b60      	cmp	r3, #96	@ 0x60
 8003afa:	d877      	bhi.n	8003bec <HAL_TIM_ConfigClockSource+0x16c>
 8003afc:	2b50      	cmp	r3, #80	@ 0x50
 8003afe:	d03c      	beq.n	8003b7a <HAL_TIM_ConfigClockSource+0xfa>
 8003b00:	2b50      	cmp	r3, #80	@ 0x50
 8003b02:	d873      	bhi.n	8003bec <HAL_TIM_ConfigClockSource+0x16c>
 8003b04:	2b40      	cmp	r3, #64	@ 0x40
 8003b06:	d058      	beq.n	8003bba <HAL_TIM_ConfigClockSource+0x13a>
 8003b08:	2b40      	cmp	r3, #64	@ 0x40
 8003b0a:	d86f      	bhi.n	8003bec <HAL_TIM_ConfigClockSource+0x16c>
 8003b0c:	2b30      	cmp	r3, #48	@ 0x30
 8003b0e:	d064      	beq.n	8003bda <HAL_TIM_ConfigClockSource+0x15a>
 8003b10:	2b30      	cmp	r3, #48	@ 0x30
 8003b12:	d86b      	bhi.n	8003bec <HAL_TIM_ConfigClockSource+0x16c>
 8003b14:	2b20      	cmp	r3, #32
 8003b16:	d060      	beq.n	8003bda <HAL_TIM_ConfigClockSource+0x15a>
 8003b18:	2b20      	cmp	r3, #32
 8003b1a:	d867      	bhi.n	8003bec <HAL_TIM_ConfigClockSource+0x16c>
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d05c      	beq.n	8003bda <HAL_TIM_ConfigClockSource+0x15a>
 8003b20:	2b10      	cmp	r3, #16
 8003b22:	d05a      	beq.n	8003bda <HAL_TIM_ConfigClockSource+0x15a>
 8003b24:	e062      	b.n	8003bec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003b36:	f000 f974 	bl	8003e22 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003b48:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	68ba      	ldr	r2, [r7, #8]
 8003b50:	609a      	str	r2, [r3, #8]
      break;
 8003b52:	e04f      	b.n	8003bf4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003b64:	f000 f95d 	bl	8003e22 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	689a      	ldr	r2, [r3, #8]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b76:	609a      	str	r2, [r3, #8]
      break;
 8003b78:	e03c      	b.n	8003bf4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b86:	461a      	mov	r2, r3
 8003b88:	f000 f8d4 	bl	8003d34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2150      	movs	r1, #80	@ 0x50
 8003b92:	4618      	mov	r0, r3
 8003b94:	f000 f92b 	bl	8003dee <TIM_ITRx_SetConfig>
      break;
 8003b98:	e02c      	b.n	8003bf4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	f000 f8f2 	bl	8003d90 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2160      	movs	r1, #96	@ 0x60
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f000 f91b 	bl	8003dee <TIM_ITRx_SetConfig>
      break;
 8003bb8:	e01c      	b.n	8003bf4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bc6:	461a      	mov	r2, r3
 8003bc8:	f000 f8b4 	bl	8003d34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	2140      	movs	r1, #64	@ 0x40
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f000 f90b 	bl	8003dee <TIM_ITRx_SetConfig>
      break;
 8003bd8:	e00c      	b.n	8003bf4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4619      	mov	r1, r3
 8003be4:	4610      	mov	r0, r2
 8003be6:	f000 f902 	bl	8003dee <TIM_ITRx_SetConfig>
      break;
 8003bea:	e003      	b.n	8003bf4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	73fb      	strb	r3, [r7, #15]
      break;
 8003bf0:	e000      	b.n	8003bf4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003bf2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3710      	adds	r7, #16
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}

08003c0e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c0e:	b480      	push	{r7}
 8003c10:	b083      	sub	sp, #12
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c16:	bf00      	nop
 8003c18:	370c      	adds	r7, #12
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bc80      	pop	{r7}
 8003c1e:	4770      	bx	lr

08003c20 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b083      	sub	sp, #12
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c28:	bf00      	nop
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bc80      	pop	{r7}
 8003c30:	4770      	bx	lr

08003c32 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c32:	b480      	push	{r7}
 8003c34:	b083      	sub	sp, #12
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c3a:	bf00      	nop
 8003c3c:	370c      	adds	r7, #12
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bc80      	pop	{r7}
 8003c42:	4770      	bx	lr

08003c44 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c4c:	bf00      	nop
 8003c4e:	370c      	adds	r7, #12
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bc80      	pop	{r7}
 8003c54:	4770      	bx	lr
	...

08003c58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	4a2f      	ldr	r2, [pc, #188]	@ (8003d28 <TIM_Base_SetConfig+0xd0>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d00b      	beq.n	8003c88 <TIM_Base_SetConfig+0x30>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c76:	d007      	beq.n	8003c88 <TIM_Base_SetConfig+0x30>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	4a2c      	ldr	r2, [pc, #176]	@ (8003d2c <TIM_Base_SetConfig+0xd4>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d003      	beq.n	8003c88 <TIM_Base_SetConfig+0x30>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	4a2b      	ldr	r2, [pc, #172]	@ (8003d30 <TIM_Base_SetConfig+0xd8>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d108      	bne.n	8003c9a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	68fa      	ldr	r2, [r7, #12]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a22      	ldr	r2, [pc, #136]	@ (8003d28 <TIM_Base_SetConfig+0xd0>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d00b      	beq.n	8003cba <TIM_Base_SetConfig+0x62>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ca8:	d007      	beq.n	8003cba <TIM_Base_SetConfig+0x62>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a1f      	ldr	r2, [pc, #124]	@ (8003d2c <TIM_Base_SetConfig+0xd4>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d003      	beq.n	8003cba <TIM_Base_SetConfig+0x62>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a1e      	ldr	r2, [pc, #120]	@ (8003d30 <TIM_Base_SetConfig+0xd8>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d108      	bne.n	8003ccc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	68db      	ldr	r3, [r3, #12]
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	68fa      	ldr	r2, [r7, #12]
 8003cde:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	689a      	ldr	r2, [r3, #8]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	4a0d      	ldr	r2, [pc, #52]	@ (8003d28 <TIM_Base_SetConfig+0xd0>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d103      	bne.n	8003d00 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	691a      	ldr	r2, [r3, #16]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2201      	movs	r2, #1
 8003d04:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	691b      	ldr	r3, [r3, #16]
 8003d0a:	f003 0301 	and.w	r3, r3, #1
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d005      	beq.n	8003d1e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	691b      	ldr	r3, [r3, #16]
 8003d16:	f023 0201 	bic.w	r2, r3, #1
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	611a      	str	r2, [r3, #16]
  }
}
 8003d1e:	bf00      	nop
 8003d20:	3714      	adds	r7, #20
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bc80      	pop	{r7}
 8003d26:	4770      	bx	lr
 8003d28:	40012c00 	.word	0x40012c00
 8003d2c:	40000400 	.word	0x40000400
 8003d30:	40000800 	.word	0x40000800

08003d34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b087      	sub	sp, #28
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	60b9      	str	r1, [r7, #8]
 8003d3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6a1b      	ldr	r3, [r3, #32]
 8003d44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	6a1b      	ldr	r3, [r3, #32]
 8003d4a:	f023 0201 	bic.w	r2, r3, #1
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	699b      	ldr	r3, [r3, #24]
 8003d56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	011b      	lsls	r3, r3, #4
 8003d64:	693a      	ldr	r2, [r7, #16]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	f023 030a 	bic.w	r3, r3, #10
 8003d70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d72:	697a      	ldr	r2, [r7, #20]
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	693a      	ldr	r2, [r7, #16]
 8003d7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	697a      	ldr	r2, [r7, #20]
 8003d84:	621a      	str	r2, [r3, #32]
}
 8003d86:	bf00      	nop
 8003d88:	371c      	adds	r7, #28
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bc80      	pop	{r7}
 8003d8e:	4770      	bx	lr

08003d90 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b087      	sub	sp, #28
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	60b9      	str	r1, [r7, #8]
 8003d9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6a1b      	ldr	r3, [r3, #32]
 8003da0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	6a1b      	ldr	r3, [r3, #32]
 8003da6:	f023 0210 	bic.w	r2, r3, #16
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	699b      	ldr	r3, [r3, #24]
 8003db2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003dba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	031b      	lsls	r3, r3, #12
 8003dc0:	693a      	ldr	r2, [r7, #16]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003dcc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	011b      	lsls	r3, r3, #4
 8003dd2:	697a      	ldr	r2, [r7, #20]
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	693a      	ldr	r2, [r7, #16]
 8003ddc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	697a      	ldr	r2, [r7, #20]
 8003de2:	621a      	str	r2, [r3, #32]
}
 8003de4:	bf00      	nop
 8003de6:	371c      	adds	r7, #28
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bc80      	pop	{r7}
 8003dec:	4770      	bx	lr

08003dee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003dee:	b480      	push	{r7}
 8003df0:	b085      	sub	sp, #20
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	6078      	str	r0, [r7, #4]
 8003df6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e06:	683a      	ldr	r2, [r7, #0]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	f043 0307 	orr.w	r3, r3, #7
 8003e10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	68fa      	ldr	r2, [r7, #12]
 8003e16:	609a      	str	r2, [r3, #8]
}
 8003e18:	bf00      	nop
 8003e1a:	3714      	adds	r7, #20
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bc80      	pop	{r7}
 8003e20:	4770      	bx	lr

08003e22 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e22:	b480      	push	{r7}
 8003e24:	b087      	sub	sp, #28
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	60f8      	str	r0, [r7, #12]
 8003e2a:	60b9      	str	r1, [r7, #8]
 8003e2c:	607a      	str	r2, [r7, #4]
 8003e2e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e3c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	021a      	lsls	r2, r3, #8
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	431a      	orrs	r2, r3
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	697a      	ldr	r2, [r7, #20]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	697a      	ldr	r2, [r7, #20]
 8003e54:	609a      	str	r2, [r3, #8]
}
 8003e56:	bf00      	nop
 8003e58:	371c      	adds	r7, #28
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bc80      	pop	{r7}
 8003e5e:	4770      	bx	lr

08003e60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b085      	sub	sp, #20
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d101      	bne.n	8003e78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e74:	2302      	movs	r3, #2
 8003e76:	e046      	b.n	8003f06 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2202      	movs	r2, #2
 8003e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	68fa      	ldr	r2, [r7, #12]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a16      	ldr	r2, [pc, #88]	@ (8003f10 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d00e      	beq.n	8003eda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ec4:	d009      	beq.n	8003eda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a12      	ldr	r2, [pc, #72]	@ (8003f14 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d004      	beq.n	8003eda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a10      	ldr	r2, [pc, #64]	@ (8003f18 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d10c      	bne.n	8003ef4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ee0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	68ba      	ldr	r2, [r7, #8]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	68ba      	ldr	r2, [r7, #8]
 8003ef2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003f04:	2300      	movs	r3, #0
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3714      	adds	r7, #20
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bc80      	pop	{r7}
 8003f0e:	4770      	bx	lr
 8003f10:	40012c00 	.word	0x40012c00
 8003f14:	40000400 	.word	0x40000400
 8003f18:	40000800 	.word	0x40000800

08003f1c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f24:	bf00      	nop
 8003f26:	370c      	adds	r7, #12
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bc80      	pop	{r7}
 8003f2c:	4770      	bx	lr

08003f2e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f2e:	b480      	push	{r7}
 8003f30:	b083      	sub	sp, #12
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f36:	bf00      	nop
 8003f38:	370c      	adds	r7, #12
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bc80      	pop	{r7}
 8003f3e:	4770      	bx	lr

08003f40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e042      	b.n	8003fd8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d106      	bne.n	8003f6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f7fd fe32 	bl	8001bd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2224      	movs	r2, #36	@ 0x24
 8003f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	68da      	ldr	r2, [r3, #12]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f000 f82b 	bl	8003fe0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	691a      	ldr	r2, [r3, #16]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	695a      	ldr	r2, [r3, #20]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003fa8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68da      	ldr	r2, [r3, #12]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003fb8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2220      	movs	r2, #32
 8003fc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2220      	movs	r2, #32
 8003fcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003fd6:	2300      	movs	r3, #0
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3708      	adds	r7, #8
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	691b      	ldr	r3, [r3, #16]
 8003fee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	68da      	ldr	r2, [r3, #12]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	430a      	orrs	r2, r1
 8003ffc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	689a      	ldr	r2, [r3, #8]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	431a      	orrs	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	695b      	ldr	r3, [r3, #20]
 800400c:	4313      	orrs	r3, r2
 800400e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800401a:	f023 030c 	bic.w	r3, r3, #12
 800401e:	687a      	ldr	r2, [r7, #4]
 8004020:	6812      	ldr	r2, [r2, #0]
 8004022:	68b9      	ldr	r1, [r7, #8]
 8004024:	430b      	orrs	r3, r1
 8004026:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	695b      	ldr	r3, [r3, #20]
 800402e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	699a      	ldr	r2, [r3, #24]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	430a      	orrs	r2, r1
 800403c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a2c      	ldr	r2, [pc, #176]	@ (80040f4 <UART_SetConfig+0x114>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d103      	bne.n	8004050 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004048:	f7ff fb56 	bl	80036f8 <HAL_RCC_GetPCLK2Freq>
 800404c:	60f8      	str	r0, [r7, #12]
 800404e:	e002      	b.n	8004056 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004050:	f7ff fb3e 	bl	80036d0 <HAL_RCC_GetPCLK1Freq>
 8004054:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004056:	68fa      	ldr	r2, [r7, #12]
 8004058:	4613      	mov	r3, r2
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	4413      	add	r3, r2
 800405e:	009a      	lsls	r2, r3, #2
 8004060:	441a      	add	r2, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	fbb2 f3f3 	udiv	r3, r2, r3
 800406c:	4a22      	ldr	r2, [pc, #136]	@ (80040f8 <UART_SetConfig+0x118>)
 800406e:	fba2 2303 	umull	r2, r3, r2, r3
 8004072:	095b      	lsrs	r3, r3, #5
 8004074:	0119      	lsls	r1, r3, #4
 8004076:	68fa      	ldr	r2, [r7, #12]
 8004078:	4613      	mov	r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	4413      	add	r3, r2
 800407e:	009a      	lsls	r2, r3, #2
 8004080:	441a      	add	r2, r3
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	fbb2 f2f3 	udiv	r2, r2, r3
 800408c:	4b1a      	ldr	r3, [pc, #104]	@ (80040f8 <UART_SetConfig+0x118>)
 800408e:	fba3 0302 	umull	r0, r3, r3, r2
 8004092:	095b      	lsrs	r3, r3, #5
 8004094:	2064      	movs	r0, #100	@ 0x64
 8004096:	fb00 f303 	mul.w	r3, r0, r3
 800409a:	1ad3      	subs	r3, r2, r3
 800409c:	011b      	lsls	r3, r3, #4
 800409e:	3332      	adds	r3, #50	@ 0x32
 80040a0:	4a15      	ldr	r2, [pc, #84]	@ (80040f8 <UART_SetConfig+0x118>)
 80040a2:	fba2 2303 	umull	r2, r3, r2, r3
 80040a6:	095b      	lsrs	r3, r3, #5
 80040a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040ac:	4419      	add	r1, r3
 80040ae:	68fa      	ldr	r2, [r7, #12]
 80040b0:	4613      	mov	r3, r2
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	4413      	add	r3, r2
 80040b6:	009a      	lsls	r2, r3, #2
 80040b8:	441a      	add	r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80040c4:	4b0c      	ldr	r3, [pc, #48]	@ (80040f8 <UART_SetConfig+0x118>)
 80040c6:	fba3 0302 	umull	r0, r3, r3, r2
 80040ca:	095b      	lsrs	r3, r3, #5
 80040cc:	2064      	movs	r0, #100	@ 0x64
 80040ce:	fb00 f303 	mul.w	r3, r0, r3
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	011b      	lsls	r3, r3, #4
 80040d6:	3332      	adds	r3, #50	@ 0x32
 80040d8:	4a07      	ldr	r2, [pc, #28]	@ (80040f8 <UART_SetConfig+0x118>)
 80040da:	fba2 2303 	umull	r2, r3, r2, r3
 80040de:	095b      	lsrs	r3, r3, #5
 80040e0:	f003 020f 	and.w	r2, r3, #15
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	440a      	add	r2, r1
 80040ea:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80040ec:	bf00      	nop
 80040ee:	3710      	adds	r7, #16
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	40013800 	.word	0x40013800
 80040f8:	51eb851f 	.word	0x51eb851f

080040fc <siprintf>:
 80040fc:	b40e      	push	{r1, r2, r3}
 80040fe:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004102:	b500      	push	{lr}
 8004104:	b09c      	sub	sp, #112	@ 0x70
 8004106:	ab1d      	add	r3, sp, #116	@ 0x74
 8004108:	9002      	str	r0, [sp, #8]
 800410a:	9006      	str	r0, [sp, #24]
 800410c:	9107      	str	r1, [sp, #28]
 800410e:	9104      	str	r1, [sp, #16]
 8004110:	4808      	ldr	r0, [pc, #32]	@ (8004134 <siprintf+0x38>)
 8004112:	4909      	ldr	r1, [pc, #36]	@ (8004138 <siprintf+0x3c>)
 8004114:	f853 2b04 	ldr.w	r2, [r3], #4
 8004118:	9105      	str	r1, [sp, #20]
 800411a:	6800      	ldr	r0, [r0, #0]
 800411c:	a902      	add	r1, sp, #8
 800411e:	9301      	str	r3, [sp, #4]
 8004120:	f000 f992 	bl	8004448 <_svfiprintf_r>
 8004124:	2200      	movs	r2, #0
 8004126:	9b02      	ldr	r3, [sp, #8]
 8004128:	701a      	strb	r2, [r3, #0]
 800412a:	b01c      	add	sp, #112	@ 0x70
 800412c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004130:	b003      	add	sp, #12
 8004132:	4770      	bx	lr
 8004134:	20000048 	.word	0x20000048
 8004138:	ffff0208 	.word	0xffff0208

0800413c <memset>:
 800413c:	4603      	mov	r3, r0
 800413e:	4402      	add	r2, r0
 8004140:	4293      	cmp	r3, r2
 8004142:	d100      	bne.n	8004146 <memset+0xa>
 8004144:	4770      	bx	lr
 8004146:	f803 1b01 	strb.w	r1, [r3], #1
 800414a:	e7f9      	b.n	8004140 <memset+0x4>

0800414c <__errno>:
 800414c:	4b01      	ldr	r3, [pc, #4]	@ (8004154 <__errno+0x8>)
 800414e:	6818      	ldr	r0, [r3, #0]
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop
 8004154:	20000048 	.word	0x20000048

08004158 <__libc_init_array>:
 8004158:	b570      	push	{r4, r5, r6, lr}
 800415a:	2600      	movs	r6, #0
 800415c:	4d0c      	ldr	r5, [pc, #48]	@ (8004190 <__libc_init_array+0x38>)
 800415e:	4c0d      	ldr	r4, [pc, #52]	@ (8004194 <__libc_init_array+0x3c>)
 8004160:	1b64      	subs	r4, r4, r5
 8004162:	10a4      	asrs	r4, r4, #2
 8004164:	42a6      	cmp	r6, r4
 8004166:	d109      	bne.n	800417c <__libc_init_array+0x24>
 8004168:	f000 fc78 	bl	8004a5c <_init>
 800416c:	2600      	movs	r6, #0
 800416e:	4d0a      	ldr	r5, [pc, #40]	@ (8004198 <__libc_init_array+0x40>)
 8004170:	4c0a      	ldr	r4, [pc, #40]	@ (800419c <__libc_init_array+0x44>)
 8004172:	1b64      	subs	r4, r4, r5
 8004174:	10a4      	asrs	r4, r4, #2
 8004176:	42a6      	cmp	r6, r4
 8004178:	d105      	bne.n	8004186 <__libc_init_array+0x2e>
 800417a:	bd70      	pop	{r4, r5, r6, pc}
 800417c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004180:	4798      	blx	r3
 8004182:	3601      	adds	r6, #1
 8004184:	e7ee      	b.n	8004164 <__libc_init_array+0xc>
 8004186:	f855 3b04 	ldr.w	r3, [r5], #4
 800418a:	4798      	blx	r3
 800418c:	3601      	adds	r6, #1
 800418e:	e7f2      	b.n	8004176 <__libc_init_array+0x1e>
 8004190:	08004b48 	.word	0x08004b48
 8004194:	08004b48 	.word	0x08004b48
 8004198:	08004b48 	.word	0x08004b48
 800419c:	08004b4c 	.word	0x08004b4c

080041a0 <__retarget_lock_acquire_recursive>:
 80041a0:	4770      	bx	lr

080041a2 <__retarget_lock_release_recursive>:
 80041a2:	4770      	bx	lr

080041a4 <_free_r>:
 80041a4:	b538      	push	{r3, r4, r5, lr}
 80041a6:	4605      	mov	r5, r0
 80041a8:	2900      	cmp	r1, #0
 80041aa:	d040      	beq.n	800422e <_free_r+0x8a>
 80041ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041b0:	1f0c      	subs	r4, r1, #4
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	bfb8      	it	lt
 80041b6:	18e4      	addlt	r4, r4, r3
 80041b8:	f000 f8de 	bl	8004378 <__malloc_lock>
 80041bc:	4a1c      	ldr	r2, [pc, #112]	@ (8004230 <_free_r+0x8c>)
 80041be:	6813      	ldr	r3, [r2, #0]
 80041c0:	b933      	cbnz	r3, 80041d0 <_free_r+0x2c>
 80041c2:	6063      	str	r3, [r4, #4]
 80041c4:	6014      	str	r4, [r2, #0]
 80041c6:	4628      	mov	r0, r5
 80041c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80041cc:	f000 b8da 	b.w	8004384 <__malloc_unlock>
 80041d0:	42a3      	cmp	r3, r4
 80041d2:	d908      	bls.n	80041e6 <_free_r+0x42>
 80041d4:	6820      	ldr	r0, [r4, #0]
 80041d6:	1821      	adds	r1, r4, r0
 80041d8:	428b      	cmp	r3, r1
 80041da:	bf01      	itttt	eq
 80041dc:	6819      	ldreq	r1, [r3, #0]
 80041de:	685b      	ldreq	r3, [r3, #4]
 80041e0:	1809      	addeq	r1, r1, r0
 80041e2:	6021      	streq	r1, [r4, #0]
 80041e4:	e7ed      	b.n	80041c2 <_free_r+0x1e>
 80041e6:	461a      	mov	r2, r3
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	b10b      	cbz	r3, 80041f0 <_free_r+0x4c>
 80041ec:	42a3      	cmp	r3, r4
 80041ee:	d9fa      	bls.n	80041e6 <_free_r+0x42>
 80041f0:	6811      	ldr	r1, [r2, #0]
 80041f2:	1850      	adds	r0, r2, r1
 80041f4:	42a0      	cmp	r0, r4
 80041f6:	d10b      	bne.n	8004210 <_free_r+0x6c>
 80041f8:	6820      	ldr	r0, [r4, #0]
 80041fa:	4401      	add	r1, r0
 80041fc:	1850      	adds	r0, r2, r1
 80041fe:	4283      	cmp	r3, r0
 8004200:	6011      	str	r1, [r2, #0]
 8004202:	d1e0      	bne.n	80041c6 <_free_r+0x22>
 8004204:	6818      	ldr	r0, [r3, #0]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	4408      	add	r0, r1
 800420a:	6010      	str	r0, [r2, #0]
 800420c:	6053      	str	r3, [r2, #4]
 800420e:	e7da      	b.n	80041c6 <_free_r+0x22>
 8004210:	d902      	bls.n	8004218 <_free_r+0x74>
 8004212:	230c      	movs	r3, #12
 8004214:	602b      	str	r3, [r5, #0]
 8004216:	e7d6      	b.n	80041c6 <_free_r+0x22>
 8004218:	6820      	ldr	r0, [r4, #0]
 800421a:	1821      	adds	r1, r4, r0
 800421c:	428b      	cmp	r3, r1
 800421e:	bf01      	itttt	eq
 8004220:	6819      	ldreq	r1, [r3, #0]
 8004222:	685b      	ldreq	r3, [r3, #4]
 8004224:	1809      	addeq	r1, r1, r0
 8004226:	6021      	streq	r1, [r4, #0]
 8004228:	6063      	str	r3, [r4, #4]
 800422a:	6054      	str	r4, [r2, #4]
 800422c:	e7cb      	b.n	80041c6 <_free_r+0x22>
 800422e:	bd38      	pop	{r3, r4, r5, pc}
 8004230:	200004bc 	.word	0x200004bc

08004234 <sbrk_aligned>:
 8004234:	b570      	push	{r4, r5, r6, lr}
 8004236:	4e0f      	ldr	r6, [pc, #60]	@ (8004274 <sbrk_aligned+0x40>)
 8004238:	460c      	mov	r4, r1
 800423a:	6831      	ldr	r1, [r6, #0]
 800423c:	4605      	mov	r5, r0
 800423e:	b911      	cbnz	r1, 8004246 <sbrk_aligned+0x12>
 8004240:	f000 fbaa 	bl	8004998 <_sbrk_r>
 8004244:	6030      	str	r0, [r6, #0]
 8004246:	4621      	mov	r1, r4
 8004248:	4628      	mov	r0, r5
 800424a:	f000 fba5 	bl	8004998 <_sbrk_r>
 800424e:	1c43      	adds	r3, r0, #1
 8004250:	d103      	bne.n	800425a <sbrk_aligned+0x26>
 8004252:	f04f 34ff 	mov.w	r4, #4294967295
 8004256:	4620      	mov	r0, r4
 8004258:	bd70      	pop	{r4, r5, r6, pc}
 800425a:	1cc4      	adds	r4, r0, #3
 800425c:	f024 0403 	bic.w	r4, r4, #3
 8004260:	42a0      	cmp	r0, r4
 8004262:	d0f8      	beq.n	8004256 <sbrk_aligned+0x22>
 8004264:	1a21      	subs	r1, r4, r0
 8004266:	4628      	mov	r0, r5
 8004268:	f000 fb96 	bl	8004998 <_sbrk_r>
 800426c:	3001      	adds	r0, #1
 800426e:	d1f2      	bne.n	8004256 <sbrk_aligned+0x22>
 8004270:	e7ef      	b.n	8004252 <sbrk_aligned+0x1e>
 8004272:	bf00      	nop
 8004274:	200004b8 	.word	0x200004b8

08004278 <_malloc_r>:
 8004278:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800427c:	1ccd      	adds	r5, r1, #3
 800427e:	f025 0503 	bic.w	r5, r5, #3
 8004282:	3508      	adds	r5, #8
 8004284:	2d0c      	cmp	r5, #12
 8004286:	bf38      	it	cc
 8004288:	250c      	movcc	r5, #12
 800428a:	2d00      	cmp	r5, #0
 800428c:	4606      	mov	r6, r0
 800428e:	db01      	blt.n	8004294 <_malloc_r+0x1c>
 8004290:	42a9      	cmp	r1, r5
 8004292:	d904      	bls.n	800429e <_malloc_r+0x26>
 8004294:	230c      	movs	r3, #12
 8004296:	6033      	str	r3, [r6, #0]
 8004298:	2000      	movs	r0, #0
 800429a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800429e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004374 <_malloc_r+0xfc>
 80042a2:	f000 f869 	bl	8004378 <__malloc_lock>
 80042a6:	f8d8 3000 	ldr.w	r3, [r8]
 80042aa:	461c      	mov	r4, r3
 80042ac:	bb44      	cbnz	r4, 8004300 <_malloc_r+0x88>
 80042ae:	4629      	mov	r1, r5
 80042b0:	4630      	mov	r0, r6
 80042b2:	f7ff ffbf 	bl	8004234 <sbrk_aligned>
 80042b6:	1c43      	adds	r3, r0, #1
 80042b8:	4604      	mov	r4, r0
 80042ba:	d158      	bne.n	800436e <_malloc_r+0xf6>
 80042bc:	f8d8 4000 	ldr.w	r4, [r8]
 80042c0:	4627      	mov	r7, r4
 80042c2:	2f00      	cmp	r7, #0
 80042c4:	d143      	bne.n	800434e <_malloc_r+0xd6>
 80042c6:	2c00      	cmp	r4, #0
 80042c8:	d04b      	beq.n	8004362 <_malloc_r+0xea>
 80042ca:	6823      	ldr	r3, [r4, #0]
 80042cc:	4639      	mov	r1, r7
 80042ce:	4630      	mov	r0, r6
 80042d0:	eb04 0903 	add.w	r9, r4, r3
 80042d4:	f000 fb60 	bl	8004998 <_sbrk_r>
 80042d8:	4581      	cmp	r9, r0
 80042da:	d142      	bne.n	8004362 <_malloc_r+0xea>
 80042dc:	6821      	ldr	r1, [r4, #0]
 80042de:	4630      	mov	r0, r6
 80042e0:	1a6d      	subs	r5, r5, r1
 80042e2:	4629      	mov	r1, r5
 80042e4:	f7ff ffa6 	bl	8004234 <sbrk_aligned>
 80042e8:	3001      	adds	r0, #1
 80042ea:	d03a      	beq.n	8004362 <_malloc_r+0xea>
 80042ec:	6823      	ldr	r3, [r4, #0]
 80042ee:	442b      	add	r3, r5
 80042f0:	6023      	str	r3, [r4, #0]
 80042f2:	f8d8 3000 	ldr.w	r3, [r8]
 80042f6:	685a      	ldr	r2, [r3, #4]
 80042f8:	bb62      	cbnz	r2, 8004354 <_malloc_r+0xdc>
 80042fa:	f8c8 7000 	str.w	r7, [r8]
 80042fe:	e00f      	b.n	8004320 <_malloc_r+0xa8>
 8004300:	6822      	ldr	r2, [r4, #0]
 8004302:	1b52      	subs	r2, r2, r5
 8004304:	d420      	bmi.n	8004348 <_malloc_r+0xd0>
 8004306:	2a0b      	cmp	r2, #11
 8004308:	d917      	bls.n	800433a <_malloc_r+0xc2>
 800430a:	1961      	adds	r1, r4, r5
 800430c:	42a3      	cmp	r3, r4
 800430e:	6025      	str	r5, [r4, #0]
 8004310:	bf18      	it	ne
 8004312:	6059      	strne	r1, [r3, #4]
 8004314:	6863      	ldr	r3, [r4, #4]
 8004316:	bf08      	it	eq
 8004318:	f8c8 1000 	streq.w	r1, [r8]
 800431c:	5162      	str	r2, [r4, r5]
 800431e:	604b      	str	r3, [r1, #4]
 8004320:	4630      	mov	r0, r6
 8004322:	f000 f82f 	bl	8004384 <__malloc_unlock>
 8004326:	f104 000b 	add.w	r0, r4, #11
 800432a:	1d23      	adds	r3, r4, #4
 800432c:	f020 0007 	bic.w	r0, r0, #7
 8004330:	1ac2      	subs	r2, r0, r3
 8004332:	bf1c      	itt	ne
 8004334:	1a1b      	subne	r3, r3, r0
 8004336:	50a3      	strne	r3, [r4, r2]
 8004338:	e7af      	b.n	800429a <_malloc_r+0x22>
 800433a:	6862      	ldr	r2, [r4, #4]
 800433c:	42a3      	cmp	r3, r4
 800433e:	bf0c      	ite	eq
 8004340:	f8c8 2000 	streq.w	r2, [r8]
 8004344:	605a      	strne	r2, [r3, #4]
 8004346:	e7eb      	b.n	8004320 <_malloc_r+0xa8>
 8004348:	4623      	mov	r3, r4
 800434a:	6864      	ldr	r4, [r4, #4]
 800434c:	e7ae      	b.n	80042ac <_malloc_r+0x34>
 800434e:	463c      	mov	r4, r7
 8004350:	687f      	ldr	r7, [r7, #4]
 8004352:	e7b6      	b.n	80042c2 <_malloc_r+0x4a>
 8004354:	461a      	mov	r2, r3
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	42a3      	cmp	r3, r4
 800435a:	d1fb      	bne.n	8004354 <_malloc_r+0xdc>
 800435c:	2300      	movs	r3, #0
 800435e:	6053      	str	r3, [r2, #4]
 8004360:	e7de      	b.n	8004320 <_malloc_r+0xa8>
 8004362:	230c      	movs	r3, #12
 8004364:	4630      	mov	r0, r6
 8004366:	6033      	str	r3, [r6, #0]
 8004368:	f000 f80c 	bl	8004384 <__malloc_unlock>
 800436c:	e794      	b.n	8004298 <_malloc_r+0x20>
 800436e:	6005      	str	r5, [r0, #0]
 8004370:	e7d6      	b.n	8004320 <_malloc_r+0xa8>
 8004372:	bf00      	nop
 8004374:	200004bc 	.word	0x200004bc

08004378 <__malloc_lock>:
 8004378:	4801      	ldr	r0, [pc, #4]	@ (8004380 <__malloc_lock+0x8>)
 800437a:	f7ff bf11 	b.w	80041a0 <__retarget_lock_acquire_recursive>
 800437e:	bf00      	nop
 8004380:	200004b4 	.word	0x200004b4

08004384 <__malloc_unlock>:
 8004384:	4801      	ldr	r0, [pc, #4]	@ (800438c <__malloc_unlock+0x8>)
 8004386:	f7ff bf0c 	b.w	80041a2 <__retarget_lock_release_recursive>
 800438a:	bf00      	nop
 800438c:	200004b4 	.word	0x200004b4

08004390 <__ssputs_r>:
 8004390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004394:	461f      	mov	r7, r3
 8004396:	688e      	ldr	r6, [r1, #8]
 8004398:	4682      	mov	sl, r0
 800439a:	42be      	cmp	r6, r7
 800439c:	460c      	mov	r4, r1
 800439e:	4690      	mov	r8, r2
 80043a0:	680b      	ldr	r3, [r1, #0]
 80043a2:	d82d      	bhi.n	8004400 <__ssputs_r+0x70>
 80043a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80043a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80043ac:	d026      	beq.n	80043fc <__ssputs_r+0x6c>
 80043ae:	6965      	ldr	r5, [r4, #20]
 80043b0:	6909      	ldr	r1, [r1, #16]
 80043b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80043b6:	eba3 0901 	sub.w	r9, r3, r1
 80043ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80043be:	1c7b      	adds	r3, r7, #1
 80043c0:	444b      	add	r3, r9
 80043c2:	106d      	asrs	r5, r5, #1
 80043c4:	429d      	cmp	r5, r3
 80043c6:	bf38      	it	cc
 80043c8:	461d      	movcc	r5, r3
 80043ca:	0553      	lsls	r3, r2, #21
 80043cc:	d527      	bpl.n	800441e <__ssputs_r+0x8e>
 80043ce:	4629      	mov	r1, r5
 80043d0:	f7ff ff52 	bl	8004278 <_malloc_r>
 80043d4:	4606      	mov	r6, r0
 80043d6:	b360      	cbz	r0, 8004432 <__ssputs_r+0xa2>
 80043d8:	464a      	mov	r2, r9
 80043da:	6921      	ldr	r1, [r4, #16]
 80043dc:	f000 fafa 	bl	80049d4 <memcpy>
 80043e0:	89a3      	ldrh	r3, [r4, #12]
 80043e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80043e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043ea:	81a3      	strh	r3, [r4, #12]
 80043ec:	6126      	str	r6, [r4, #16]
 80043ee:	444e      	add	r6, r9
 80043f0:	6026      	str	r6, [r4, #0]
 80043f2:	463e      	mov	r6, r7
 80043f4:	6165      	str	r5, [r4, #20]
 80043f6:	eba5 0509 	sub.w	r5, r5, r9
 80043fa:	60a5      	str	r5, [r4, #8]
 80043fc:	42be      	cmp	r6, r7
 80043fe:	d900      	bls.n	8004402 <__ssputs_r+0x72>
 8004400:	463e      	mov	r6, r7
 8004402:	4632      	mov	r2, r6
 8004404:	4641      	mov	r1, r8
 8004406:	6820      	ldr	r0, [r4, #0]
 8004408:	f000 faac 	bl	8004964 <memmove>
 800440c:	2000      	movs	r0, #0
 800440e:	68a3      	ldr	r3, [r4, #8]
 8004410:	1b9b      	subs	r3, r3, r6
 8004412:	60a3      	str	r3, [r4, #8]
 8004414:	6823      	ldr	r3, [r4, #0]
 8004416:	4433      	add	r3, r6
 8004418:	6023      	str	r3, [r4, #0]
 800441a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800441e:	462a      	mov	r2, r5
 8004420:	f000 fae6 	bl	80049f0 <_realloc_r>
 8004424:	4606      	mov	r6, r0
 8004426:	2800      	cmp	r0, #0
 8004428:	d1e0      	bne.n	80043ec <__ssputs_r+0x5c>
 800442a:	4650      	mov	r0, sl
 800442c:	6921      	ldr	r1, [r4, #16]
 800442e:	f7ff feb9 	bl	80041a4 <_free_r>
 8004432:	230c      	movs	r3, #12
 8004434:	f8ca 3000 	str.w	r3, [sl]
 8004438:	89a3      	ldrh	r3, [r4, #12]
 800443a:	f04f 30ff 	mov.w	r0, #4294967295
 800443e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004442:	81a3      	strh	r3, [r4, #12]
 8004444:	e7e9      	b.n	800441a <__ssputs_r+0x8a>
	...

08004448 <_svfiprintf_r>:
 8004448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800444c:	4698      	mov	r8, r3
 800444e:	898b      	ldrh	r3, [r1, #12]
 8004450:	4607      	mov	r7, r0
 8004452:	061b      	lsls	r3, r3, #24
 8004454:	460d      	mov	r5, r1
 8004456:	4614      	mov	r4, r2
 8004458:	b09d      	sub	sp, #116	@ 0x74
 800445a:	d510      	bpl.n	800447e <_svfiprintf_r+0x36>
 800445c:	690b      	ldr	r3, [r1, #16]
 800445e:	b973      	cbnz	r3, 800447e <_svfiprintf_r+0x36>
 8004460:	2140      	movs	r1, #64	@ 0x40
 8004462:	f7ff ff09 	bl	8004278 <_malloc_r>
 8004466:	6028      	str	r0, [r5, #0]
 8004468:	6128      	str	r0, [r5, #16]
 800446a:	b930      	cbnz	r0, 800447a <_svfiprintf_r+0x32>
 800446c:	230c      	movs	r3, #12
 800446e:	603b      	str	r3, [r7, #0]
 8004470:	f04f 30ff 	mov.w	r0, #4294967295
 8004474:	b01d      	add	sp, #116	@ 0x74
 8004476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800447a:	2340      	movs	r3, #64	@ 0x40
 800447c:	616b      	str	r3, [r5, #20]
 800447e:	2300      	movs	r3, #0
 8004480:	9309      	str	r3, [sp, #36]	@ 0x24
 8004482:	2320      	movs	r3, #32
 8004484:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004488:	2330      	movs	r3, #48	@ 0x30
 800448a:	f04f 0901 	mov.w	r9, #1
 800448e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004492:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800462c <_svfiprintf_r+0x1e4>
 8004496:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800449a:	4623      	mov	r3, r4
 800449c:	469a      	mov	sl, r3
 800449e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80044a2:	b10a      	cbz	r2, 80044a8 <_svfiprintf_r+0x60>
 80044a4:	2a25      	cmp	r2, #37	@ 0x25
 80044a6:	d1f9      	bne.n	800449c <_svfiprintf_r+0x54>
 80044a8:	ebba 0b04 	subs.w	fp, sl, r4
 80044ac:	d00b      	beq.n	80044c6 <_svfiprintf_r+0x7e>
 80044ae:	465b      	mov	r3, fp
 80044b0:	4622      	mov	r2, r4
 80044b2:	4629      	mov	r1, r5
 80044b4:	4638      	mov	r0, r7
 80044b6:	f7ff ff6b 	bl	8004390 <__ssputs_r>
 80044ba:	3001      	adds	r0, #1
 80044bc:	f000 80a7 	beq.w	800460e <_svfiprintf_r+0x1c6>
 80044c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80044c2:	445a      	add	r2, fp
 80044c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80044c6:	f89a 3000 	ldrb.w	r3, [sl]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	f000 809f 	beq.w	800460e <_svfiprintf_r+0x1c6>
 80044d0:	2300      	movs	r3, #0
 80044d2:	f04f 32ff 	mov.w	r2, #4294967295
 80044d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80044da:	f10a 0a01 	add.w	sl, sl, #1
 80044de:	9304      	str	r3, [sp, #16]
 80044e0:	9307      	str	r3, [sp, #28]
 80044e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80044e6:	931a      	str	r3, [sp, #104]	@ 0x68
 80044e8:	4654      	mov	r4, sl
 80044ea:	2205      	movs	r2, #5
 80044ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044f0:	484e      	ldr	r0, [pc, #312]	@ (800462c <_svfiprintf_r+0x1e4>)
 80044f2:	f000 fa61 	bl	80049b8 <memchr>
 80044f6:	9a04      	ldr	r2, [sp, #16]
 80044f8:	b9d8      	cbnz	r0, 8004532 <_svfiprintf_r+0xea>
 80044fa:	06d0      	lsls	r0, r2, #27
 80044fc:	bf44      	itt	mi
 80044fe:	2320      	movmi	r3, #32
 8004500:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004504:	0711      	lsls	r1, r2, #28
 8004506:	bf44      	itt	mi
 8004508:	232b      	movmi	r3, #43	@ 0x2b
 800450a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800450e:	f89a 3000 	ldrb.w	r3, [sl]
 8004512:	2b2a      	cmp	r3, #42	@ 0x2a
 8004514:	d015      	beq.n	8004542 <_svfiprintf_r+0xfa>
 8004516:	4654      	mov	r4, sl
 8004518:	2000      	movs	r0, #0
 800451a:	f04f 0c0a 	mov.w	ip, #10
 800451e:	9a07      	ldr	r2, [sp, #28]
 8004520:	4621      	mov	r1, r4
 8004522:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004526:	3b30      	subs	r3, #48	@ 0x30
 8004528:	2b09      	cmp	r3, #9
 800452a:	d94b      	bls.n	80045c4 <_svfiprintf_r+0x17c>
 800452c:	b1b0      	cbz	r0, 800455c <_svfiprintf_r+0x114>
 800452e:	9207      	str	r2, [sp, #28]
 8004530:	e014      	b.n	800455c <_svfiprintf_r+0x114>
 8004532:	eba0 0308 	sub.w	r3, r0, r8
 8004536:	fa09 f303 	lsl.w	r3, r9, r3
 800453a:	4313      	orrs	r3, r2
 800453c:	46a2      	mov	sl, r4
 800453e:	9304      	str	r3, [sp, #16]
 8004540:	e7d2      	b.n	80044e8 <_svfiprintf_r+0xa0>
 8004542:	9b03      	ldr	r3, [sp, #12]
 8004544:	1d19      	adds	r1, r3, #4
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	9103      	str	r1, [sp, #12]
 800454a:	2b00      	cmp	r3, #0
 800454c:	bfbb      	ittet	lt
 800454e:	425b      	neglt	r3, r3
 8004550:	f042 0202 	orrlt.w	r2, r2, #2
 8004554:	9307      	strge	r3, [sp, #28]
 8004556:	9307      	strlt	r3, [sp, #28]
 8004558:	bfb8      	it	lt
 800455a:	9204      	strlt	r2, [sp, #16]
 800455c:	7823      	ldrb	r3, [r4, #0]
 800455e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004560:	d10a      	bne.n	8004578 <_svfiprintf_r+0x130>
 8004562:	7863      	ldrb	r3, [r4, #1]
 8004564:	2b2a      	cmp	r3, #42	@ 0x2a
 8004566:	d132      	bne.n	80045ce <_svfiprintf_r+0x186>
 8004568:	9b03      	ldr	r3, [sp, #12]
 800456a:	3402      	adds	r4, #2
 800456c:	1d1a      	adds	r2, r3, #4
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	9203      	str	r2, [sp, #12]
 8004572:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004576:	9305      	str	r3, [sp, #20]
 8004578:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004630 <_svfiprintf_r+0x1e8>
 800457c:	2203      	movs	r2, #3
 800457e:	4650      	mov	r0, sl
 8004580:	7821      	ldrb	r1, [r4, #0]
 8004582:	f000 fa19 	bl	80049b8 <memchr>
 8004586:	b138      	cbz	r0, 8004598 <_svfiprintf_r+0x150>
 8004588:	2240      	movs	r2, #64	@ 0x40
 800458a:	9b04      	ldr	r3, [sp, #16]
 800458c:	eba0 000a 	sub.w	r0, r0, sl
 8004590:	4082      	lsls	r2, r0
 8004592:	4313      	orrs	r3, r2
 8004594:	3401      	adds	r4, #1
 8004596:	9304      	str	r3, [sp, #16]
 8004598:	f814 1b01 	ldrb.w	r1, [r4], #1
 800459c:	2206      	movs	r2, #6
 800459e:	4825      	ldr	r0, [pc, #148]	@ (8004634 <_svfiprintf_r+0x1ec>)
 80045a0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80045a4:	f000 fa08 	bl	80049b8 <memchr>
 80045a8:	2800      	cmp	r0, #0
 80045aa:	d036      	beq.n	800461a <_svfiprintf_r+0x1d2>
 80045ac:	4b22      	ldr	r3, [pc, #136]	@ (8004638 <_svfiprintf_r+0x1f0>)
 80045ae:	bb1b      	cbnz	r3, 80045f8 <_svfiprintf_r+0x1b0>
 80045b0:	9b03      	ldr	r3, [sp, #12]
 80045b2:	3307      	adds	r3, #7
 80045b4:	f023 0307 	bic.w	r3, r3, #7
 80045b8:	3308      	adds	r3, #8
 80045ba:	9303      	str	r3, [sp, #12]
 80045bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045be:	4433      	add	r3, r6
 80045c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80045c2:	e76a      	b.n	800449a <_svfiprintf_r+0x52>
 80045c4:	460c      	mov	r4, r1
 80045c6:	2001      	movs	r0, #1
 80045c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80045cc:	e7a8      	b.n	8004520 <_svfiprintf_r+0xd8>
 80045ce:	2300      	movs	r3, #0
 80045d0:	f04f 0c0a 	mov.w	ip, #10
 80045d4:	4619      	mov	r1, r3
 80045d6:	3401      	adds	r4, #1
 80045d8:	9305      	str	r3, [sp, #20]
 80045da:	4620      	mov	r0, r4
 80045dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80045e0:	3a30      	subs	r2, #48	@ 0x30
 80045e2:	2a09      	cmp	r2, #9
 80045e4:	d903      	bls.n	80045ee <_svfiprintf_r+0x1a6>
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d0c6      	beq.n	8004578 <_svfiprintf_r+0x130>
 80045ea:	9105      	str	r1, [sp, #20]
 80045ec:	e7c4      	b.n	8004578 <_svfiprintf_r+0x130>
 80045ee:	4604      	mov	r4, r0
 80045f0:	2301      	movs	r3, #1
 80045f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80045f6:	e7f0      	b.n	80045da <_svfiprintf_r+0x192>
 80045f8:	ab03      	add	r3, sp, #12
 80045fa:	9300      	str	r3, [sp, #0]
 80045fc:	462a      	mov	r2, r5
 80045fe:	4638      	mov	r0, r7
 8004600:	4b0e      	ldr	r3, [pc, #56]	@ (800463c <_svfiprintf_r+0x1f4>)
 8004602:	a904      	add	r1, sp, #16
 8004604:	f3af 8000 	nop.w
 8004608:	1c42      	adds	r2, r0, #1
 800460a:	4606      	mov	r6, r0
 800460c:	d1d6      	bne.n	80045bc <_svfiprintf_r+0x174>
 800460e:	89ab      	ldrh	r3, [r5, #12]
 8004610:	065b      	lsls	r3, r3, #25
 8004612:	f53f af2d 	bmi.w	8004470 <_svfiprintf_r+0x28>
 8004616:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004618:	e72c      	b.n	8004474 <_svfiprintf_r+0x2c>
 800461a:	ab03      	add	r3, sp, #12
 800461c:	9300      	str	r3, [sp, #0]
 800461e:	462a      	mov	r2, r5
 8004620:	4638      	mov	r0, r7
 8004622:	4b06      	ldr	r3, [pc, #24]	@ (800463c <_svfiprintf_r+0x1f4>)
 8004624:	a904      	add	r1, sp, #16
 8004626:	f000 f87d 	bl	8004724 <_printf_i>
 800462a:	e7ed      	b.n	8004608 <_svfiprintf_r+0x1c0>
 800462c:	08004b0a 	.word	0x08004b0a
 8004630:	08004b10 	.word	0x08004b10
 8004634:	08004b14 	.word	0x08004b14
 8004638:	00000000 	.word	0x00000000
 800463c:	08004391 	.word	0x08004391

08004640 <_printf_common>:
 8004640:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004644:	4616      	mov	r6, r2
 8004646:	4698      	mov	r8, r3
 8004648:	688a      	ldr	r2, [r1, #8]
 800464a:	690b      	ldr	r3, [r1, #16]
 800464c:	4607      	mov	r7, r0
 800464e:	4293      	cmp	r3, r2
 8004650:	bfb8      	it	lt
 8004652:	4613      	movlt	r3, r2
 8004654:	6033      	str	r3, [r6, #0]
 8004656:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800465a:	460c      	mov	r4, r1
 800465c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004660:	b10a      	cbz	r2, 8004666 <_printf_common+0x26>
 8004662:	3301      	adds	r3, #1
 8004664:	6033      	str	r3, [r6, #0]
 8004666:	6823      	ldr	r3, [r4, #0]
 8004668:	0699      	lsls	r1, r3, #26
 800466a:	bf42      	ittt	mi
 800466c:	6833      	ldrmi	r3, [r6, #0]
 800466e:	3302      	addmi	r3, #2
 8004670:	6033      	strmi	r3, [r6, #0]
 8004672:	6825      	ldr	r5, [r4, #0]
 8004674:	f015 0506 	ands.w	r5, r5, #6
 8004678:	d106      	bne.n	8004688 <_printf_common+0x48>
 800467a:	f104 0a19 	add.w	sl, r4, #25
 800467e:	68e3      	ldr	r3, [r4, #12]
 8004680:	6832      	ldr	r2, [r6, #0]
 8004682:	1a9b      	subs	r3, r3, r2
 8004684:	42ab      	cmp	r3, r5
 8004686:	dc2b      	bgt.n	80046e0 <_printf_common+0xa0>
 8004688:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800468c:	6822      	ldr	r2, [r4, #0]
 800468e:	3b00      	subs	r3, #0
 8004690:	bf18      	it	ne
 8004692:	2301      	movne	r3, #1
 8004694:	0692      	lsls	r2, r2, #26
 8004696:	d430      	bmi.n	80046fa <_printf_common+0xba>
 8004698:	4641      	mov	r1, r8
 800469a:	4638      	mov	r0, r7
 800469c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80046a0:	47c8      	blx	r9
 80046a2:	3001      	adds	r0, #1
 80046a4:	d023      	beq.n	80046ee <_printf_common+0xae>
 80046a6:	6823      	ldr	r3, [r4, #0]
 80046a8:	6922      	ldr	r2, [r4, #16]
 80046aa:	f003 0306 	and.w	r3, r3, #6
 80046ae:	2b04      	cmp	r3, #4
 80046b0:	bf14      	ite	ne
 80046b2:	2500      	movne	r5, #0
 80046b4:	6833      	ldreq	r3, [r6, #0]
 80046b6:	f04f 0600 	mov.w	r6, #0
 80046ba:	bf08      	it	eq
 80046bc:	68e5      	ldreq	r5, [r4, #12]
 80046be:	f104 041a 	add.w	r4, r4, #26
 80046c2:	bf08      	it	eq
 80046c4:	1aed      	subeq	r5, r5, r3
 80046c6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80046ca:	bf08      	it	eq
 80046cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80046d0:	4293      	cmp	r3, r2
 80046d2:	bfc4      	itt	gt
 80046d4:	1a9b      	subgt	r3, r3, r2
 80046d6:	18ed      	addgt	r5, r5, r3
 80046d8:	42b5      	cmp	r5, r6
 80046da:	d11a      	bne.n	8004712 <_printf_common+0xd2>
 80046dc:	2000      	movs	r0, #0
 80046de:	e008      	b.n	80046f2 <_printf_common+0xb2>
 80046e0:	2301      	movs	r3, #1
 80046e2:	4652      	mov	r2, sl
 80046e4:	4641      	mov	r1, r8
 80046e6:	4638      	mov	r0, r7
 80046e8:	47c8      	blx	r9
 80046ea:	3001      	adds	r0, #1
 80046ec:	d103      	bne.n	80046f6 <_printf_common+0xb6>
 80046ee:	f04f 30ff 	mov.w	r0, #4294967295
 80046f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046f6:	3501      	adds	r5, #1
 80046f8:	e7c1      	b.n	800467e <_printf_common+0x3e>
 80046fa:	2030      	movs	r0, #48	@ 0x30
 80046fc:	18e1      	adds	r1, r4, r3
 80046fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004702:	1c5a      	adds	r2, r3, #1
 8004704:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004708:	4422      	add	r2, r4
 800470a:	3302      	adds	r3, #2
 800470c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004710:	e7c2      	b.n	8004698 <_printf_common+0x58>
 8004712:	2301      	movs	r3, #1
 8004714:	4622      	mov	r2, r4
 8004716:	4641      	mov	r1, r8
 8004718:	4638      	mov	r0, r7
 800471a:	47c8      	blx	r9
 800471c:	3001      	adds	r0, #1
 800471e:	d0e6      	beq.n	80046ee <_printf_common+0xae>
 8004720:	3601      	adds	r6, #1
 8004722:	e7d9      	b.n	80046d8 <_printf_common+0x98>

08004724 <_printf_i>:
 8004724:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004728:	7e0f      	ldrb	r7, [r1, #24]
 800472a:	4691      	mov	r9, r2
 800472c:	2f78      	cmp	r7, #120	@ 0x78
 800472e:	4680      	mov	r8, r0
 8004730:	460c      	mov	r4, r1
 8004732:	469a      	mov	sl, r3
 8004734:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004736:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800473a:	d807      	bhi.n	800474c <_printf_i+0x28>
 800473c:	2f62      	cmp	r7, #98	@ 0x62
 800473e:	d80a      	bhi.n	8004756 <_printf_i+0x32>
 8004740:	2f00      	cmp	r7, #0
 8004742:	f000 80d3 	beq.w	80048ec <_printf_i+0x1c8>
 8004746:	2f58      	cmp	r7, #88	@ 0x58
 8004748:	f000 80ba 	beq.w	80048c0 <_printf_i+0x19c>
 800474c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004750:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004754:	e03a      	b.n	80047cc <_printf_i+0xa8>
 8004756:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800475a:	2b15      	cmp	r3, #21
 800475c:	d8f6      	bhi.n	800474c <_printf_i+0x28>
 800475e:	a101      	add	r1, pc, #4	@ (adr r1, 8004764 <_printf_i+0x40>)
 8004760:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004764:	080047bd 	.word	0x080047bd
 8004768:	080047d1 	.word	0x080047d1
 800476c:	0800474d 	.word	0x0800474d
 8004770:	0800474d 	.word	0x0800474d
 8004774:	0800474d 	.word	0x0800474d
 8004778:	0800474d 	.word	0x0800474d
 800477c:	080047d1 	.word	0x080047d1
 8004780:	0800474d 	.word	0x0800474d
 8004784:	0800474d 	.word	0x0800474d
 8004788:	0800474d 	.word	0x0800474d
 800478c:	0800474d 	.word	0x0800474d
 8004790:	080048d3 	.word	0x080048d3
 8004794:	080047fb 	.word	0x080047fb
 8004798:	0800488d 	.word	0x0800488d
 800479c:	0800474d 	.word	0x0800474d
 80047a0:	0800474d 	.word	0x0800474d
 80047a4:	080048f5 	.word	0x080048f5
 80047a8:	0800474d 	.word	0x0800474d
 80047ac:	080047fb 	.word	0x080047fb
 80047b0:	0800474d 	.word	0x0800474d
 80047b4:	0800474d 	.word	0x0800474d
 80047b8:	08004895 	.word	0x08004895
 80047bc:	6833      	ldr	r3, [r6, #0]
 80047be:	1d1a      	adds	r2, r3, #4
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	6032      	str	r2, [r6, #0]
 80047c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80047c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80047cc:	2301      	movs	r3, #1
 80047ce:	e09e      	b.n	800490e <_printf_i+0x1ea>
 80047d0:	6833      	ldr	r3, [r6, #0]
 80047d2:	6820      	ldr	r0, [r4, #0]
 80047d4:	1d19      	adds	r1, r3, #4
 80047d6:	6031      	str	r1, [r6, #0]
 80047d8:	0606      	lsls	r6, r0, #24
 80047da:	d501      	bpl.n	80047e0 <_printf_i+0xbc>
 80047dc:	681d      	ldr	r5, [r3, #0]
 80047de:	e003      	b.n	80047e8 <_printf_i+0xc4>
 80047e0:	0645      	lsls	r5, r0, #25
 80047e2:	d5fb      	bpl.n	80047dc <_printf_i+0xb8>
 80047e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80047e8:	2d00      	cmp	r5, #0
 80047ea:	da03      	bge.n	80047f4 <_printf_i+0xd0>
 80047ec:	232d      	movs	r3, #45	@ 0x2d
 80047ee:	426d      	negs	r5, r5
 80047f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047f4:	230a      	movs	r3, #10
 80047f6:	4859      	ldr	r0, [pc, #356]	@ (800495c <_printf_i+0x238>)
 80047f8:	e011      	b.n	800481e <_printf_i+0xfa>
 80047fa:	6821      	ldr	r1, [r4, #0]
 80047fc:	6833      	ldr	r3, [r6, #0]
 80047fe:	0608      	lsls	r0, r1, #24
 8004800:	f853 5b04 	ldr.w	r5, [r3], #4
 8004804:	d402      	bmi.n	800480c <_printf_i+0xe8>
 8004806:	0649      	lsls	r1, r1, #25
 8004808:	bf48      	it	mi
 800480a:	b2ad      	uxthmi	r5, r5
 800480c:	2f6f      	cmp	r7, #111	@ 0x6f
 800480e:	6033      	str	r3, [r6, #0]
 8004810:	bf14      	ite	ne
 8004812:	230a      	movne	r3, #10
 8004814:	2308      	moveq	r3, #8
 8004816:	4851      	ldr	r0, [pc, #324]	@ (800495c <_printf_i+0x238>)
 8004818:	2100      	movs	r1, #0
 800481a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800481e:	6866      	ldr	r6, [r4, #4]
 8004820:	2e00      	cmp	r6, #0
 8004822:	bfa8      	it	ge
 8004824:	6821      	ldrge	r1, [r4, #0]
 8004826:	60a6      	str	r6, [r4, #8]
 8004828:	bfa4      	itt	ge
 800482a:	f021 0104 	bicge.w	r1, r1, #4
 800482e:	6021      	strge	r1, [r4, #0]
 8004830:	b90d      	cbnz	r5, 8004836 <_printf_i+0x112>
 8004832:	2e00      	cmp	r6, #0
 8004834:	d04b      	beq.n	80048ce <_printf_i+0x1aa>
 8004836:	4616      	mov	r6, r2
 8004838:	fbb5 f1f3 	udiv	r1, r5, r3
 800483c:	fb03 5711 	mls	r7, r3, r1, r5
 8004840:	5dc7      	ldrb	r7, [r0, r7]
 8004842:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004846:	462f      	mov	r7, r5
 8004848:	42bb      	cmp	r3, r7
 800484a:	460d      	mov	r5, r1
 800484c:	d9f4      	bls.n	8004838 <_printf_i+0x114>
 800484e:	2b08      	cmp	r3, #8
 8004850:	d10b      	bne.n	800486a <_printf_i+0x146>
 8004852:	6823      	ldr	r3, [r4, #0]
 8004854:	07df      	lsls	r7, r3, #31
 8004856:	d508      	bpl.n	800486a <_printf_i+0x146>
 8004858:	6923      	ldr	r3, [r4, #16]
 800485a:	6861      	ldr	r1, [r4, #4]
 800485c:	4299      	cmp	r1, r3
 800485e:	bfde      	ittt	le
 8004860:	2330      	movle	r3, #48	@ 0x30
 8004862:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004866:	f106 36ff 	addle.w	r6, r6, #4294967295
 800486a:	1b92      	subs	r2, r2, r6
 800486c:	6122      	str	r2, [r4, #16]
 800486e:	464b      	mov	r3, r9
 8004870:	4621      	mov	r1, r4
 8004872:	4640      	mov	r0, r8
 8004874:	f8cd a000 	str.w	sl, [sp]
 8004878:	aa03      	add	r2, sp, #12
 800487a:	f7ff fee1 	bl	8004640 <_printf_common>
 800487e:	3001      	adds	r0, #1
 8004880:	d14a      	bne.n	8004918 <_printf_i+0x1f4>
 8004882:	f04f 30ff 	mov.w	r0, #4294967295
 8004886:	b004      	add	sp, #16
 8004888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800488c:	6823      	ldr	r3, [r4, #0]
 800488e:	f043 0320 	orr.w	r3, r3, #32
 8004892:	6023      	str	r3, [r4, #0]
 8004894:	2778      	movs	r7, #120	@ 0x78
 8004896:	4832      	ldr	r0, [pc, #200]	@ (8004960 <_printf_i+0x23c>)
 8004898:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800489c:	6823      	ldr	r3, [r4, #0]
 800489e:	6831      	ldr	r1, [r6, #0]
 80048a0:	061f      	lsls	r7, r3, #24
 80048a2:	f851 5b04 	ldr.w	r5, [r1], #4
 80048a6:	d402      	bmi.n	80048ae <_printf_i+0x18a>
 80048a8:	065f      	lsls	r7, r3, #25
 80048aa:	bf48      	it	mi
 80048ac:	b2ad      	uxthmi	r5, r5
 80048ae:	6031      	str	r1, [r6, #0]
 80048b0:	07d9      	lsls	r1, r3, #31
 80048b2:	bf44      	itt	mi
 80048b4:	f043 0320 	orrmi.w	r3, r3, #32
 80048b8:	6023      	strmi	r3, [r4, #0]
 80048ba:	b11d      	cbz	r5, 80048c4 <_printf_i+0x1a0>
 80048bc:	2310      	movs	r3, #16
 80048be:	e7ab      	b.n	8004818 <_printf_i+0xf4>
 80048c0:	4826      	ldr	r0, [pc, #152]	@ (800495c <_printf_i+0x238>)
 80048c2:	e7e9      	b.n	8004898 <_printf_i+0x174>
 80048c4:	6823      	ldr	r3, [r4, #0]
 80048c6:	f023 0320 	bic.w	r3, r3, #32
 80048ca:	6023      	str	r3, [r4, #0]
 80048cc:	e7f6      	b.n	80048bc <_printf_i+0x198>
 80048ce:	4616      	mov	r6, r2
 80048d0:	e7bd      	b.n	800484e <_printf_i+0x12a>
 80048d2:	6833      	ldr	r3, [r6, #0]
 80048d4:	6825      	ldr	r5, [r4, #0]
 80048d6:	1d18      	adds	r0, r3, #4
 80048d8:	6961      	ldr	r1, [r4, #20]
 80048da:	6030      	str	r0, [r6, #0]
 80048dc:	062e      	lsls	r6, r5, #24
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	d501      	bpl.n	80048e6 <_printf_i+0x1c2>
 80048e2:	6019      	str	r1, [r3, #0]
 80048e4:	e002      	b.n	80048ec <_printf_i+0x1c8>
 80048e6:	0668      	lsls	r0, r5, #25
 80048e8:	d5fb      	bpl.n	80048e2 <_printf_i+0x1be>
 80048ea:	8019      	strh	r1, [r3, #0]
 80048ec:	2300      	movs	r3, #0
 80048ee:	4616      	mov	r6, r2
 80048f0:	6123      	str	r3, [r4, #16]
 80048f2:	e7bc      	b.n	800486e <_printf_i+0x14a>
 80048f4:	6833      	ldr	r3, [r6, #0]
 80048f6:	2100      	movs	r1, #0
 80048f8:	1d1a      	adds	r2, r3, #4
 80048fa:	6032      	str	r2, [r6, #0]
 80048fc:	681e      	ldr	r6, [r3, #0]
 80048fe:	6862      	ldr	r2, [r4, #4]
 8004900:	4630      	mov	r0, r6
 8004902:	f000 f859 	bl	80049b8 <memchr>
 8004906:	b108      	cbz	r0, 800490c <_printf_i+0x1e8>
 8004908:	1b80      	subs	r0, r0, r6
 800490a:	6060      	str	r0, [r4, #4]
 800490c:	6863      	ldr	r3, [r4, #4]
 800490e:	6123      	str	r3, [r4, #16]
 8004910:	2300      	movs	r3, #0
 8004912:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004916:	e7aa      	b.n	800486e <_printf_i+0x14a>
 8004918:	4632      	mov	r2, r6
 800491a:	4649      	mov	r1, r9
 800491c:	4640      	mov	r0, r8
 800491e:	6923      	ldr	r3, [r4, #16]
 8004920:	47d0      	blx	sl
 8004922:	3001      	adds	r0, #1
 8004924:	d0ad      	beq.n	8004882 <_printf_i+0x15e>
 8004926:	6823      	ldr	r3, [r4, #0]
 8004928:	079b      	lsls	r3, r3, #30
 800492a:	d413      	bmi.n	8004954 <_printf_i+0x230>
 800492c:	68e0      	ldr	r0, [r4, #12]
 800492e:	9b03      	ldr	r3, [sp, #12]
 8004930:	4298      	cmp	r0, r3
 8004932:	bfb8      	it	lt
 8004934:	4618      	movlt	r0, r3
 8004936:	e7a6      	b.n	8004886 <_printf_i+0x162>
 8004938:	2301      	movs	r3, #1
 800493a:	4632      	mov	r2, r6
 800493c:	4649      	mov	r1, r9
 800493e:	4640      	mov	r0, r8
 8004940:	47d0      	blx	sl
 8004942:	3001      	adds	r0, #1
 8004944:	d09d      	beq.n	8004882 <_printf_i+0x15e>
 8004946:	3501      	adds	r5, #1
 8004948:	68e3      	ldr	r3, [r4, #12]
 800494a:	9903      	ldr	r1, [sp, #12]
 800494c:	1a5b      	subs	r3, r3, r1
 800494e:	42ab      	cmp	r3, r5
 8004950:	dcf2      	bgt.n	8004938 <_printf_i+0x214>
 8004952:	e7eb      	b.n	800492c <_printf_i+0x208>
 8004954:	2500      	movs	r5, #0
 8004956:	f104 0619 	add.w	r6, r4, #25
 800495a:	e7f5      	b.n	8004948 <_printf_i+0x224>
 800495c:	08004b1b 	.word	0x08004b1b
 8004960:	08004b2c 	.word	0x08004b2c

08004964 <memmove>:
 8004964:	4288      	cmp	r0, r1
 8004966:	b510      	push	{r4, lr}
 8004968:	eb01 0402 	add.w	r4, r1, r2
 800496c:	d902      	bls.n	8004974 <memmove+0x10>
 800496e:	4284      	cmp	r4, r0
 8004970:	4623      	mov	r3, r4
 8004972:	d807      	bhi.n	8004984 <memmove+0x20>
 8004974:	1e43      	subs	r3, r0, #1
 8004976:	42a1      	cmp	r1, r4
 8004978:	d008      	beq.n	800498c <memmove+0x28>
 800497a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800497e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004982:	e7f8      	b.n	8004976 <memmove+0x12>
 8004984:	4601      	mov	r1, r0
 8004986:	4402      	add	r2, r0
 8004988:	428a      	cmp	r2, r1
 800498a:	d100      	bne.n	800498e <memmove+0x2a>
 800498c:	bd10      	pop	{r4, pc}
 800498e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004992:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004996:	e7f7      	b.n	8004988 <memmove+0x24>

08004998 <_sbrk_r>:
 8004998:	b538      	push	{r3, r4, r5, lr}
 800499a:	2300      	movs	r3, #0
 800499c:	4d05      	ldr	r5, [pc, #20]	@ (80049b4 <_sbrk_r+0x1c>)
 800499e:	4604      	mov	r4, r0
 80049a0:	4608      	mov	r0, r1
 80049a2:	602b      	str	r3, [r5, #0]
 80049a4:	f7fd f990 	bl	8001cc8 <_sbrk>
 80049a8:	1c43      	adds	r3, r0, #1
 80049aa:	d102      	bne.n	80049b2 <_sbrk_r+0x1a>
 80049ac:	682b      	ldr	r3, [r5, #0]
 80049ae:	b103      	cbz	r3, 80049b2 <_sbrk_r+0x1a>
 80049b0:	6023      	str	r3, [r4, #0]
 80049b2:	bd38      	pop	{r3, r4, r5, pc}
 80049b4:	200004b0 	.word	0x200004b0

080049b8 <memchr>:
 80049b8:	4603      	mov	r3, r0
 80049ba:	b510      	push	{r4, lr}
 80049bc:	b2c9      	uxtb	r1, r1
 80049be:	4402      	add	r2, r0
 80049c0:	4293      	cmp	r3, r2
 80049c2:	4618      	mov	r0, r3
 80049c4:	d101      	bne.n	80049ca <memchr+0x12>
 80049c6:	2000      	movs	r0, #0
 80049c8:	e003      	b.n	80049d2 <memchr+0x1a>
 80049ca:	7804      	ldrb	r4, [r0, #0]
 80049cc:	3301      	adds	r3, #1
 80049ce:	428c      	cmp	r4, r1
 80049d0:	d1f6      	bne.n	80049c0 <memchr+0x8>
 80049d2:	bd10      	pop	{r4, pc}

080049d4 <memcpy>:
 80049d4:	440a      	add	r2, r1
 80049d6:	4291      	cmp	r1, r2
 80049d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80049dc:	d100      	bne.n	80049e0 <memcpy+0xc>
 80049de:	4770      	bx	lr
 80049e0:	b510      	push	{r4, lr}
 80049e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80049e6:	4291      	cmp	r1, r2
 80049e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80049ec:	d1f9      	bne.n	80049e2 <memcpy+0xe>
 80049ee:	bd10      	pop	{r4, pc}

080049f0 <_realloc_r>:
 80049f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049f4:	4680      	mov	r8, r0
 80049f6:	4615      	mov	r5, r2
 80049f8:	460c      	mov	r4, r1
 80049fa:	b921      	cbnz	r1, 8004a06 <_realloc_r+0x16>
 80049fc:	4611      	mov	r1, r2
 80049fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a02:	f7ff bc39 	b.w	8004278 <_malloc_r>
 8004a06:	b92a      	cbnz	r2, 8004a14 <_realloc_r+0x24>
 8004a08:	f7ff fbcc 	bl	80041a4 <_free_r>
 8004a0c:	2400      	movs	r4, #0
 8004a0e:	4620      	mov	r0, r4
 8004a10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a14:	f000 f81a 	bl	8004a4c <_malloc_usable_size_r>
 8004a18:	4285      	cmp	r5, r0
 8004a1a:	4606      	mov	r6, r0
 8004a1c:	d802      	bhi.n	8004a24 <_realloc_r+0x34>
 8004a1e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004a22:	d8f4      	bhi.n	8004a0e <_realloc_r+0x1e>
 8004a24:	4629      	mov	r1, r5
 8004a26:	4640      	mov	r0, r8
 8004a28:	f7ff fc26 	bl	8004278 <_malloc_r>
 8004a2c:	4607      	mov	r7, r0
 8004a2e:	2800      	cmp	r0, #0
 8004a30:	d0ec      	beq.n	8004a0c <_realloc_r+0x1c>
 8004a32:	42b5      	cmp	r5, r6
 8004a34:	462a      	mov	r2, r5
 8004a36:	4621      	mov	r1, r4
 8004a38:	bf28      	it	cs
 8004a3a:	4632      	movcs	r2, r6
 8004a3c:	f7ff ffca 	bl	80049d4 <memcpy>
 8004a40:	4621      	mov	r1, r4
 8004a42:	4640      	mov	r0, r8
 8004a44:	f7ff fbae 	bl	80041a4 <_free_r>
 8004a48:	463c      	mov	r4, r7
 8004a4a:	e7e0      	b.n	8004a0e <_realloc_r+0x1e>

08004a4c <_malloc_usable_size_r>:
 8004a4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a50:	1f18      	subs	r0, r3, #4
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	bfbc      	itt	lt
 8004a56:	580b      	ldrlt	r3, [r1, r0]
 8004a58:	18c0      	addlt	r0, r0, r3
 8004a5a:	4770      	bx	lr

08004a5c <_init>:
 8004a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a5e:	bf00      	nop
 8004a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a62:	bc08      	pop	{r3}
 8004a64:	469e      	mov	lr, r3
 8004a66:	4770      	bx	lr

08004a68 <_fini>:
 8004a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a6a:	bf00      	nop
 8004a6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a6e:	bc08      	pop	{r3}
 8004a70:	469e      	mov	lr, r3
 8004a72:	4770      	bx	lr
