this experient is on simulation and verification of the functionality of AND gate in EDAplayground tool.
it is done using systemverilog 
