// Seed: 1543467638
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_4(
      .id_0(),
      .id_1(),
      .id_2(1),
      .id_3({1, id_3}),
      .id_4(id_2),
      .id_5(id_3),
      .id_6(1),
      .id_7(id_1),
      .id_8(id_1)
  );
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  tri1 id_5;
  logic [7:0] id_6;
  assign id_6[1] = !1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_3
  );
  assign id_5 = 1;
endmodule
