{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 03:37:19 2015 " "Info: Processing started: Tue Apr 14 03:37:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NS3_HWrev3_2 -c HW3_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NS3_HWrev3_2 -c HW3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file win_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 WIN_Counter " "Info: Found entity 1: WIN_Counter" {  } { { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux7 " "Info: Found entity 1: lpm_mux7" {  } { { "lpm_mux7.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_mux7.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux8 " "Info: Found entity 1: lpm_mux8" {  } { { "lpm_mux8.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_mux8.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_or0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_or0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_or0 " "Info: Found entity 1: lpm_or0" {  } { { "lpm_or0.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_or0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_and1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_and1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_and1 " "Info: Found entity 1: lpm_and1" {  } { { "lpm_and1.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_and1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff4.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff4 " "Info: Found entity 1: lpm_dff4" {  } { { "lpm_dff4.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_dff4.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_xor1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_xor1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_xor1 " "Info: Found entity 1: lpm_xor1" {  } { { "lpm_xor1.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_xor1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_or1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_or1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_or1 " "Info: Found entity 1: lpm_or1" {  } { { "lpm_or1.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_or1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_and0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_and0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_and0 " "Info: Found entity 1: lpm_and0" {  } { { "lpm_and0.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_and0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_mux2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff_min.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff_min.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff_min " "Info: Found entity 1: lpm_dff_min" {  } { { "lpm_dff_min.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_dff_min.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntaddr.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cntaddr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntADDR " "Info: Found entity 1: cntADDR" {  } { { "cntADDR.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/cntADDR.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Info: Found entity 1: Registers" {  } { { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronization.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file synchronization.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Info: Found entity 1: trigger" {  } { { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Synchronization " "Info: Found entity 2: Synchronization" {  } { { "Synchronization.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Synchronization.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_bustri2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri2 " "Info: Found entity 1: lpm_bustri2" {  } { { "lpm_bustri2.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_bustri2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ns3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ns3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NS3 " "Info: Found entity 1: NS3" {  } { { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file read_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Read_counter " "Info: Found entity 1: Read_counter" {  } { { "Read_counter.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Read_counter.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux6.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux6 " "Info: Found entity 1: lpm_mux6" {  } { { "lpm_mux6.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_mux6.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux5.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux5 " "Info: Found entity 1: lpm_mux5" {  } { { "lpm_mux5.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_mux5.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_mux1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_mux0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff9 " "Info: Found entity 1: lpm_dff9" {  } { { "lpm_dff9.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_dff9.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff8 " "Info: Found entity 1: lpm_dff8" {  } { { "lpm_dff8.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_dff8.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff2 " "Info: Found entity 1: lpm_dff2" {  } { { "lpm_dff2.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_dff2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff1 " "Info: Found entity 1: lpm_dff1" {  } { { "lpm_dff1.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_dff1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_dff0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_counter0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_counter0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_compare1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Info: Found entity 1: lpm_compare1" {  } { { "lpm_compare1.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_compare1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_compare0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Info: Found entity 1: lpm_compare0" {  } { { "lpm_compare0.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_compare0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare_mp.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_compare_mp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_mp " "Info: Found entity 1: lpm_compare_mp" {  } { { "lpm_compare_mp.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_compare_mp.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_constant2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2 " "Info: Found entity 1: lpm_constant2" {  } { { "lpm_constant2.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_constant2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_bustri0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_bustri0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 comp " "Info: Found entity 1: comp" {  } { { "comp.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/comp.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff3 " "Info: Found entity 1: lpm_dff3" {  } { { "lpm_dff3.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_dff3.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Info: Found entity 1: lpm_mux4" {  } { { "lpm_mux4.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_mux4.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimation_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decimation_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decimation_counter " "Info: Found entity 1: Decimation_counter" {  } { { "Decimation_counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Decimation_counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_backlight.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pwm_backlight.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_BackLight " "Info: Found entity 1: PWM_BackLight" {  } { { "PWM_BackLight.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/PWM_BackLight.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_compare2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare2 " "Info: Found entity 1: lpm_compare2" {  } { { "lpm_compare2.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_compare2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_inv0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_inv0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_inv0 " "Info: Found entity 1: lpm_inv0" {  } { { "lpm_inv0.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_inv0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Info: Found entity 1: lpm_counter2" {  } { { "lpm_counter2.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_counter2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_and2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_and2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_and2 " "Info: Found entity 1: lpm_and2" {  } { { "lpm_and2.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_and2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff5 " "Info: Found entity 1: lpm_dff5" {  } { { "lpm_dff5.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_dff5.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff6.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff6 " "Info: Found entity 1: lpm_dff6" {  } { { "lpm_dff6.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_dff6.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_fifo0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_fifo0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_fifo0 " "Info: Found entity 1: lpm_fifo0" {  } { { "lpm_fifo0.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_fifo0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MIN_MAX_LOAD min_max_load MIN_MAX.v(11) " "Info (10281): Verilog HDL Declaration information at MIN_MAX.v(11): object \"MIN_MAX_LOAD\" differs only in case from object \"min_max_load\" in the same scope" {  } { { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "la_data LA_DATA MIN_MAX_RLE.v(27) " "Info (10281): Verilog HDL Declaration information at MIN_MAX_RLE.v(27): object \"la_data\" differs only in case from object \"LA_DATA\" in the same scope" {  } { { "MIN_MAX_RLE.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX_RLE.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min_max_rle.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file min_max_rle.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIN_MAX " "Info: Found entity 1: MIN_MAX" {  } { { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 RLE " "Info: Found entity 2: RLE" {  } { { "RLE.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/RLE.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 MIN_MAX_RLE " "Info: Found entity 3: MIN_MAX_RLE" {  } { { "MIN_MAX_RLE.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX_RLE.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_counter3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Info: Found entity 1: lpm_counter3" {  } { { "lpm_counter3.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_counter3.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sync_mode Synchronization.v(64) " "Warning (10236): Verilog HDL Implicit Net warning at Synchronization.v(64): created implicit net for \"sync_mode\"" {  } { { "Synchronization.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Synchronization.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "NS3 " "Info: Elaborating entity \"NS3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst7 " "Warning: Primitive \"VCC\" of instance \"inst7\" not used" {  } { { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1680 -88 -56 -1664 "inst7" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchronization Synchronization:inst67 " "Info: Elaborating entity \"Synchronization\" for hierarchy \"Synchronization:inst67\"" {  } { { "NS3.bdf" "inst67" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1448 -592 -368 -1160 "inst67" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger Synchronization:inst67\|trigger:trigger_1 " "Info: Elaborating entity \"trigger\" for hierarchy \"Synchronization:inst67\|trigger:trigger_1\"" {  } { { "Synchronization.v" "trigger_1" { Text "C:/Projects/Altera/NS3_HWrev3_2/Synchronization.v" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "la_trig.v 1 1 " "Warning: Using design file la_trig.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LA_TRIG " "Info: Found entity 1: LA_TRIG" {  } { { "la_trig.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/la_trig.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LA_TRIG Synchronization:inst67\|LA_TRIG:LA_TRIG_1 " "Info: Elaborating entity \"LA_TRIG\" for hierarchy \"Synchronization:inst67\|LA_TRIG:LA_TRIG_1\"" {  } { { "Synchronization.v" "LA_TRIG_1" { Text "C:/Projects/Altera/NS3_HWrev3_2/Synchronization.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DATA_SYNC la_trig.v(17) " "Warning (10036): Verilog HDL or VHDL warning at la_trig.v(17): object \"DATA_SYNC\" assigned a value but never read" {  } { { "la_trig.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/la_trig.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COND_event_reg la_trig.v(18) " "Warning (10036): Verilog HDL or VHDL warning at la_trig.v(18): object \"COND_event_reg\" assigned a value but never read" {  } { { "la_trig.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/la_trig.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIFF_event_reg la_trig.v(19) " "Warning (10036): Verilog HDL or VHDL warning at la_trig.v(19): object \"DIFF_event_reg\" assigned a value but never read" {  } { { "la_trig.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/la_trig.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Registers:inst " "Info: Elaborating entity \"Registers\" for hierarchy \"Registers:inst\"" {  } { { "NS3.bdf" "inst" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1016 -592 -264 -440 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 lpm_bustri0:inst49 " "Info: Elaborating entity \"lpm_bustri0\" for hierarchy \"lpm_bustri0:inst49\"" {  } { { "NS3.bdf" "inst49" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1504 576 656 -1464 "inst49" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri lpm_bustri0:inst49\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"lpm_bustri0:inst49\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.tdf" "lpm_bustri_component" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_bustri0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_bustri0:inst49\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"lpm_bustri0:inst49\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_bustri0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_bustri0:inst49\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"lpm_bustri0:inst49\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri0.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_bustri0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 lpm_mux1:inst26 " "Info: Elaborating entity \"lpm_mux1\" for hierarchy \"lpm_mux1:inst26\"" {  } { { "NS3.bdf" "inst26" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1720 576 712 -1640 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux1:inst26\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux1:inst26\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.tdf" "lpm_mux_component" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_mux1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux1:inst26\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux1:inst26\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_mux1.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux1:inst26\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux1:inst26\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux1.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_mux1.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_l9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l9c " "Info: Found entity 1: mux_l9c" {  } { { "db/mux_l9c.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/mux_l9c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l9c lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_l9c:auto_generated " "Info: Elaborating entity \"mux_l9c\" for hierarchy \"lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_l9c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decimation_counter Decimation_counter:inst13 " "Info: Elaborating entity \"Decimation_counter\" for hierarchy \"Decimation_counter:inst13\"" {  } { { "NS3.bdf" "inst13" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1144 -576 -376 -1048 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux7 lpm_mux7:inst12 " "Info: Elaborating entity \"lpm_mux7\" for hierarchy \"lpm_mux7:inst12\"" {  } { { "NS3.bdf" "inst12" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1904 248 336 -1792 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux7:inst12\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux7:inst12\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux7.tdf" "lpm_mux_component" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_mux7.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux7:inst12\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux7:inst12\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux7.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_mux7.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux7:inst12\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux7:inst12\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux7.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_mux7.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_h9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_h9c " "Info: Found entity 1: mux_h9c" {  } { { "db/mux_h9c.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/mux_h9c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_h9c lpm_mux7:inst12\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated " "Info: Elaborating entity \"mux_h9c\" for hierarchy \"lpm_mux7:inst12\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIN_MAX_RLE MIN_MAX_RLE:inst65 " "Info: Elaborating entity \"MIN_MAX_RLE\" for hierarchy \"MIN_MAX_RLE:inst65\"" {  } { { "NS3.bdf" "inst65" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1672 -592 -288 -1480 "inst65" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIN_MAX MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1 " "Info: Elaborating entity \"MIN_MAX\" for hierarchy \"MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\"" {  } { { "MIN_MAX_RLE.v" "MIN_MAX_1" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX_RLE.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE MIN_MAX_RLE:inst65\|RLE:RLE_1 " "Info: Elaborating entity \"RLE\" for hierarchy \"MIN_MAX_RLE:inst65\|RLE:RLE_1\"" {  } { { "MIN_MAX_RLE.v" "RLE_1" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX_RLE.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "la_in_data_1 RLE.v(15) " "Warning (10036): Verilog HDL or VHDL warning at RLE.v(15): object \"la_in_data_1\" assigned a value but never read" {  } { { "RLE.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/RLE.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WIN_Counter WIN_Counter:inst68 " "Info: Elaborating entity \"WIN_Counter\" for hierarchy \"WIN_Counter:inst68\"" {  } { { "NS3.bdf" "inst68" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1480 -88 128 -1352 "inst68" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff3 lpm_dff3:inst6 " "Info: Elaborating entity \"lpm_dff3\" for hierarchy \"lpm_dff3:inst6\"" {  } { { "NS3.bdf" "inst6" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1144 616 760 -1048 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff3:inst6\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff3:inst6\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff3.v" "lpm_ff_component" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_dff3.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff3:inst6\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff3:inst6\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff3.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_dff3.v" 67 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff3:inst6\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff3:inst6\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Info: Parameter \"lpm_width\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff3.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_dff3.v" 67 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux5 lpm_mux5:inst58 " "Info: Elaborating entity \"lpm_mux5\" for hierarchy \"lpm_mux5:inst58\"" {  } { { "NS3.bdf" "inst58" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1160 424 576 -1080 "inst58" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux5:inst58\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux5:inst58\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux5.tdf" "lpm_mux_component" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_mux5.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux5:inst58\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux5:inst58\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux5.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_mux5.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux5:inst58\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux5:inst58\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Info: Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux5.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/lpm_mux5.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6bc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_6bc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6bc " "Info: Found entity 1: mux_6bc" {  } { { "db/mux_6bc.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/mux_6bc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6bc lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated " "Info: Elaborating entity \"mux_6bc\" for hierarchy \"lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Read_counter Read_counter:inst2 " "Info: Elaborating entity \"Read_counter\" for hierarchy \"Read_counter:inst2\"" {  } { { "NS3.bdf" "inst2" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1048 256 400 -888 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Read_counter:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"Read_counter:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "Read_counter.tdf" "lpm_counter_component" { Text "C:/Projects/Altera/NS3_HWrev3_2/Read_counter.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Read_counter:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"Read_counter:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "Read_counter.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Read_counter.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Read_counter:inst2\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"Read_counter:inst2\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Info: Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_USED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Read_counter.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Read_counter.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_lkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lkh " "Info: Found entity 1: cntr_lkh" {  } { { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lkh Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated " "Info: Elaborating entity \"cntr_lkh\" for hierarchy \"Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 18 " "Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 18 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 0 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1}
{ "Warning" "WSUTIL_IGNORED_CRITICAL_CLOCK_HDR" "" "Warning: Ignored following assignments for SYNTH_CRITICAL_CLOCK" { { "Warning" "WSUTIL_IGNORED_CRITICAL_CLOCK2_SUB" "SRAM_CLK " "Warning: Ignored assignment for SYNTH_CRITICAL_CLOCK for clock \"SRAM_CLK\" -- no registers were found for this clock" {  } {  } 0 0 "Ignored assignment for SYNTH_CRITICAL_CLOCK for clock \"%1!s!\" -- no registers were found for this clock" 0 0 "" 0 -1}  } {  } 0 0 "Ignored following assignments for SYNTH_CRITICAL_CLOCK" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "696 " "Info: Implemented 696 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Info: Implemented 33 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Info: Implemented 40 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Info: Implemented 24 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "599 " "Info: Implemented 599 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/Altera/NS3_HWrev3_2/HW3_2.map.smsg " "Info: Generated suppressed messages file C:/Projects/Altera/NS3_HWrev3_2/HW3_2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 03:37:27 2015 " "Info: Processing ended: Tue Apr 14 03:37:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 03:37:29 2015 " "Info: Processing started: Tue Apr 14 03:37:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NS3_HWrev3_2 -c HW3_2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off NS3_HWrev3_2 -c HW3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "HW3_2 EPM570T144C5 " "Info: Selected device EPM570T144C5 for design \"HW3_2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Info: Device EPM1270T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 97 " "Critical Warning: No exact pin location assignment(s) for 3 pins of 97 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RLE_CNT_E " "Info: Pin RLE_CNT_E not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RLE_CNT_E } } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1640 -96 80 -1624 "RLE_CNT_E" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RLE_CNT_E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/Altera/NS3_HWrev3_2/" 0 { } { { 0 { 0 ""} 0 2223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WIN_CNT_E " "Info: Pin WIN_CNT_E not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WIN_CNT_E } } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1560 -96 80 -1544 "WIN_CNT_E" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WIN_CNT_E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/Altera/NS3_HWrev3_2/" 0 { } { { 0 { 0 ""} 0 2224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK_EN_G " "Info: Pin CLK_EN_G not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK_EN_G } } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1472 -432 -256 -1456 "CLK_EN_G" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_EN_G } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/Altera/NS3_HWrev3_2/" 0 { } { { 0 { 0 ""} 0 2225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "IN_CLK Global clock in PIN 20 " "Info: Automatically promoted some destinations of signal \"IN_CLK\" to use Global clock in PIN 20" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SRAM_CLK " "Info: Destination \"SRAM_CLK\" may be non-global or may not use global clock" {  } { { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1376 640 816 -1360 "SRAM_CLK" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst17 " "Info: Destination \"inst17\" may be non-global or may not use global clock" {  } { { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1760 -688 -624 -1712 "inst17" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst16 " "Info: Destination \"inst16\" may be non-global or may not use global clock" {  } { { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1816 -688 -624 -1768 "inst16" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "WR Global clock " "Info: Automatically promoted signal \"WR\" to use Global clock" {  } { { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -960 -904 -736 -944 "WR" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "WR " "Info: Pin \"WR\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WR } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WR" } } } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -960 -904 -736 -944 "WR" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/Altera/NS3_HWrev3_2/" 0 { } { { 0 { 0 ""} 0 2178 3016 4149 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "RS Global clock " "Info: Automatically promoted some destinations of signal \"RS\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Sel_Addr_reg\[0\] " "Info: Destination \"Registers:inst\|Sel_Addr_reg\[0\]\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 109 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Sel_Addr_reg\[4\] " "Info: Destination \"Registers:inst\|Sel_Addr_reg\[4\]\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 109 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Decoder0~4 " "Info: Destination \"Registers:inst\|Decoder0~4\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 117 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Sel_Addr_reg\[3\] " "Info: Destination \"Registers:inst\|Sel_Addr_reg\[3\]\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 109 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Sel_Addr_reg\[1\] " "Info: Destination \"Registers:inst\|Sel_Addr_reg\[1\]\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 109 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Sel_Addr_reg\[2\] " "Info: Destination \"Registers:inst\|Sel_Addr_reg\[2\]\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 109 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Decoder0~6 " "Info: Destination \"Registers:inst\|Decoder0~6\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 117 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Decoder0~9 " "Info: Destination \"Registers:inst\|Decoder0~9\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 117 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Mux0~9 " "Info: Destination \"Registers:inst\|Mux0~9\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 143 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Registers:inst\|Mux1~8 " "Info: Destination \"Registers:inst\|Mux1~8\" may be non-global or may not use global clock" {  } { { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 143 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -976 -904 -736 -960 "RS" "" } { -1648 528 648 -1632 "RS" "" } { -968 192 256 -952 "RS" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "RS " "Info: Pin \"RS\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RS } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RS" } } } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -976 -904 -736 -960 "RS" "" } { -1648 528 648 -1632 "RS" "" } { -968 192 256 -952 "RS" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/Altera/NS3_HWrev3_2/" 0 { } { { 0 { 0 ""} 0 2177 3016 4149 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "inst37 Global clock " "Info: Automatically promoted some destinations of signal \"inst37\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Decimation_counter:inst13\|EN " "Info: Destination \"Decimation_counter:inst13\|EN\" may be non-global or may not use global clock" {  } { { "Decimation_counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Decimation_counter.v" 7 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated\|result_node\[17\]~0 " "Info: Destination \"lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated\|result_node\[17\]~0\" may be non-global or may not use global clock" {  } { { "db/mux_6bc.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/mux_6bc.tdf" 29 13 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated\|result_node\[16\]~1 " "Info: Destination \"lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated\|result_node\[16\]~1\" may be non-global or may not use global clock" {  } { { "db/mux_6bc.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/mux_6bc.tdf" 29 13 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated\|result_node\[15\]~2 " "Info: Destination \"lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated\|result_node\[15\]~2\" may be non-global or may not use global clock" {  } { { "db/mux_6bc.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/mux_6bc.tdf" 29 13 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated\|result_node\[14\]~3 " "Info: Destination \"lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated\|result_node\[14\]~3\" may be non-global or may not use global clock" {  } { { "db/mux_6bc.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/mux_6bc.tdf" 29 13 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated\|result_node\[13\]~4 " "Info: Destination \"lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated\|result_node\[13\]~4\" may be non-global or may not use global clock" {  } { { "db/mux_6bc.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/mux_6bc.tdf" 29 13 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated\|result_node\[12\]~5 " "Info: Destination \"lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated\|result_node\[12\]~5\" may be non-global or may not use global clock" {  } { { "db/mux_6bc.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/mux_6bc.tdf" 29 13 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated\|result_node\[11\]~6 " "Info: Destination \"lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated\|result_node\[11\]~6\" may be non-global or may not use global clock" {  } { { "db/mux_6bc.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/mux_6bc.tdf" 29 13 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated\|result_node\[10\]~7 " "Info: Destination \"lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated\|result_node\[10\]~7\" may be non-global or may not use global clock" {  } { { "db/mux_6bc.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/mux_6bc.tdf" 29 13 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated\|result_node\[9\]~8 " "Info: Destination \"lpm_mux5:inst58\|lpm_mux:lpm_mux_component\|mux_6bc:auto_generated\|result_node\[9\]~8\" may be non-global or may not use global clock" {  } { { "db/mux_6bc.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/mux_6bc.tdf" 29 13 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1008 480 560 -944 "inst37" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 0 3 0 " "Info: Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 50 6 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 50 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 44 16 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 44 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:00" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.519 ns register register " "Info: Estimated most critical path is register to register delay of 9.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WIN_Counter:inst68\|WINcnt\[0\] 1 REG LAB_X11_Y3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X11_Y3; Fanout = 6; REG Node = 'WIN_Counter:inst68\|WINcnt\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WIN_Counter:inst68|WINcnt[0] } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.740 ns) 1.834 ns WIN_Counter:inst68\|Equal0~0 2 COMB LAB_X10_Y3 1 " "Info: 2: + IC(1.094 ns) + CELL(0.740 ns) = 1.834 ns; Loc. = LAB_X10_Y3; Fanout = 1; COMB Node = 'WIN_Counter:inst68\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { WIN_Counter:inst68|WINcnt[0] WIN_Counter:inst68|Equal0~0 } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.914 ns) 4.144 ns WIN_Counter:inst68\|Equal0~4 3 COMB LAB_X11_Y4 1 " "Info: 3: + IC(1.396 ns) + CELL(0.914 ns) = 4.144 ns; Loc. = LAB_X11_Y4; Fanout = 1; COMB Node = 'WIN_Counter:inst68\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.310 ns" { WIN_Counter:inst68|Equal0~0 WIN_Counter:inst68|Equal0~4 } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.914 ns) 6.430 ns WIN_Counter:inst68\|Equal0~11 4 COMB LAB_X11_Y3 19 " "Info: 4: + IC(1.372 ns) + CELL(0.914 ns) = 6.430 ns; Loc. = LAB_X11_Y3; Fanout = 19; COMB Node = 'WIN_Counter:inst68\|Equal0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { WIN_Counter:inst68|Equal0~4 WIN_Counter:inst68|Equal0~11 } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(1.908 ns) 9.519 ns WIN_Counter:inst68\|WINcnt\[17\] 5 REG LAB_X12_Y3 4 " "Info: 5: + IC(1.181 ns) + CELL(1.908 ns) = 9.519 ns; Loc. = LAB_X12_Y3; Fanout = 4; REG Node = 'WIN_Counter:inst68\|WINcnt\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.089 ns" { WIN_Counter:inst68|Equal0~11 WIN_Counter:inst68|WINcnt[17] } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.476 ns ( 47.02 % ) " "Info: Total cell delay = 4.476 ns ( 47.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.043 ns ( 52.98 % ) " "Info: Total interconnect delay = 5.043 ns ( 52.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.519 ns" { WIN_Counter:inst68|WINcnt[0] WIN_Counter:inst68|Equal0~0 WIN_Counter:inst68|Equal0~4 WIN_Counter:inst68|Equal0~11 WIN_Counter:inst68|WINcnt[17] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "32 " "Info: Average interconnect usage is 32% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 32% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 03:37:37 2015 " "Info: Processing ended: Tue Apr 14 03:37:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 03:37:39 2015 " "Info: Processing started: Tue Apr 14 03:37:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NS3_HWrev3_2 -c HW3_2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off NS3_HWrev3_2 -c HW3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 03:37:40 2015 " "Info: Processing ended: Tue Apr 14 03:37:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Constraint Check Quartus II " "Info: Running Quartus II Classic Timing Analyzer Constraint Check" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 03:37:42 2015 " "Info: Processing started: Tue Apr 14 03:37:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NS3_HWrev3_2 -c HW3_2 --check_constraints " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NS3_HWrev3_2 -c HW3_2 --check_constraints" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NOT_FULLY_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements." {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements." 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NUM_UNCONSTRAINED_PATHS" "clocks 0 " "Info: Number of unconstrained clocks: 0." {  } {  } 0 0 "Number of unconstrained %1!s!: %2!s!." 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NUM_UNCONSTRAINED_PATHS" "paths 175 " "Info: Number of unconstrained paths: 175." {  } {  } 0 0 "Number of unconstrained %1!s!: %2!s!." 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NUM_UNCONSTRAINED_PATHS" "reg-to-reg paths 54 " "Info: Number of unconstrained reg-to-reg paths: 54." {  } {  } 0 0 "Number of unconstrained %1!s!: %2!s!." 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NUM_UNCONSTRAINED_PATHS" "I/O paths 121 " "Info: Number of unconstrained I/O paths: 121." {  } {  } 0 0 "Number of unconstrained %1!s!: %2!s!." 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NOT_FULLY_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements." {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements." 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NUM_UNCONSTRAINED_PATHS" "clocks 0 " "Info: Number of unconstrained clocks: 0." {  } {  } 0 0 "Number of unconstrained %1!s!: %2!s!." 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NUM_UNCONSTRAINED_PATHS" "paths 175 " "Info: Number of unconstrained paths: 175." {  } {  } 0 0 "Number of unconstrained %1!s!: %2!s!." 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NUM_UNCONSTRAINED_PATHS" "reg-to-reg paths 54 " "Info: Number of unconstrained reg-to-reg paths: 54." {  } {  } 0 0 "Number of unconstrained %1!s!: %2!s!." 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NUM_UNCONSTRAINED_PATHS" "I/O paths 121 " "Info: Number of unconstrained I/O paths: 121." {  } {  } 0 0 "Number of unconstrained %1!s!: %2!s!." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer Constraint Check 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer Constraint Check was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 03:37:47 2015 " "Info: Processing ended: Tue Apr 14 03:37:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 03:37:48 2015 " "Info: Processing started: Tue Apr 14 03:37:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NS3_HWrev3_2 -c HW3_2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NS3_HWrev3_2 -c HW3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IN_CLK register WIN_Counter:inst68\|WINcnt\[9\] register WIN_Counter:inst68\|WINcnt\[9\] 1.167 ns " "Info: Slack time is 1.167 ns for clock \"IN_CLK\" between source register \"WIN_Counter:inst68\|WINcnt\[9\]\" and destination register \"WIN_Counter:inst68\|WINcnt\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "94.37 MHz 10.597 ns " "Info: Fmax is 94.37 MHz (period= 10.597 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "11.055 ns + Largest register register " "Info: + Largest register to register requirement is 11.055 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "11.764 ns + " "Info: + Setup relationship between source and destination is 11.764 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 11.764 ns " "Info: + Latch edge is 11.764 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IN_CLK 11.764 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IN_CLK\" is 11.764 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IN_CLK 11.764 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IN_CLK\" is 11.764 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns WIN_Counter:inst68\|WINcnt\[9\] 2 REG LC_X12_Y3_N0 6 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y3_N0; Fanout = 6; REG Node = 'WIN_Counter:inst68\|WINcnt\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} WIN_Counter:inst68|WINcnt[9] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"IN_CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns WIN_Counter:inst68\|WINcnt\[9\] 2 REG LC_X12_Y3_N0 6 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y3_N0; Fanout = 6; REG Node = 'WIN_Counter:inst68\|WINcnt\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} WIN_Counter:inst68|WINcnt[9] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} WIN_Counter:inst68|WINcnt[9] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} WIN_Counter:inst68|WINcnt[9] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.888 ns - Longest register register " "Info: - Longest register to register delay is 9.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WIN_Counter:inst68\|WINcnt\[9\] 1 REG LC_X12_Y3_N0 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y3_N0; Fanout = 6; REG Node = 'WIN_Counter:inst68\|WINcnt\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.050 ns) + CELL(0.914 ns) 2.964 ns WIN_Counter:inst68\|Equal0~6 2 COMB LC_X11_Y2_N4 1 " "Info: 2: + IC(2.050 ns) + CELL(0.914 ns) = 2.964 ns; Loc. = LC_X11_Y2_N4; Fanout = 1; COMB Node = 'WIN_Counter:inst68\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { WIN_Counter:inst68|WINcnt[9] WIN_Counter:inst68|Equal0~6 } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.914 ns) 4.580 ns WIN_Counter:inst68\|Equal0~10 3 COMB LC_X11_Y2_N0 1 " "Info: 3: + IC(0.702 ns) + CELL(0.914 ns) = 4.580 ns; Loc. = LC_X11_Y2_N0; Fanout = 1; COMB Node = 'WIN_Counter:inst68\|Equal0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { WIN_Counter:inst68|Equal0~6 WIN_Counter:inst68|Equal0~10 } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.511 ns) 6.885 ns WIN_Counter:inst68\|Equal0~11 4 COMB LC_X11_Y3_N0 19 " "Info: 4: + IC(1.794 ns) + CELL(0.511 ns) = 6.885 ns; Loc. = LC_X11_Y3_N0; Fanout = 19; COMB Node = 'WIN_Counter:inst68\|Equal0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { WIN_Counter:inst68|Equal0~10 WIN_Counter:inst68|Equal0~11 } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(1.908 ns) 9.888 ns WIN_Counter:inst68\|WINcnt\[9\] 5 REG LC_X12_Y3_N0 6 " "Info: 5: + IC(1.095 ns) + CELL(1.908 ns) = 9.888 ns; Loc. = LC_X12_Y3_N0; Fanout = 6; REG Node = 'WIN_Counter:inst68\|WINcnt\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.003 ns" { WIN_Counter:inst68|Equal0~11 WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.247 ns ( 42.95 % ) " "Info: Total cell delay = 4.247 ns ( 42.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.641 ns ( 57.05 % ) " "Info: Total interconnect delay = 5.641 ns ( 57.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.888 ns" { WIN_Counter:inst68|WINcnt[9] WIN_Counter:inst68|Equal0~6 WIN_Counter:inst68|Equal0~10 WIN_Counter:inst68|Equal0~11 WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.888 ns" { WIN_Counter:inst68|WINcnt[9] {} WIN_Counter:inst68|Equal0~6 {} WIN_Counter:inst68|Equal0~10 {} WIN_Counter:inst68|Equal0~11 {} WIN_Counter:inst68|WINcnt[9] {} } { 0.000ns 2.050ns 0.702ns 1.794ns 1.095ns } { 0.000ns 0.914ns 0.914ns 0.511ns 1.908ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} WIN_Counter:inst68|WINcnt[9] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.888 ns" { WIN_Counter:inst68|WINcnt[9] WIN_Counter:inst68|Equal0~6 WIN_Counter:inst68|Equal0~10 WIN_Counter:inst68|Equal0~11 WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.888 ns" { WIN_Counter:inst68|WINcnt[9] {} WIN_Counter:inst68|Equal0~6 {} WIN_Counter:inst68|Equal0~10 {} WIN_Counter:inst68|Equal0~11 {} WIN_Counter:inst68|WINcnt[9] {} } { 0.000ns 2.050ns 0.702ns 1.794ns 1.095ns } { 0.000ns 0.914ns 0.914ns 0.511ns 1.908ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "RD " "Info: No valid register-to-register data paths exist for clock \"RD\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "RS register Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[0\] register Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[9\] 93.457 ns " "Info: Slack time is 93.457 ns for clock \"RS\" between source register \"Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[0\]\" and destination register \"Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "152.84 MHz 6.543 ns " "Info: Fmax is 152.84 MHz (period= 6.543 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "99.291 ns + Largest register register " "Info: + Largest register to register requirement is 99.291 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "100.000 ns + " "Info: + Setup relationship between source and destination is 100.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 100.000 ns " "Info: + Latch edge is 100.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination RS 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"RS\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source RS 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"RS\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RS destination 6.213 ns + Shortest register " "Info: + Shortest clock path from clock \"RS\" to destination register is 6.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RS 1 CLK PIN_107 36 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_107; Fanout = 36; CLK Node = 'RS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -976 -904 -736 -960 "RS" "" } { -1648 528 648 -1632 "RS" "" } { -968 192 256 -952 "RS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.163 ns) + CELL(0.918 ns) 6.213 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[9\] 2 REG LC_X12_Y1_N0 4 " "Info: 2: + IC(4.163 ns) + CELL(0.918 ns) = 6.213 ns; Loc. = LC_X12_Y1_N0; Fanout = 4; REG Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.081 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 33.00 % ) " "Info: Total cell delay = 2.050 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.163 ns ( 67.00 % ) " "Info: Total interconnect delay = 4.163 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RS source 6.213 ns - Longest register " "Info: - Longest clock path from clock \"RS\" to source register is 6.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RS 1 CLK PIN_107 36 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_107; Fanout = 36; CLK Node = 'RS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -976 -904 -736 -960 "RS" "" } { -1648 528 648 -1632 "RS" "" } { -968 192 256 -952 "RS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.163 ns) + CELL(0.918 ns) 6.213 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[0\] 2 REG LC_X11_Y1_N1 4 " "Info: 2: + IC(4.163 ns) + CELL(0.918 ns) = 6.213 ns; Loc. = LC_X11_Y1_N1; Fanout = 4; REG Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.081 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 33.00 % ) " "Info: Total cell delay = 2.050 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.163 ns ( 67.00 % ) " "Info: Total interconnect delay = 4.163 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.834 ns - Longest register register " "Info: - Longest register to register delay is 5.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[0\] 1 REG LC_X11_Y1_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y1_N1; Fanout = 4; REG Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.374 ns) + CELL(0.978 ns) 3.352 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella0~COUT 2 COMB LC_X11_Y1_N1 2 " "Info: 2: + IC(2.374 ns) + CELL(0.978 ns) = 3.352 ns; Loc. = LC_X11_Y1_N1; Fanout = 2; COMB Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.352 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.475 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella1~COUT 3 COMB LC_X11_Y1_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.475 ns; Loc. = LC_X11_Y1_N2; Fanout = 2; COMB Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella0~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella1~COUT } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.598 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella2~COUT 4 COMB LC_X11_Y1_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.598 ns; Loc. = LC_X11_Y1_N3; Fanout = 2; COMB Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella2~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella1~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella2~COUT } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 3.859 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella3~COUT 5 COMB LC_X11_Y1_N4 6 " "Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 3.859 ns; Loc. = LC_X11_Y1_N4; Fanout = 6; COMB Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella3~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella2~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 4.208 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella8~COUT 6 COMB LC_X11_Y1_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.349 ns) = 4.208 ns; Loc. = LC_X11_Y1_N9; Fanout = 6; COMB Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella8~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella3~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella8~COUT } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 5.834 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[9\] 7 REG LC_X12_Y1_N0 4 " "Info: 7: + IC(0.000 ns) + CELL(1.626 ns) = 5.834 ns; Loc. = LC_X12_Y1_N0; Fanout = 4; REG Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella8~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 59.31 % ) " "Info: Total cell delay = 3.460 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.374 ns ( 40.69 % ) " "Info: Total interconnect delay = 2.374 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.834 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella0~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella1~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella2~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella3~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella8~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.834 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella0~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella1~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella2~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella3~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella8~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] {} } { 0.000ns 2.374ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.261ns 0.349ns 1.626ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.834 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella0~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella1~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella2~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella3~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella8~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.834 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella0~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella1~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella2~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella3~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella8~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] {} } { 0.000ns 2.374ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.261ns 0.349ns 1.626ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SRAM_CLK " "Info: No valid register-to-register data paths exist for clock \"SRAM_CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IN_CLK register MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|MAX_DATA_IN_A\[1\] register MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|SRAM_TMP_OUT_A\[1\] 1.377 ns " "Info: Minimum slack time is 1.377 ns for clock \"IN_CLK\" between source register \"MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|MAX_DATA_IN_A\[1\]\" and destination register \"MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|SRAM_TMP_OUT_A\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.222 ns + Shortest register register " "Info: + Shortest register to register delay is 1.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|MAX_DATA_IN_A\[1\] 1 REG LC_X8_Y6_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y6_N4; Fanout = 3; REG Node = 'MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|MAX_DATA_IN_A\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.280 ns) 1.222 ns MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|SRAM_TMP_OUT_A\[1\] 2 REG LC_X8_Y6_N9 1 " "Info: 2: + IC(0.942 ns) + CELL(0.280 ns) = 1.222 ns; Loc. = LC_X8_Y6_N9; Fanout = 1; REG Node = 'MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|SRAM_TMP_OUT_A\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 22.91 % ) " "Info: Total cell delay = 0.280 ns ( 22.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.942 ns ( 77.09 % ) " "Info: Total interconnect delay = 0.942 ns ( 77.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.222 ns" { MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] {} } { 0.000ns 0.942ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IN_CLK 11.764 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IN_CLK\" is 11.764 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IN_CLK 11.764 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IN_CLK\" is 11.764 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns + Longest register " "Info: + Longest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|SRAM_TMP_OUT_A\[1\] 2 REG LC_X8_Y6_N9 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X8_Y6_N9; Fanout = 1; REG Node = 'MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|SRAM_TMP_OUT_A\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK source 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"IN_CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|MAX_DATA_IN_A\[1\] 2 REG LC_X8_Y6_N4 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X8_Y6_N4; Fanout = 3; REG Node = 'MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|MAX_DATA_IN_A\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.222 ns" { MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] {} } { 0.000ns 0.942ns } { 0.000ns 0.280ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "RS register Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\] register Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\] 1.649 ns " "Info: Minimum slack time is 1.649 ns for clock \"RS\" between source register \"Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\]\" and destination register \"Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.494 ns + Shortest register register " "Info: + Shortest register to register delay is 1.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\] 1 REG LC_X12_Y1_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y1_N8; Fanout = 2; REG Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.591 ns) 1.494 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\] 2 REG LC_X12_Y1_N8 2 " "Info: 2: + IC(0.903 ns) + CELL(0.591 ns) = 1.494 ns; Loc. = LC_X12_Y1_N8; Fanout = 2; REG Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 39.56 % ) " "Info: Total cell delay = 0.591 ns ( 39.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.903 ns ( 60.44 % ) " "Info: Total interconnect delay = 0.903 ns ( 60.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.494 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} } { 0.000ns 0.903ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination RS 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"RS\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source RS 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"RS\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RS destination 6.213 ns + Longest register " "Info: + Longest clock path from clock \"RS\" to destination register is 6.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RS 1 CLK PIN_107 36 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_107; Fanout = 36; CLK Node = 'RS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -976 -904 -736 -960 "RS" "" } { -1648 528 648 -1632 "RS" "" } { -968 192 256 -952 "RS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.163 ns) + CELL(0.918 ns) 6.213 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\] 2 REG LC_X12_Y1_N8 2 " "Info: 2: + IC(4.163 ns) + CELL(0.918 ns) = 6.213 ns; Loc. = LC_X12_Y1_N8; Fanout = 2; REG Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.081 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 33.00 % ) " "Info: Total cell delay = 2.050 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.163 ns ( 67.00 % ) " "Info: Total interconnect delay = 4.163 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RS source 6.213 ns - Shortest register " "Info: - Shortest clock path from clock \"RS\" to source register is 6.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RS 1 CLK PIN_107 36 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_107; Fanout = 36; CLK Node = 'RS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -976 -904 -736 -960 "RS" "" } { -1648 528 648 -1632 "RS" "" } { -968 192 256 -952 "RS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.163 ns) + CELL(0.918 ns) 6.213 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\] 2 REG LC_X12_Y1_N8 2 " "Info: 2: + IC(4.163 ns) + CELL(0.918 ns) = 6.213 ns; Loc. = LC_X12_Y1_N8; Fanout = 2; REG Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.081 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 33.00 % ) " "Info: Total cell delay = 2.050 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.163 ns ( 67.00 % ) " "Info: Total interconnect delay = 4.163 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.494 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} } { 0.000ns 0.903ns } { 0.000ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|IN_DATA_A\[7\] ADC_DATA_A\[7\] IN_CLK 4.232 ns register " "Info: tsu for register \"MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|IN_DATA_A\[7\]\" (data pin = \"ADC_DATA_A\[7\]\", clock pin = \"IN_CLK\") is 4.232 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.580 ns + Longest pin register " "Info: + Longest pin to register delay is 7.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ADC_DATA_A\[7\] 1 PIN PIN_118 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_118; Fanout = 1; PIN Node = 'ADC_DATA_A\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_DATA_A[7] } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1648 -944 -776 -1632 "ADC_DATA_A\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.644 ns) + CELL(0.804 ns) 7.580 ns MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|IN_DATA_A\[7\] 2 REG LC_X2_Y6_N4 6 " "Info: 2: + IC(5.644 ns) + CELL(0.804 ns) = 7.580 ns; Loc. = LC_X2_Y6_N4; Fanout = 6; REG Node = 'MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|IN_DATA_A\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.448 ns" { ADC_DATA_A[7] MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 25.54 % ) " "Info: Total cell delay = 1.936 ns ( 25.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.644 ns ( 74.46 % ) " "Info: Total interconnect delay = 5.644 ns ( 74.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { ADC_DATA_A[7] MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.580 ns" { ADC_DATA_A[7] {} ADC_DATA_A[7]~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] {} } { 0.000ns 0.000ns 5.644ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|IN_DATA_A\[7\] 2 REG LC_X2_Y6_N4 6 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X2_Y6_N4; Fanout = 6; REG Node = 'MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|IN_DATA_A\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { ADC_DATA_A[7] MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.580 ns" { ADC_DATA_A[7] {} ADC_DATA_A[7]~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] {} } { 0.000ns 0.000ns 5.644ns } { 0.000ns 1.132ns 0.804ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "IN_CLK SRAM_ADRES\[12\] lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[12\] 12.231 ns register " "Info: tco from clock \"IN_CLK\" to destination pin \"SRAM_ADRES\[12\]\" through register \"lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[12\]\" is 12.231 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"IN_CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[12\] 2 REG LC_X10_Y3_N2 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y3_N2; Fanout = 1; REG Node = 'lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.174 ns + Longest register pin " "Info: + Longest register to pin delay is 8.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[12\] 1 REG LC_X10_Y3_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y3_N2; Fanout = 1; REG Node = 'lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.852 ns) + CELL(2.322 ns) 8.174 ns SRAM_ADRES\[12\] 2 PIN PIN_39 0 " "Info: 2: + IC(5.852 ns) + CELL(2.322 ns) = 8.174 ns; Loc. = PIN_39; Fanout = 0; PIN Node = 'SRAM_ADRES\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.174 ns" { lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] SRAM_ADRES[12] } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1112 776 952 -1096 "SRAM_ADRES\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 28.41 % ) " "Info: Total cell delay = 2.322 ns ( 28.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.852 ns ( 71.59 % ) " "Info: Total interconnect delay = 5.852 ns ( 71.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.174 ns" { lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] SRAM_ADRES[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.174 ns" { lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] {} SRAM_ADRES[12] {} } { 0.000ns 5.852ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.174 ns" { lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] SRAM_ADRES[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.174 ns" { lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] {} SRAM_ADRES[12] {} } { 0.000ns 5.852ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RS MCU_DATA\[0\] 18.731 ns Longest " "Info: Longest tpd from source pin \"RS\" to destination pin \"MCU_DATA\[0\]\" is 18.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RS 1 CLK PIN_107 36 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_107; Fanout = 36; CLK Node = 'RS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -976 -904 -736 -960 "RS" "" } { -1648 528 648 -1632 "RS" "" } { -968 192 256 -952 "RS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.036 ns) + CELL(0.511 ns) 7.679 ns Registers:inst\|Mux7~9 2 COMB LC_X10_Y3_N1 1 " "Info: 2: + IC(6.036 ns) + CELL(0.511 ns) = 7.679 ns; Loc. = LC_X10_Y3_N1; Fanout = 1; COMB Node = 'Registers:inst\|Mux7~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.547 ns" { RS Registers:inst|Mux7~9 } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.479 ns) + CELL(0.740 ns) 10.898 ns Registers:inst\|Mux7~11 3 COMB LC_X12_Y5_N0 1 " "Info: 3: + IC(2.479 ns) + CELL(0.740 ns) = 10.898 ns; Loc. = LC_X12_Y5_N0; Fanout = 1; COMB Node = 'Registers:inst\|Mux7~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.219 ns" { Registers:inst|Mux7~9 Registers:inst|Mux7~11 } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.914 ns) 13.508 ns Registers:inst\|Mux7~12 4 COMB LC_X12_Y6_N8 1 " "Info: 4: + IC(1.696 ns) + CELL(0.914 ns) = 13.508 ns; Loc. = LC_X12_Y6_N8; Fanout = 1; COMB Node = 'Registers:inst\|Mux7~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { Registers:inst|Mux7~11 Registers:inst|Mux7~12 } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 14.013 ns Registers:inst\|Mux7~13 5 COMB LC_X12_Y6_N9 1 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 14.013 ns; Loc. = LC_X12_Y6_N9; Fanout = 1; COMB Node = 'Registers:inst\|Mux7~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Registers:inst|Mux7~12 Registers:inst|Mux7~13 } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.396 ns) + CELL(2.322 ns) 18.731 ns MCU_DATA\[0\] 6 PIN PIN_101 0 " "Info: 6: + IC(2.396 ns) + CELL(2.322 ns) = 18.731 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'MCU_DATA\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { Registers:inst|Mux7~13 MCU_DATA[0] } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1488 720 896 -1472 "MCU_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.819 ns ( 31.07 % ) " "Info: Total cell delay = 5.819 ns ( 31.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.912 ns ( 68.93 % ) " "Info: Total interconnect delay = 12.912 ns ( 68.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.731 ns" { RS Registers:inst|Mux7~9 Registers:inst|Mux7~11 Registers:inst|Mux7~12 Registers:inst|Mux7~13 MCU_DATA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.731 ns" { RS {} RS~combout {} Registers:inst|Mux7~9 {} Registers:inst|Mux7~11 {} Registers:inst|Mux7~12 {} Registers:inst|Mux7~13 {} MCU_DATA[0] {} } { 0.000ns 0.000ns 6.036ns 2.479ns 1.696ns 0.305ns 2.396ns } { 0.000ns 1.132ns 0.511ns 0.740ns 0.914ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MIN_MAX_RLE:inst65\|la_data\[5\] LA_DATA_IN\[5\] IN_CLK -0.774 ns register " "Info: th for register \"MIN_MAX_RLE:inst65\|la_data\[5\]\" (data pin = \"LA_DATA_IN\[5\]\", clock pin = \"IN_CLK\") is -0.774 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns + Longest register " "Info: + Longest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns MIN_MAX_RLE:inst65\|la_data\[5\] 2 REG LC_X1_Y5_N8 2 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X1_Y5_N8; Fanout = 2; REG Node = 'MIN_MAX_RLE:inst65\|la_data\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK MIN_MAX_RLE:inst65|la_data[5] } "NODE_NAME" } } { "MIN_MAX_RLE.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX_RLE.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|la_data[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|la_data[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "MIN_MAX_RLE.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX_RLE.v" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.676 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns LA_DATA_IN\[5\] 1 PIN PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 1; PIN Node = 'LA_DATA_IN\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LA_DATA_IN[5] } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1864 -944 -776 -1848 "LA_DATA_IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.922 ns) + CELL(0.591 ns) 4.676 ns MIN_MAX_RLE:inst65\|la_data\[5\] 2 REG LC_X1_Y5_N8 2 " "Info: 2: + IC(2.922 ns) + CELL(0.591 ns) = 4.676 ns; Loc. = LC_X1_Y5_N8; Fanout = 2; REG Node = 'MIN_MAX_RLE:inst65\|la_data\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.513 ns" { LA_DATA_IN[5] MIN_MAX_RLE:inst65|la_data[5] } "NODE_NAME" } } { "MIN_MAX_RLE.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX_RLE.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.754 ns ( 37.51 % ) " "Info: Total cell delay = 1.754 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.922 ns ( 62.49 % ) " "Info: Total interconnect delay = 2.922 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.676 ns" { LA_DATA_IN[5] MIN_MAX_RLE:inst65|la_data[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.676 ns" { LA_DATA_IN[5] {} LA_DATA_IN[5]~combout {} MIN_MAX_RLE:inst65|la_data[5] {} } { 0.000ns 0.000ns 2.922ns } { 0.000ns 1.163ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|la_data[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|la_data[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.676 ns" { LA_DATA_IN[5] MIN_MAX_RLE:inst65|la_data[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.676 ns" { LA_DATA_IN[5] {} LA_DATA_IN[5]~combout {} MIN_MAX_RLE:inst65|la_data[5] {} } { 0.000ns 0.000ns 2.922ns } { 0.000ns 1.163ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IN_CLK register inst37 register lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[10\] 3.816 ns " "Info: Slack time is 3.816 ns for clock \"IN_CLK\" between source register \"inst37\" and destination register \"lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[10\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "11.296 ns - " "Info: - Data arrival time is 11.296 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IN_CLK 11.764 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IN_CLK\" is 11.764 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"IN_CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns inst37 2 REG LC_X12_Y2_N0 61 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y2_N0; Fanout = 61; REG Node = 'inst37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK inst37 } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1008 480 560 -944 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK inst37 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1008 480 560 -944 "inst37" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.239 ns + Longest register register " "Info: + Longest register to register delay is 7.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst37 1 REG LC_X12_Y2_N0 61 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y2_N0; Fanout = 61; REG Node = 'inst37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst37 } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1008 480 560 -944 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.011 ns) + CELL(2.228 ns) 7.239 ns lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[10\] 2 REG LC_X12_Y4_N4 1 " "Info: 2: + IC(5.011 ns) + CELL(2.228 ns) = 7.239 ns; Loc. = LC_X12_Y4_N4; Fanout = 1; REG Node = 'lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.239 ns" { inst37 lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.228 ns ( 30.78 % ) " "Info: Total cell delay = 2.228 ns ( 30.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.011 ns ( 69.22 % ) " "Info: Total interconnect delay = 5.011 ns ( 69.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.239 ns" { inst37 lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.239 ns" { inst37 lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK inst37 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "15.112 ns + " "Info: + Data required time is 15.112 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 11.764 ns " "Info: + Latch edge is 11.764 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IN_CLK 11.764 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IN_CLK\" is 11.764 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[10\] 2 REG LC_X12_Y4_N4 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y4_N4; Fanout = 1; REG Node = 'lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.239 ns" { inst37 lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK inst37 } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IN_CLK register inst37 register lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\] 7.341 ns " "Info: Minimum slack time is 7.341 ns for clock \"IN_CLK\" between source register \"inst37\" and destination register \"lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "11.243 ns + " "Info: + Data arrival time is 11.243 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IN_CLK 11.764 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IN_CLK\" is 11.764 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK source 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"IN_CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns inst37 2 REG LC_X12_Y2_N0 61 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y2_N0; Fanout = 61; REG Node = 'inst37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK inst37 } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1008 480 560 -944 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK inst37 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1008 480 560 -944 "inst37" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.186 ns + Shortest register register " "Info: + Shortest register to register delay is 7.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst37 1 REG LC_X12_Y2_N0 61 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y2_N0; Fanout = 61; REG Node = 'inst37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst37 } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1008 480 560 -944 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.958 ns) + CELL(2.228 ns) 7.186 ns lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\] 2 REG LC_X10_Y1_N5 1 " "Info: 2: + IC(4.958 ns) + CELL(2.228 ns) = 7.186 ns; Loc. = LC_X10_Y1_N5; Fanout = 1; REG Node = 'lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.186 ns" { inst37 lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.228 ns ( 31.00 % ) " "Info: Total cell delay = 2.228 ns ( 31.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.958 ns ( 69.00 % ) " "Info: Total interconnect delay = 4.958 ns ( 69.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.186 ns" { inst37 lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.186 ns" { inst37 lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK inst37 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "3.902 ns - " "Info: - Data required time is 3.902 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IN_CLK 11.764 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IN_CLK\" is 11.764 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns + Longest register " "Info: + Longest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\] 2 REG LC_X10_Y1_N5 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y1_N5; Fanout = 1; REG Node = 'lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.186 ns" { inst37 lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK inst37 } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 03:37:52 2015 " "Info: Processing ended: Tue Apr 14 03:37:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Info: Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
