Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Tue Jul 31 15:52:51 2018
| Host         : surya-HP-Pavilion-Power-Laptop-15-cb0xx running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file .//fpga/mkfpu_divider_pipe64/syn_timing.txt
| Design       : mkfpu_divider_pipe64
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 142 input ports with no input delay specified. (HIGH)

EN__start
RST_N
_start_flags[0]
_start_flags[1]
_start_flags[2]
_start_flags[3]
_start_flags[4]
_start_flags[5]
_start_flags[6]
_start_flags[7]
_start_flags[8]
_start_flags[9]
_start_lv_exponent1[0]
_start_lv_exponent1[10]
_start_lv_exponent1[1]
_start_lv_exponent1[2]
_start_lv_exponent1[3]
_start_lv_exponent1[4]
_start_lv_exponent1[5]
_start_lv_exponent1[6]
_start_lv_exponent1[7]
_start_lv_exponent1[8]
_start_lv_exponent1[9]
_start_lv_exponent2[0]
_start_lv_exponent2[10]
_start_lv_exponent2[1]
_start_lv_exponent2[2]
_start_lv_exponent2[3]
_start_lv_exponent2[4]
_start_lv_exponent2[5]
_start_lv_exponent2[6]
_start_lv_exponent2[7]
_start_lv_exponent2[8]
_start_lv_exponent2[9]
_start_lv_mantissa1[0]
_start_lv_mantissa1[10]
_start_lv_mantissa1[11]
_start_lv_mantissa1[12]
_start_lv_mantissa1[13]
_start_lv_mantissa1[14]
_start_lv_mantissa1[15]
_start_lv_mantissa1[16]
_start_lv_mantissa1[17]
_start_lv_mantissa1[18]
_start_lv_mantissa1[19]
_start_lv_mantissa1[1]
_start_lv_mantissa1[20]
_start_lv_mantissa1[21]
_start_lv_mantissa1[22]
_start_lv_mantissa1[23]
_start_lv_mantissa1[24]
_start_lv_mantissa1[25]
_start_lv_mantissa1[26]
_start_lv_mantissa1[27]
_start_lv_mantissa1[28]
_start_lv_mantissa1[29]
_start_lv_mantissa1[2]
_start_lv_mantissa1[30]
_start_lv_mantissa1[31]
_start_lv_mantissa1[32]
_start_lv_mantissa1[33]
_start_lv_mantissa1[34]
_start_lv_mantissa1[35]
_start_lv_mantissa1[36]
_start_lv_mantissa1[37]
_start_lv_mantissa1[38]
_start_lv_mantissa1[39]
_start_lv_mantissa1[3]
_start_lv_mantissa1[40]
_start_lv_mantissa1[41]
_start_lv_mantissa1[42]
_start_lv_mantissa1[43]
_start_lv_mantissa1[44]
_start_lv_mantissa1[45]
_start_lv_mantissa1[46]
_start_lv_mantissa1[47]
_start_lv_mantissa1[48]
_start_lv_mantissa1[49]
_start_lv_mantissa1[4]
_start_lv_mantissa1[50]
_start_lv_mantissa1[51]
_start_lv_mantissa1[5]
_start_lv_mantissa1[6]
_start_lv_mantissa1[7]
_start_lv_mantissa1[8]
_start_lv_mantissa1[9]
_start_lv_mantissa2[0]
_start_lv_mantissa2[10]
_start_lv_mantissa2[11]
_start_lv_mantissa2[12]
_start_lv_mantissa2[13]
_start_lv_mantissa2[14]
_start_lv_mantissa2[15]
_start_lv_mantissa2[16]
_start_lv_mantissa2[17]
_start_lv_mantissa2[18]
_start_lv_mantissa2[19]
_start_lv_mantissa2[1]
_start_lv_mantissa2[20]
_start_lv_mantissa2[21]
_start_lv_mantissa2[22]
_start_lv_mantissa2[23]
_start_lv_mantissa2[24]
_start_lv_mantissa2[25]
_start_lv_mantissa2[26]
_start_lv_mantissa2[27]
_start_lv_mantissa2[28]
_start_lv_mantissa2[29]
_start_lv_mantissa2[2]
_start_lv_mantissa2[30]
_start_lv_mantissa2[31]
_start_lv_mantissa2[32]
_start_lv_mantissa2[33]
_start_lv_mantissa2[34]
_start_lv_mantissa2[35]
_start_lv_mantissa2[36]
_start_lv_mantissa2[37]
_start_lv_mantissa2[38]
_start_lv_mantissa2[39]
_start_lv_mantissa2[3]
_start_lv_mantissa2[40]
_start_lv_mantissa2[41]
_start_lv_mantissa2[42]
_start_lv_mantissa2[43]
_start_lv_mantissa2[44]
_start_lv_mantissa2[45]
_start_lv_mantissa2[46]
_start_lv_mantissa2[47]
_start_lv_mantissa2[48]
_start_lv_mantissa2[49]
_start_lv_mantissa2[4]
_start_lv_mantissa2[50]
_start_lv_mantissa2[51]
_start_lv_mantissa2[5]
_start_lv_mantissa2[6]
_start_lv_mantissa2[7]
_start_lv_mantissa2[8]
_start_lv_mantissa2[9]
_start_lv_sign
_start_rounding_mode[0]
_start_rounding_mode[1]
_start_rounding_mode[2]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 71 ports with no output delay specified. (HIGH)

RDY__start
RDY_final_result_
final_result_[0]
final_result_[10]
final_result_[11]
final_result_[12]
final_result_[13]
final_result_[14]
final_result_[15]
final_result_[16]
final_result_[17]
final_result_[18]
final_result_[19]
final_result_[1]
final_result_[20]
final_result_[21]
final_result_[22]
final_result_[23]
final_result_[24]
final_result_[25]
final_result_[26]
final_result_[27]
final_result_[28]
final_result_[29]
final_result_[2]
final_result_[30]
final_result_[31]
final_result_[32]
final_result_[33]
final_result_[34]
final_result_[35]
final_result_[36]
final_result_[37]
final_result_[38]
final_result_[39]
final_result_[3]
final_result_[40]
final_result_[41]
final_result_[42]
final_result_[43]
final_result_[44]
final_result_[45]
final_result_[46]
final_result_[47]
final_result_[48]
final_result_[49]
final_result_[4]
final_result_[50]
final_result_[51]
final_result_[52]
final_result_[53]
final_result_[54]
final_result_[55]
final_result_[56]
final_result_[57]
final_result_[58]
final_result_[59]
final_result_[5]
final_result_[60]
final_result_[61]
final_result_[62]
final_result_[63]
final_result_[64]
final_result_[65]
final_result_[66]
final_result_[67]
final_result_[68]
final_result_[6]
final_result_[7]
final_result_[8]
final_result_[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.299     -710.956                    249                 1312        0.160        0.000                      0                 1312        4.500        0.000                       0                   906  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                -6.299     -710.956                    249                 1312        0.160        0.000                      0                 1312        4.500        0.000                       0                   906  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :          249  Failing Endpoints,  Worst Slack       -6.299ns,  Total Violation     -710.955ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.299ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data0_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.163ns  (logic 7.723ns (47.782%)  route 8.440ns (52.218%))
  Logic Levels:           34  (CARRY4=20 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[3]/Q
                         net (fo=15, unplaced)        0.816     3.748    uut_int_div_rg_state[3]
                                                                      f  uut_ff_stage1_i_256/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.043 f  uut_ff_stage1_i_256/O
                         net (fo=11, unplaced)        0.495     4.538    uut_ff_stage1_i_256_n_0
                                                                      f  uut_ff_stage1_i_116/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.662 r  uut_ff_stage1_i_116/O
                         net (fo=510, unplaced)       0.589     5.251    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.375 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.856    p_0_in11_in[118]
                                                                      r  uut_ff_stage3_i_1135/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.376 r  uut_ff_stage3_i_1135/CO[3]
                         net (fo=1, unplaced)         0.000     6.376    uut_ff_stage3_i_1135_n_0
                                                                      r  uut_ff_stage3_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.493 r  uut_ff_stage3_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000     6.493    uut_ff_stage3_i_1129_n_0
                                                                      r  uut_ff_stage3_i_1123/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.610 r  uut_ff_stage3_i_1123/CO[3]
                         net (fo=1, unplaced)         0.000     6.610    uut_ff_stage3_i_1123_n_0
                                                                      r  uut_ff_stage3_i_1117/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.727 r  uut_ff_stage3_i_1117/CO[3]
                         net (fo=1, unplaced)         0.000     6.727    uut_ff_stage3_i_1117_n_0
                                                                      r  uut_ff_stage3_i_1111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.844 r  uut_ff_stage3_i_1111/CO[3]
                         net (fo=1, unplaced)         0.000     6.844    uut_ff_stage3_i_1111_n_0
                                                                      r  uut_ff_stage3_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.961 r  uut_ff_stage3_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000     6.961    uut_ff_stage3_i_1105_n_0
                                                                      r  uut_ff_stage3_i_1099/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  uut_ff_stage3_i_1099/CO[3]
                         net (fo=1, unplaced)         0.000     7.078    uut_ff_stage3_i_1099_n_0
                                                                      r  uut_ff_stage3_i_1093/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  uut_ff_stage3_i_1093/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    uut_ff_stage3_i_1093_n_0
                                                                      r  uut_ff_stage3_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  uut_ff_stage3_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    uut_ff_stage3_i_1087_n_0
                                                                      r  uut_ff_stage3_i_1081/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  uut_ff_stage3_i_1081/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    uut_ff_stage3_i_1081_n_0
                                                                      r  uut_ff_stage3_i_1075/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  uut_ff_stage3_i_1075/CO[3]
                         net (fo=1, unplaced)         0.000     7.546    uut_ff_stage3_i_1075_n_0
                                                                      r  uut_ff_stage3_i_1069/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  uut_ff_stage3_i_1069/CO[3]
                         net (fo=1, unplaced)         0.000     7.663    uut_ff_stage3_i_1069_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.000 r  uut_int_div_rg_inter_stage_reg[1]_i_6/O[1]
                         net (fo=4, unplaced)         0.635     8.635    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_ff_stage3_i_517/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.941 r  uut_ff_stage3_i_517/O
                         net (fo=2, unplaced)         0.486     9.427    p_1_in[110]
                                                                      r  uut_ff_stage3_i_256/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.831 r  uut_ff_stage3_i_256/CO[3]
                         net (fo=1, unplaced)         0.000     9.831    uut_ff_stage3_i_256_n_0
                                                                      r  uut_ff_stage3_i_251/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.168 f  uut_ff_stage3_i_251/O[1]
                         net (fo=6, unplaced)         0.643    10.811    p_2_in__0[112]
                                                                      f  uut_ff_stage3_i_1052/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    11.117 f  uut_ff_stage3_i_1052/O
                         net (fo=18, unplaced)        0.506    11.623    uut_ff_stage3_i_1052_n_0
                                                                      f  uut_ff_stage3_i_1600/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.747 f  uut_ff_stage3_i_1600/O
                         net (fo=1, unplaced)         0.449    12.196    uut_ff_stage3_i_1600_n_0
                                                                      f  uut_ff_stage3_i_1315/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.320 f  uut_ff_stage3_i_1315/O
                         net (fo=1, unplaced)         0.449    12.769    uut_ff_stage3_i_1315_n_0
                                                                      f  uut_ff_stage3_i_968/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.893 f  uut_ff_stage3_i_968/O
                         net (fo=1, unplaced)         0.449    13.342    uut_ff_stage3_i_968_n_0
                                                                      f  uut_ff_stage3_i_420/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  uut_ff_stage3_i_420/O
                         net (fo=59, unplaced)        0.535    14.001    uut_ff_stage3_i_420_n_0
                                                                      f  uut_ff_stage3_i_1146/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    14.117 r  uut_ff_stage3_i_1146/O
                         net (fo=1, unplaced)         0.000    14.117    uut_ff_stage3_i_1146_n_0
                                                                      r  uut_ff_stage3_i_832/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.693 r  uut_ff_stage3_i_832/CO[3]
                         net (fo=1, unplaced)         0.000    14.693    uut_ff_stage3_i_832_n_0
                                                                      r  uut_ff_stage3_i_296/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.945 r  uut_ff_stage3_i_296/CO[2]
                         net (fo=79, unplaced)        0.546    15.491    INV_1_MINUS_uut_ff_stage2_first__19_BITS_21_TO_ETC___d243
                                                                      r  uut_ff_stage3_i_1172/I1
                         LUT5 (Prop_lut5_I1_O)        0.310    15.801 r  uut_ff_stage3_i_1172/O
                         net (fo=1, unplaced)         0.000    15.801    uut_ff_stage3_i_1172_n_0
                                                                      r  uut_ff_stage3_i_841/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.334 r  uut_ff_stage3_i_841/CO[3]
                         net (fo=1, unplaced)         0.000    16.334    uut_ff_stage3_i_841_n_0
                                                                      r  uut_ff_stage3_i_839/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.451 r  uut_ff_stage3_i_839/CO[3]
                         net (fo=1, unplaced)         0.000    16.451    uut_ff_stage3_i_839_n_0
                                                                      r  uut_ff_stage3_i_837/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.707 r  uut_ff_stage3_i_837/O[2]
                         net (fo=1, unplaced)         0.452    17.159    _theResult___snd_fst__h17693[10]
                                                                      r  uut_ff_stage3_i_297/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    17.460 f  uut_ff_stage3_i_297/O
                         net (fo=1, unplaced)         0.449    17.909    uut_ff_stage3_i_297_n_0
                                                                      f  uut_ff_stage3_i_114/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    18.033 r  uut_ff_stage3_i_114/O
                         net (fo=2, unplaced)         0.460    18.493    uut_ff_stage3/D_IN[23]
                                                                      r  uut_ff_stage3/data0_reg[23]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    18.617 r  uut_ff_stage3/data0_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000    18.617    uut_ff_stage3/data0_reg[23]_i_1_n_0
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[23]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data0_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.617    
  -------------------------------------------------------------------
                         slack                                 -6.299    

Slack (VIOLATED) :        -6.259ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data0_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.123ns  (logic 7.687ns (47.677%)  route 8.436ns (52.323%))
  Logic Levels:           33  (CARRY4=19 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[3]/Q
                         net (fo=15, unplaced)        0.816     3.748    uut_int_div_rg_state[3]
                                                                      f  uut_ff_stage1_i_256/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.043 f  uut_ff_stage1_i_256/O
                         net (fo=11, unplaced)        0.495     4.538    uut_ff_stage1_i_256_n_0
                                                                      f  uut_ff_stage1_i_116/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.662 r  uut_ff_stage1_i_116/O
                         net (fo=510, unplaced)       0.589     5.251    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.375 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.856    p_0_in11_in[118]
                                                                      r  uut_ff_stage3_i_1135/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.376 r  uut_ff_stage3_i_1135/CO[3]
                         net (fo=1, unplaced)         0.000     6.376    uut_ff_stage3_i_1135_n_0
                                                                      r  uut_ff_stage3_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.493 r  uut_ff_stage3_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000     6.493    uut_ff_stage3_i_1129_n_0
                                                                      r  uut_ff_stage3_i_1123/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.610 r  uut_ff_stage3_i_1123/CO[3]
                         net (fo=1, unplaced)         0.000     6.610    uut_ff_stage3_i_1123_n_0
                                                                      r  uut_ff_stage3_i_1117/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.727 r  uut_ff_stage3_i_1117/CO[3]
                         net (fo=1, unplaced)         0.000     6.727    uut_ff_stage3_i_1117_n_0
                                                                      r  uut_ff_stage3_i_1111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.844 r  uut_ff_stage3_i_1111/CO[3]
                         net (fo=1, unplaced)         0.000     6.844    uut_ff_stage3_i_1111_n_0
                                                                      r  uut_ff_stage3_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.961 r  uut_ff_stage3_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000     6.961    uut_ff_stage3_i_1105_n_0
                                                                      r  uut_ff_stage3_i_1099/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  uut_ff_stage3_i_1099/CO[3]
                         net (fo=1, unplaced)         0.000     7.078    uut_ff_stage3_i_1099_n_0
                                                                      r  uut_ff_stage3_i_1093/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  uut_ff_stage3_i_1093/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    uut_ff_stage3_i_1093_n_0
                                                                      r  uut_ff_stage3_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  uut_ff_stage3_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    uut_ff_stage3_i_1087_n_0
                                                                      r  uut_ff_stage3_i_1081/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  uut_ff_stage3_i_1081/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    uut_ff_stage3_i_1081_n_0
                                                                      r  uut_ff_stage3_i_1075/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  uut_ff_stage3_i_1075/CO[3]
                         net (fo=1, unplaced)         0.000     7.546    uut_ff_stage3_i_1075_n_0
                                                                      r  uut_ff_stage3_i_1069/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  uut_ff_stage3_i_1069/CO[3]
                         net (fo=1, unplaced)         0.000     7.663    uut_ff_stage3_i_1069_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.000 r  uut_int_div_rg_inter_stage_reg[1]_i_6/O[1]
                         net (fo=4, unplaced)         0.635     8.635    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_ff_stage3_i_517/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.941 r  uut_ff_stage3_i_517/O
                         net (fo=2, unplaced)         0.486     9.427    p_1_in[110]
                                                                      r  uut_ff_stage3_i_256/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.831 r  uut_ff_stage3_i_256/CO[3]
                         net (fo=1, unplaced)         0.000     9.831    uut_ff_stage3_i_256_n_0
                                                                      r  uut_ff_stage3_i_251/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.168 f  uut_ff_stage3_i_251/O[1]
                         net (fo=6, unplaced)         0.643    10.811    p_2_in__0[112]
                                                                      f  uut_ff_stage3_i_1052/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    11.117 f  uut_ff_stage3_i_1052/O
                         net (fo=18, unplaced)        0.506    11.623    uut_ff_stage3_i_1052_n_0
                                                                      f  uut_ff_stage3_i_1600/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.747 f  uut_ff_stage3_i_1600/O
                         net (fo=1, unplaced)         0.449    12.196    uut_ff_stage3_i_1600_n_0
                                                                      f  uut_ff_stage3_i_1315/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.320 f  uut_ff_stage3_i_1315/O
                         net (fo=1, unplaced)         0.449    12.769    uut_ff_stage3_i_1315_n_0
                                                                      f  uut_ff_stage3_i_968/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.893 f  uut_ff_stage3_i_968/O
                         net (fo=1, unplaced)         0.449    13.342    uut_ff_stage3_i_968_n_0
                                                                      f  uut_ff_stage3_i_420/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  uut_ff_stage3_i_420/O
                         net (fo=59, unplaced)        0.535    14.001    uut_ff_stage3_i_420_n_0
                                                                      f  uut_ff_stage3_i_1146/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    14.117 r  uut_ff_stage3_i_1146/O
                         net (fo=1, unplaced)         0.000    14.117    uut_ff_stage3_i_1146_n_0
                                                                      r  uut_ff_stage3_i_832/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.693 r  uut_ff_stage3_i_832/CO[3]
                         net (fo=1, unplaced)         0.000    14.693    uut_ff_stage3_i_832_n_0
                                                                      r  uut_ff_stage3_i_296/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.945 r  uut_ff_stage3_i_296/CO[2]
                         net (fo=79, unplaced)        0.546    15.491    INV_1_MINUS_uut_ff_stage2_first__19_BITS_21_TO_ETC___d243
                                                                      r  uut_ff_stage3_i_1172/I1
                         LUT5 (Prop_lut5_I1_O)        0.310    15.801 r  uut_ff_stage3_i_1172/O
                         net (fo=1, unplaced)         0.000    15.801    uut_ff_stage3_i_1172_n_0
                                                                      r  uut_ff_stage3_i_841/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.334 r  uut_ff_stage3_i_841/CO[3]
                         net (fo=1, unplaced)         0.000    16.334    uut_ff_stage3_i_841_n_0
                                                                      r  uut_ff_stage3_i_839/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.665 r  uut_ff_stage3_i_839/O[3]
                         net (fo=1, unplaced)         0.448    17.113    _theResult___snd_fst__h17693[7]
                                                                      r  uut_ff_stage3_i_300/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    17.420 f  uut_ff_stage3_i_300/O
                         net (fo=1, unplaced)         0.449    17.869    uut_ff_stage3_i_300_n_0
                                                                      f  uut_ff_stage3_i_117/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    17.993 r  uut_ff_stage3_i_117/O
                         net (fo=2, unplaced)         0.460    18.453    uut_ff_stage3/D_IN[20]
                                                                      r  uut_ff_stage3/data0_reg[20]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    18.577 r  uut_ff_stage3/data0_reg[20]_i_1/O
                         net (fo=1, unplaced)         0.000    18.577    uut_ff_stage3/data0_reg[20]_i_1_n_0
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[20]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data0_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.577    
  -------------------------------------------------------------------
                         slack                                 -6.259    

Slack (VIOLATED) :        -6.245ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data0_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.109ns  (logic 7.809ns (48.476%)  route 8.300ns (51.524%))
  Logic Levels:           34  (CARRY4=20 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[3]/Q
                         net (fo=15, unplaced)        0.816     3.748    uut_int_div_rg_state[3]
                                                                      f  uut_ff_stage1_i_256/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.043 f  uut_ff_stage1_i_256/O
                         net (fo=11, unplaced)        0.495     4.538    uut_ff_stage1_i_256_n_0
                                                                      f  uut_ff_stage1_i_116/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.662 r  uut_ff_stage1_i_116/O
                         net (fo=510, unplaced)       0.589     5.251    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.375 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.856    p_0_in11_in[118]
                                                                      r  uut_ff_stage3_i_1135/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.376 r  uut_ff_stage3_i_1135/CO[3]
                         net (fo=1, unplaced)         0.000     6.376    uut_ff_stage3_i_1135_n_0
                                                                      r  uut_ff_stage3_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.493 r  uut_ff_stage3_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000     6.493    uut_ff_stage3_i_1129_n_0
                                                                      r  uut_ff_stage3_i_1123/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.610 r  uut_ff_stage3_i_1123/CO[3]
                         net (fo=1, unplaced)         0.000     6.610    uut_ff_stage3_i_1123_n_0
                                                                      r  uut_ff_stage3_i_1117/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.727 r  uut_ff_stage3_i_1117/CO[3]
                         net (fo=1, unplaced)         0.000     6.727    uut_ff_stage3_i_1117_n_0
                                                                      r  uut_ff_stage3_i_1111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.844 r  uut_ff_stage3_i_1111/CO[3]
                         net (fo=1, unplaced)         0.000     6.844    uut_ff_stage3_i_1111_n_0
                                                                      r  uut_ff_stage3_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.961 r  uut_ff_stage3_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000     6.961    uut_ff_stage3_i_1105_n_0
                                                                      r  uut_ff_stage3_i_1099/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  uut_ff_stage3_i_1099/CO[3]
                         net (fo=1, unplaced)         0.000     7.078    uut_ff_stage3_i_1099_n_0
                                                                      r  uut_ff_stage3_i_1093/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  uut_ff_stage3_i_1093/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    uut_ff_stage3_i_1093_n_0
                                                                      r  uut_ff_stage3_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  uut_ff_stage3_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    uut_ff_stage3_i_1087_n_0
                                                                      r  uut_ff_stage3_i_1081/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  uut_ff_stage3_i_1081/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    uut_ff_stage3_i_1081_n_0
                                                                      r  uut_ff_stage3_i_1075/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  uut_ff_stage3_i_1075/CO[3]
                         net (fo=1, unplaced)         0.000     7.546    uut_ff_stage3_i_1075_n_0
                                                                      r  uut_ff_stage3_i_1069/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  uut_ff_stage3_i_1069/CO[3]
                         net (fo=1, unplaced)         0.000     7.663    uut_ff_stage3_i_1069_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.000 r  uut_int_div_rg_inter_stage_reg[1]_i_6/O[1]
                         net (fo=4, unplaced)         0.635     8.635    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_ff_stage3_i_517/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.941 r  uut_ff_stage3_i_517/O
                         net (fo=2, unplaced)         0.486     9.427    p_1_in[110]
                                                                      r  uut_ff_stage3_i_256/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.831 r  uut_ff_stage3_i_256/CO[3]
                         net (fo=1, unplaced)         0.000     9.831    uut_ff_stage3_i_256_n_0
                                                                      r  uut_ff_stage3_i_251/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.168 f  uut_ff_stage3_i_251/O[1]
                         net (fo=6, unplaced)         0.643    10.811    p_2_in__0[112]
                                                                      f  uut_ff_stage3_i_1052/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    11.117 f  uut_ff_stage3_i_1052/O
                         net (fo=18, unplaced)        0.506    11.623    uut_ff_stage3_i_1052_n_0
                                                                      f  uut_ff_stage3_i_1600/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.747 f  uut_ff_stage3_i_1600/O
                         net (fo=1, unplaced)         0.449    12.196    uut_ff_stage3_i_1600_n_0
                                                                      f  uut_ff_stage3_i_1315/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.320 f  uut_ff_stage3_i_1315/O
                         net (fo=1, unplaced)         0.449    12.769    uut_ff_stage3_i_1315_n_0
                                                                      f  uut_ff_stage3_i_968/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.893 f  uut_ff_stage3_i_968/O
                         net (fo=1, unplaced)         0.449    13.342    uut_ff_stage3_i_968_n_0
                                                                      f  uut_ff_stage3_i_420/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  uut_ff_stage3_i_420/O
                         net (fo=59, unplaced)        0.535    14.001    uut_ff_stage3_i_420_n_0
                                                                      f  uut_ff_stage3_i_1146/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    14.117 r  uut_ff_stage3_i_1146/O
                         net (fo=1, unplaced)         0.000    14.117    uut_ff_stage3_i_1146_n_0
                                                                      r  uut_ff_stage3_i_832/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.693 r  uut_ff_stage3_i_832/CO[3]
                         net (fo=1, unplaced)         0.000    14.693    uut_ff_stage3_i_832_n_0
                                                                      r  uut_ff_stage3_i_296/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.945 r  uut_ff_stage3_i_296/CO[2]
                         net (fo=79, unplaced)        0.546    15.491    INV_1_MINUS_uut_ff_stage2_first__19_BITS_21_TO_ETC___d243
                                                                      r  uut_ff_stage3_i_1172/I1
                         LUT5 (Prop_lut5_I1_O)        0.310    15.801 r  uut_ff_stage3_i_1172/O
                         net (fo=1, unplaced)         0.000    15.801    uut_ff_stage3_i_1172_n_0
                                                                      r  uut_ff_stage3_i_841/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.334 r  uut_ff_stage3_i_841/CO[3]
                         net (fo=1, unplaced)         0.000    16.334    uut_ff_stage3_i_841_n_0
                                                                      r  uut_ff_stage3_i_839/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.451 r  uut_ff_stage3_i_839/CO[3]
                         net (fo=1, unplaced)         0.000    16.451    uut_ff_stage3_i_839_n_0
                                                                      r  uut_ff_stage3_i_837/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.788 r  uut_ff_stage3_i_837/O[1]
                         net (fo=1, unplaced)         0.312    17.100    _theResult___snd_fst__h17693[9]
                                                                      r  uut_ff_stage3_i_298/I5
                         LUT6 (Prop_lut6_I5_O)        0.306    17.406 f  uut_ff_stage3_i_298/O
                         net (fo=1, unplaced)         0.449    17.855    uut_ff_stage3_i_298_n_0
                                                                      f  uut_ff_stage3_i_115/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    17.979 r  uut_ff_stage3_i_115/O
                         net (fo=2, unplaced)         0.460    18.439    uut_ff_stage3/D_IN[22]
                                                                      r  uut_ff_stage3/data0_reg[22]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    18.563 r  uut_ff_stage3/data0_reg[22]_i_1/O
                         net (fo=1, unplaced)         0.000    18.563    uut_ff_stage3/data0_reg[22]_i_1_n_0
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[22]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data0_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.563    
  -------------------------------------------------------------------
                         slack                                 -6.245    

Slack (VIOLATED) :        -6.182ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data0_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.046ns  (logic 7.606ns (47.401%)  route 8.440ns (52.599%))
  Logic Levels:           33  (CARRY4=19 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[3]/Q
                         net (fo=15, unplaced)        0.816     3.748    uut_int_div_rg_state[3]
                                                                      f  uut_ff_stage1_i_256/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.043 f  uut_ff_stage1_i_256/O
                         net (fo=11, unplaced)        0.495     4.538    uut_ff_stage1_i_256_n_0
                                                                      f  uut_ff_stage1_i_116/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.662 r  uut_ff_stage1_i_116/O
                         net (fo=510, unplaced)       0.589     5.251    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.375 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.856    p_0_in11_in[118]
                                                                      r  uut_ff_stage3_i_1135/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.376 r  uut_ff_stage3_i_1135/CO[3]
                         net (fo=1, unplaced)         0.000     6.376    uut_ff_stage3_i_1135_n_0
                                                                      r  uut_ff_stage3_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.493 r  uut_ff_stage3_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000     6.493    uut_ff_stage3_i_1129_n_0
                                                                      r  uut_ff_stage3_i_1123/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.610 r  uut_ff_stage3_i_1123/CO[3]
                         net (fo=1, unplaced)         0.000     6.610    uut_ff_stage3_i_1123_n_0
                                                                      r  uut_ff_stage3_i_1117/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.727 r  uut_ff_stage3_i_1117/CO[3]
                         net (fo=1, unplaced)         0.000     6.727    uut_ff_stage3_i_1117_n_0
                                                                      r  uut_ff_stage3_i_1111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.844 r  uut_ff_stage3_i_1111/CO[3]
                         net (fo=1, unplaced)         0.000     6.844    uut_ff_stage3_i_1111_n_0
                                                                      r  uut_ff_stage3_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.961 r  uut_ff_stage3_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000     6.961    uut_ff_stage3_i_1105_n_0
                                                                      r  uut_ff_stage3_i_1099/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  uut_ff_stage3_i_1099/CO[3]
                         net (fo=1, unplaced)         0.000     7.078    uut_ff_stage3_i_1099_n_0
                                                                      r  uut_ff_stage3_i_1093/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  uut_ff_stage3_i_1093/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    uut_ff_stage3_i_1093_n_0
                                                                      r  uut_ff_stage3_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  uut_ff_stage3_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    uut_ff_stage3_i_1087_n_0
                                                                      r  uut_ff_stage3_i_1081/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  uut_ff_stage3_i_1081/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    uut_ff_stage3_i_1081_n_0
                                                                      r  uut_ff_stage3_i_1075/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  uut_ff_stage3_i_1075/CO[3]
                         net (fo=1, unplaced)         0.000     7.546    uut_ff_stage3_i_1075_n_0
                                                                      r  uut_ff_stage3_i_1069/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  uut_ff_stage3_i_1069/CO[3]
                         net (fo=1, unplaced)         0.000     7.663    uut_ff_stage3_i_1069_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.000 r  uut_int_div_rg_inter_stage_reg[1]_i_6/O[1]
                         net (fo=4, unplaced)         0.635     8.635    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_ff_stage3_i_517/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.941 r  uut_ff_stage3_i_517/O
                         net (fo=2, unplaced)         0.486     9.427    p_1_in[110]
                                                                      r  uut_ff_stage3_i_256/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.831 r  uut_ff_stage3_i_256/CO[3]
                         net (fo=1, unplaced)         0.000     9.831    uut_ff_stage3_i_256_n_0
                                                                      r  uut_ff_stage3_i_251/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.168 f  uut_ff_stage3_i_251/O[1]
                         net (fo=6, unplaced)         0.643    10.811    p_2_in__0[112]
                                                                      f  uut_ff_stage3_i_1052/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    11.117 f  uut_ff_stage3_i_1052/O
                         net (fo=18, unplaced)        0.506    11.623    uut_ff_stage3_i_1052_n_0
                                                                      f  uut_ff_stage3_i_1600/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.747 f  uut_ff_stage3_i_1600/O
                         net (fo=1, unplaced)         0.449    12.196    uut_ff_stage3_i_1600_n_0
                                                                      f  uut_ff_stage3_i_1315/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.320 f  uut_ff_stage3_i_1315/O
                         net (fo=1, unplaced)         0.449    12.769    uut_ff_stage3_i_1315_n_0
                                                                      f  uut_ff_stage3_i_968/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.893 f  uut_ff_stage3_i_968/O
                         net (fo=1, unplaced)         0.449    13.342    uut_ff_stage3_i_968_n_0
                                                                      f  uut_ff_stage3_i_420/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  uut_ff_stage3_i_420/O
                         net (fo=59, unplaced)        0.535    14.001    uut_ff_stage3_i_420_n_0
                                                                      f  uut_ff_stage3_i_1146/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    14.117 r  uut_ff_stage3_i_1146/O
                         net (fo=1, unplaced)         0.000    14.117    uut_ff_stage3_i_1146_n_0
                                                                      r  uut_ff_stage3_i_832/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.693 r  uut_ff_stage3_i_832/CO[3]
                         net (fo=1, unplaced)         0.000    14.693    uut_ff_stage3_i_832_n_0
                                                                      r  uut_ff_stage3_i_296/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.945 r  uut_ff_stage3_i_296/CO[2]
                         net (fo=79, unplaced)        0.546    15.491    INV_1_MINUS_uut_ff_stage2_first__19_BITS_21_TO_ETC___d243
                                                                      r  uut_ff_stage3_i_1172/I1
                         LUT5 (Prop_lut5_I1_O)        0.310    15.801 r  uut_ff_stage3_i_1172/O
                         net (fo=1, unplaced)         0.000    15.801    uut_ff_stage3_i_1172_n_0
                                                                      r  uut_ff_stage3_i_841/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.334 r  uut_ff_stage3_i_841/CO[3]
                         net (fo=1, unplaced)         0.000    16.334    uut_ff_stage3_i_841_n_0
                                                                      r  uut_ff_stage3_i_839/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.590 r  uut_ff_stage3_i_839/O[2]
                         net (fo=1, unplaced)         0.452    17.042    _theResult___snd_fst__h17693[6]
                                                                      r  uut_ff_stage3_i_301/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    17.343 f  uut_ff_stage3_i_301/O
                         net (fo=1, unplaced)         0.449    17.792    uut_ff_stage3_i_301_n_0
                                                                      f  uut_ff_stage3_i_118/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    17.916 r  uut_ff_stage3_i_118/O
                         net (fo=2, unplaced)         0.460    18.376    uut_ff_stage3/D_IN[19]
                                                                      r  uut_ff_stage3/data0_reg[19]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    18.500 r  uut_ff_stage3/data0_reg[19]_i_1/O
                         net (fo=1, unplaced)         0.000    18.500    uut_ff_stage3/data0_reg[19]_i_1_n_0
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[19]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data0_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.500    
  -------------------------------------------------------------------
                         slack                                 -6.182    

Slack (VIOLATED) :        -6.128ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data0_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.992ns  (logic 7.692ns (48.099%)  route 8.300ns (51.901%))
  Logic Levels:           33  (CARRY4=19 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[3]/Q
                         net (fo=15, unplaced)        0.816     3.748    uut_int_div_rg_state[3]
                                                                      f  uut_ff_stage1_i_256/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.043 f  uut_ff_stage1_i_256/O
                         net (fo=11, unplaced)        0.495     4.538    uut_ff_stage1_i_256_n_0
                                                                      f  uut_ff_stage1_i_116/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.662 r  uut_ff_stage1_i_116/O
                         net (fo=510, unplaced)       0.589     5.251    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.375 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.856    p_0_in11_in[118]
                                                                      r  uut_ff_stage3_i_1135/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.376 r  uut_ff_stage3_i_1135/CO[3]
                         net (fo=1, unplaced)         0.000     6.376    uut_ff_stage3_i_1135_n_0
                                                                      r  uut_ff_stage3_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.493 r  uut_ff_stage3_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000     6.493    uut_ff_stage3_i_1129_n_0
                                                                      r  uut_ff_stage3_i_1123/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.610 r  uut_ff_stage3_i_1123/CO[3]
                         net (fo=1, unplaced)         0.000     6.610    uut_ff_stage3_i_1123_n_0
                                                                      r  uut_ff_stage3_i_1117/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.727 r  uut_ff_stage3_i_1117/CO[3]
                         net (fo=1, unplaced)         0.000     6.727    uut_ff_stage3_i_1117_n_0
                                                                      r  uut_ff_stage3_i_1111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.844 r  uut_ff_stage3_i_1111/CO[3]
                         net (fo=1, unplaced)         0.000     6.844    uut_ff_stage3_i_1111_n_0
                                                                      r  uut_ff_stage3_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.961 r  uut_ff_stage3_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000     6.961    uut_ff_stage3_i_1105_n_0
                                                                      r  uut_ff_stage3_i_1099/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  uut_ff_stage3_i_1099/CO[3]
                         net (fo=1, unplaced)         0.000     7.078    uut_ff_stage3_i_1099_n_0
                                                                      r  uut_ff_stage3_i_1093/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  uut_ff_stage3_i_1093/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    uut_ff_stage3_i_1093_n_0
                                                                      r  uut_ff_stage3_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  uut_ff_stage3_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    uut_ff_stage3_i_1087_n_0
                                                                      r  uut_ff_stage3_i_1081/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  uut_ff_stage3_i_1081/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    uut_ff_stage3_i_1081_n_0
                                                                      r  uut_ff_stage3_i_1075/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  uut_ff_stage3_i_1075/CO[3]
                         net (fo=1, unplaced)         0.000     7.546    uut_ff_stage3_i_1075_n_0
                                                                      r  uut_ff_stage3_i_1069/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  uut_ff_stage3_i_1069/CO[3]
                         net (fo=1, unplaced)         0.000     7.663    uut_ff_stage3_i_1069_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.000 r  uut_int_div_rg_inter_stage_reg[1]_i_6/O[1]
                         net (fo=4, unplaced)         0.635     8.635    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_ff_stage3_i_517/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.941 r  uut_ff_stage3_i_517/O
                         net (fo=2, unplaced)         0.486     9.427    p_1_in[110]
                                                                      r  uut_ff_stage3_i_256/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.831 r  uut_ff_stage3_i_256/CO[3]
                         net (fo=1, unplaced)         0.000     9.831    uut_ff_stage3_i_256_n_0
                                                                      r  uut_ff_stage3_i_251/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.168 f  uut_ff_stage3_i_251/O[1]
                         net (fo=6, unplaced)         0.643    10.811    p_2_in__0[112]
                                                                      f  uut_ff_stage3_i_1052/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    11.117 f  uut_ff_stage3_i_1052/O
                         net (fo=18, unplaced)        0.506    11.623    uut_ff_stage3_i_1052_n_0
                                                                      f  uut_ff_stage3_i_1600/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.747 f  uut_ff_stage3_i_1600/O
                         net (fo=1, unplaced)         0.449    12.196    uut_ff_stage3_i_1600_n_0
                                                                      f  uut_ff_stage3_i_1315/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.320 f  uut_ff_stage3_i_1315/O
                         net (fo=1, unplaced)         0.449    12.769    uut_ff_stage3_i_1315_n_0
                                                                      f  uut_ff_stage3_i_968/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.893 f  uut_ff_stage3_i_968/O
                         net (fo=1, unplaced)         0.449    13.342    uut_ff_stage3_i_968_n_0
                                                                      f  uut_ff_stage3_i_420/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  uut_ff_stage3_i_420/O
                         net (fo=59, unplaced)        0.535    14.001    uut_ff_stage3_i_420_n_0
                                                                      f  uut_ff_stage3_i_1146/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    14.117 r  uut_ff_stage3_i_1146/O
                         net (fo=1, unplaced)         0.000    14.117    uut_ff_stage3_i_1146_n_0
                                                                      r  uut_ff_stage3_i_832/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.693 r  uut_ff_stage3_i_832/CO[3]
                         net (fo=1, unplaced)         0.000    14.693    uut_ff_stage3_i_832_n_0
                                                                      r  uut_ff_stage3_i_296/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.945 r  uut_ff_stage3_i_296/CO[2]
                         net (fo=79, unplaced)        0.546    15.491    INV_1_MINUS_uut_ff_stage2_first__19_BITS_21_TO_ETC___d243
                                                                      r  uut_ff_stage3_i_1172/I1
                         LUT5 (Prop_lut5_I1_O)        0.310    15.801 r  uut_ff_stage3_i_1172/O
                         net (fo=1, unplaced)         0.000    15.801    uut_ff_stage3_i_1172_n_0
                                                                      r  uut_ff_stage3_i_841/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.334 r  uut_ff_stage3_i_841/CO[3]
                         net (fo=1, unplaced)         0.000    16.334    uut_ff_stage3_i_841_n_0
                                                                      r  uut_ff_stage3_i_839/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.671 r  uut_ff_stage3_i_839/O[1]
                         net (fo=1, unplaced)         0.312    16.983    _theResult___snd_fst__h17693[5]
                                                                      r  uut_ff_stage3_i_302/I5
                         LUT6 (Prop_lut6_I5_O)        0.306    17.289 f  uut_ff_stage3_i_302/O
                         net (fo=1, unplaced)         0.449    17.738    uut_ff_stage3_i_302_n_0
                                                                      f  uut_ff_stage3_i_119/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    17.862 r  uut_ff_stage3_i_119/O
                         net (fo=2, unplaced)         0.460    18.322    uut_ff_stage3/D_IN[18]
                                                                      r  uut_ff_stage3/data0_reg[18]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    18.446 r  uut_ff_stage3/data0_reg[18]_i_1/O
                         net (fo=1, unplaced)         0.000    18.446    uut_ff_stage3/data0_reg[18]_i_1_n_0
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[18]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data0_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.446    
  -------------------------------------------------------------------
                         slack                                 -6.128    

Slack (VIOLATED) :        -6.128ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data0_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.992ns  (logic 7.693ns (48.105%)  route 8.299ns (51.895%))
  Logic Levels:           34  (CARRY4=20 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[3]/Q
                         net (fo=15, unplaced)        0.816     3.748    uut_int_div_rg_state[3]
                                                                      f  uut_ff_stage1_i_256/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.043 f  uut_ff_stage1_i_256/O
                         net (fo=11, unplaced)        0.495     4.538    uut_ff_stage1_i_256_n_0
                                                                      f  uut_ff_stage1_i_116/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.662 r  uut_ff_stage1_i_116/O
                         net (fo=510, unplaced)       0.589     5.251    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.375 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.856    p_0_in11_in[118]
                                                                      r  uut_ff_stage3_i_1135/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.376 r  uut_ff_stage3_i_1135/CO[3]
                         net (fo=1, unplaced)         0.000     6.376    uut_ff_stage3_i_1135_n_0
                                                                      r  uut_ff_stage3_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.493 r  uut_ff_stage3_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000     6.493    uut_ff_stage3_i_1129_n_0
                                                                      r  uut_ff_stage3_i_1123/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.610 r  uut_ff_stage3_i_1123/CO[3]
                         net (fo=1, unplaced)         0.000     6.610    uut_ff_stage3_i_1123_n_0
                                                                      r  uut_ff_stage3_i_1117/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.727 r  uut_ff_stage3_i_1117/CO[3]
                         net (fo=1, unplaced)         0.000     6.727    uut_ff_stage3_i_1117_n_0
                                                                      r  uut_ff_stage3_i_1111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.844 r  uut_ff_stage3_i_1111/CO[3]
                         net (fo=1, unplaced)         0.000     6.844    uut_ff_stage3_i_1111_n_0
                                                                      r  uut_ff_stage3_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.961 r  uut_ff_stage3_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000     6.961    uut_ff_stage3_i_1105_n_0
                                                                      r  uut_ff_stage3_i_1099/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  uut_ff_stage3_i_1099/CO[3]
                         net (fo=1, unplaced)         0.000     7.078    uut_ff_stage3_i_1099_n_0
                                                                      r  uut_ff_stage3_i_1093/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  uut_ff_stage3_i_1093/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    uut_ff_stage3_i_1093_n_0
                                                                      r  uut_ff_stage3_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  uut_ff_stage3_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    uut_ff_stage3_i_1087_n_0
                                                                      r  uut_ff_stage3_i_1081/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  uut_ff_stage3_i_1081/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    uut_ff_stage3_i_1081_n_0
                                                                      r  uut_ff_stage3_i_1075/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  uut_ff_stage3_i_1075/CO[3]
                         net (fo=1, unplaced)         0.000     7.546    uut_ff_stage3_i_1075_n_0
                                                                      r  uut_ff_stage3_i_1069/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  uut_ff_stage3_i_1069/CO[3]
                         net (fo=1, unplaced)         0.000     7.663    uut_ff_stage3_i_1069_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.000 r  uut_int_div_rg_inter_stage_reg[1]_i_6/O[1]
                         net (fo=4, unplaced)         0.635     8.635    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_ff_stage3_i_517/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.941 r  uut_ff_stage3_i_517/O
                         net (fo=2, unplaced)         0.486     9.427    p_1_in[110]
                                                                      r  uut_ff_stage3_i_256/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.831 r  uut_ff_stage3_i_256/CO[3]
                         net (fo=1, unplaced)         0.000     9.831    uut_ff_stage3_i_256_n_0
                                                                      r  uut_ff_stage3_i_251/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.168 f  uut_ff_stage3_i_251/O[1]
                         net (fo=6, unplaced)         0.643    10.811    p_2_in__0[112]
                                                                      f  uut_ff_stage3_i_1052/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    11.117 f  uut_ff_stage3_i_1052/O
                         net (fo=18, unplaced)        0.506    11.623    uut_ff_stage3_i_1052_n_0
                                                                      f  uut_ff_stage3_i_1600/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.747 f  uut_ff_stage3_i_1600/O
                         net (fo=1, unplaced)         0.449    12.196    uut_ff_stage3_i_1600_n_0
                                                                      f  uut_ff_stage3_i_1315/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.320 f  uut_ff_stage3_i_1315/O
                         net (fo=1, unplaced)         0.449    12.769    uut_ff_stage3_i_1315_n_0
                                                                      f  uut_ff_stage3_i_968/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.893 f  uut_ff_stage3_i_968/O
                         net (fo=1, unplaced)         0.449    13.342    uut_ff_stage3_i_968_n_0
                                                                      f  uut_ff_stage3_i_420/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  uut_ff_stage3_i_420/O
                         net (fo=59, unplaced)        0.535    14.001    uut_ff_stage3_i_420_n_0
                                                                      f  uut_ff_stage3_i_1146/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    14.117 r  uut_ff_stage3_i_1146/O
                         net (fo=1, unplaced)         0.000    14.117    uut_ff_stage3_i_1146_n_0
                                                                      r  uut_ff_stage3_i_832/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.693 r  uut_ff_stage3_i_832/CO[3]
                         net (fo=1, unplaced)         0.000    14.693    uut_ff_stage3_i_832_n_0
                                                                      r  uut_ff_stage3_i_296/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.945 r  uut_ff_stage3_i_296/CO[2]
                         net (fo=79, unplaced)        0.546    15.491    INV_1_MINUS_uut_ff_stage2_first__19_BITS_21_TO_ETC___d243
                                                                      r  uut_ff_stage3_i_1172/I1
                         LUT5 (Prop_lut5_I1_O)        0.310    15.801 r  uut_ff_stage3_i_1172/O
                         net (fo=1, unplaced)         0.000    15.801    uut_ff_stage3_i_1172_n_0
                                                                      r  uut_ff_stage3_i_841/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.334 r  uut_ff_stage3_i_841/CO[3]
                         net (fo=1, unplaced)         0.000    16.334    uut_ff_stage3_i_841_n_0
                                                                      r  uut_ff_stage3_i_839/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.451 r  uut_ff_stage3_i_839/CO[3]
                         net (fo=1, unplaced)         0.000    16.451    uut_ff_stage3_i_839_n_0
                                                                      r  uut_ff_stage3_i_837/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.683 r  uut_ff_stage3_i_837/O[0]
                         net (fo=1, unplaced)         0.311    16.994    _theResult___snd_fst__h17693[8]
                                                                      r  uut_ff_stage3_i_299/I5
                         LUT6 (Prop_lut6_I5_O)        0.295    17.289 f  uut_ff_stage3_i_299/O
                         net (fo=1, unplaced)         0.449    17.738    uut_ff_stage3_i_299_n_0
                                                                      f  uut_ff_stage3_i_116/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    17.862 r  uut_ff_stage3_i_116/O
                         net (fo=2, unplaced)         0.460    18.322    uut_ff_stage3/D_IN[21]
                                                                      r  uut_ff_stage3/data0_reg[21]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    18.446 r  uut_ff_stage3/data0_reg[21]_i_1/O
                         net (fo=1, unplaced)         0.000    18.446    uut_ff_stage3/data0_reg[21]_i_1_n_0
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[21]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data0_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.446    
  -------------------------------------------------------------------
                         slack                                 -6.128    

Slack (VIOLATED) :        -6.038ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data0_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.902ns  (logic 7.466ns (46.950%)  route 8.436ns (53.050%))
  Logic Levels:           32  (CARRY4=18 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[3]/Q
                         net (fo=15, unplaced)        0.816     3.748    uut_int_div_rg_state[3]
                                                                      f  uut_ff_stage1_i_256/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.043 f  uut_ff_stage1_i_256/O
                         net (fo=11, unplaced)        0.495     4.538    uut_ff_stage1_i_256_n_0
                                                                      f  uut_ff_stage1_i_116/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.662 r  uut_ff_stage1_i_116/O
                         net (fo=510, unplaced)       0.589     5.251    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.375 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.856    p_0_in11_in[118]
                                                                      r  uut_ff_stage3_i_1135/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.376 r  uut_ff_stage3_i_1135/CO[3]
                         net (fo=1, unplaced)         0.000     6.376    uut_ff_stage3_i_1135_n_0
                                                                      r  uut_ff_stage3_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.493 r  uut_ff_stage3_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000     6.493    uut_ff_stage3_i_1129_n_0
                                                                      r  uut_ff_stage3_i_1123/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.610 r  uut_ff_stage3_i_1123/CO[3]
                         net (fo=1, unplaced)         0.000     6.610    uut_ff_stage3_i_1123_n_0
                                                                      r  uut_ff_stage3_i_1117/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.727 r  uut_ff_stage3_i_1117/CO[3]
                         net (fo=1, unplaced)         0.000     6.727    uut_ff_stage3_i_1117_n_0
                                                                      r  uut_ff_stage3_i_1111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.844 r  uut_ff_stage3_i_1111/CO[3]
                         net (fo=1, unplaced)         0.000     6.844    uut_ff_stage3_i_1111_n_0
                                                                      r  uut_ff_stage3_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.961 r  uut_ff_stage3_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000     6.961    uut_ff_stage3_i_1105_n_0
                                                                      r  uut_ff_stage3_i_1099/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  uut_ff_stage3_i_1099/CO[3]
                         net (fo=1, unplaced)         0.000     7.078    uut_ff_stage3_i_1099_n_0
                                                                      r  uut_ff_stage3_i_1093/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  uut_ff_stage3_i_1093/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    uut_ff_stage3_i_1093_n_0
                                                                      r  uut_ff_stage3_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  uut_ff_stage3_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    uut_ff_stage3_i_1087_n_0
                                                                      r  uut_ff_stage3_i_1081/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  uut_ff_stage3_i_1081/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    uut_ff_stage3_i_1081_n_0
                                                                      r  uut_ff_stage3_i_1075/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  uut_ff_stage3_i_1075/CO[3]
                         net (fo=1, unplaced)         0.000     7.546    uut_ff_stage3_i_1075_n_0
                                                                      r  uut_ff_stage3_i_1069/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  uut_ff_stage3_i_1069/CO[3]
                         net (fo=1, unplaced)         0.000     7.663    uut_ff_stage3_i_1069_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.000 r  uut_int_div_rg_inter_stage_reg[1]_i_6/O[1]
                         net (fo=4, unplaced)         0.635     8.635    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_ff_stage3_i_517/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.941 r  uut_ff_stage3_i_517/O
                         net (fo=2, unplaced)         0.486     9.427    p_1_in[110]
                                                                      r  uut_ff_stage3_i_256/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.831 r  uut_ff_stage3_i_256/CO[3]
                         net (fo=1, unplaced)         0.000     9.831    uut_ff_stage3_i_256_n_0
                                                                      r  uut_ff_stage3_i_251/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.168 f  uut_ff_stage3_i_251/O[1]
                         net (fo=6, unplaced)         0.643    10.811    p_2_in__0[112]
                                                                      f  uut_ff_stage3_i_1052/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    11.117 f  uut_ff_stage3_i_1052/O
                         net (fo=18, unplaced)        0.506    11.623    uut_ff_stage3_i_1052_n_0
                                                                      f  uut_ff_stage3_i_1600/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.747 f  uut_ff_stage3_i_1600/O
                         net (fo=1, unplaced)         0.449    12.196    uut_ff_stage3_i_1600_n_0
                                                                      f  uut_ff_stage3_i_1315/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.320 f  uut_ff_stage3_i_1315/O
                         net (fo=1, unplaced)         0.449    12.769    uut_ff_stage3_i_1315_n_0
                                                                      f  uut_ff_stage3_i_968/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.893 f  uut_ff_stage3_i_968/O
                         net (fo=1, unplaced)         0.449    13.342    uut_ff_stage3_i_968_n_0
                                                                      f  uut_ff_stage3_i_420/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  uut_ff_stage3_i_420/O
                         net (fo=59, unplaced)        0.535    14.001    uut_ff_stage3_i_420_n_0
                                                                      f  uut_ff_stage3_i_1146/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    14.117 r  uut_ff_stage3_i_1146/O
                         net (fo=1, unplaced)         0.000    14.117    uut_ff_stage3_i_1146_n_0
                                                                      r  uut_ff_stage3_i_832/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.693 r  uut_ff_stage3_i_832/CO[3]
                         net (fo=1, unplaced)         0.000    14.693    uut_ff_stage3_i_832_n_0
                                                                      r  uut_ff_stage3_i_296/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.945 r  uut_ff_stage3_i_296/CO[2]
                         net (fo=79, unplaced)        0.546    15.491    INV_1_MINUS_uut_ff_stage2_first__19_BITS_21_TO_ETC___d243
                                                                      r  uut_ff_stage3_i_1172/I1
                         LUT5 (Prop_lut5_I1_O)        0.310    15.801 r  uut_ff_stage3_i_1172/O
                         net (fo=1, unplaced)         0.000    15.801    uut_ff_stage3_i_1172_n_0
                                                                      r  uut_ff_stage3_i_841/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.444 r  uut_ff_stage3_i_841/O[3]
                         net (fo=1, unplaced)         0.448    16.892    _theResult___snd_fst__h17693[3]
                                                                      r  uut_ff_stage3_i_304/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    17.199 f  uut_ff_stage3_i_304/O
                         net (fo=1, unplaced)         0.449    17.648    uut_ff_stage3_i_304_n_0
                                                                      f  uut_ff_stage3_i_121/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    17.772 r  uut_ff_stage3_i_121/O
                         net (fo=2, unplaced)         0.460    18.232    uut_ff_stage3/D_IN[16]
                                                                      r  uut_ff_stage3/data0_reg[16]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    18.356 r  uut_ff_stage3/data0_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000    18.356    uut_ff_stage3/data0_reg[16]_i_1_n_0
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[16]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data0_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.356    
  -------------------------------------------------------------------
                         slack                                 -6.038    

Slack (VIOLATED) :        -6.011ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data0_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.875ns  (logic 7.576ns (47.723%)  route 8.299ns (52.277%))
  Logic Levels:           33  (CARRY4=19 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[3]/Q
                         net (fo=15, unplaced)        0.816     3.748    uut_int_div_rg_state[3]
                                                                      f  uut_ff_stage1_i_256/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.043 f  uut_ff_stage1_i_256/O
                         net (fo=11, unplaced)        0.495     4.538    uut_ff_stage1_i_256_n_0
                                                                      f  uut_ff_stage1_i_116/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.662 r  uut_ff_stage1_i_116/O
                         net (fo=510, unplaced)       0.589     5.251    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.375 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.856    p_0_in11_in[118]
                                                                      r  uut_ff_stage3_i_1135/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.376 r  uut_ff_stage3_i_1135/CO[3]
                         net (fo=1, unplaced)         0.000     6.376    uut_ff_stage3_i_1135_n_0
                                                                      r  uut_ff_stage3_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.493 r  uut_ff_stage3_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000     6.493    uut_ff_stage3_i_1129_n_0
                                                                      r  uut_ff_stage3_i_1123/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.610 r  uut_ff_stage3_i_1123/CO[3]
                         net (fo=1, unplaced)         0.000     6.610    uut_ff_stage3_i_1123_n_0
                                                                      r  uut_ff_stage3_i_1117/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.727 r  uut_ff_stage3_i_1117/CO[3]
                         net (fo=1, unplaced)         0.000     6.727    uut_ff_stage3_i_1117_n_0
                                                                      r  uut_ff_stage3_i_1111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.844 r  uut_ff_stage3_i_1111/CO[3]
                         net (fo=1, unplaced)         0.000     6.844    uut_ff_stage3_i_1111_n_0
                                                                      r  uut_ff_stage3_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.961 r  uut_ff_stage3_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000     6.961    uut_ff_stage3_i_1105_n_0
                                                                      r  uut_ff_stage3_i_1099/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  uut_ff_stage3_i_1099/CO[3]
                         net (fo=1, unplaced)         0.000     7.078    uut_ff_stage3_i_1099_n_0
                                                                      r  uut_ff_stage3_i_1093/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  uut_ff_stage3_i_1093/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    uut_ff_stage3_i_1093_n_0
                                                                      r  uut_ff_stage3_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  uut_ff_stage3_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    uut_ff_stage3_i_1087_n_0
                                                                      r  uut_ff_stage3_i_1081/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  uut_ff_stage3_i_1081/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    uut_ff_stage3_i_1081_n_0
                                                                      r  uut_ff_stage3_i_1075/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  uut_ff_stage3_i_1075/CO[3]
                         net (fo=1, unplaced)         0.000     7.546    uut_ff_stage3_i_1075_n_0
                                                                      r  uut_ff_stage3_i_1069/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  uut_ff_stage3_i_1069/CO[3]
                         net (fo=1, unplaced)         0.000     7.663    uut_ff_stage3_i_1069_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.000 r  uut_int_div_rg_inter_stage_reg[1]_i_6/O[1]
                         net (fo=4, unplaced)         0.635     8.635    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_ff_stage3_i_517/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.941 r  uut_ff_stage3_i_517/O
                         net (fo=2, unplaced)         0.486     9.427    p_1_in[110]
                                                                      r  uut_ff_stage3_i_256/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.831 r  uut_ff_stage3_i_256/CO[3]
                         net (fo=1, unplaced)         0.000     9.831    uut_ff_stage3_i_256_n_0
                                                                      r  uut_ff_stage3_i_251/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.168 f  uut_ff_stage3_i_251/O[1]
                         net (fo=6, unplaced)         0.643    10.811    p_2_in__0[112]
                                                                      f  uut_ff_stage3_i_1052/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    11.117 f  uut_ff_stage3_i_1052/O
                         net (fo=18, unplaced)        0.506    11.623    uut_ff_stage3_i_1052_n_0
                                                                      f  uut_ff_stage3_i_1600/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.747 f  uut_ff_stage3_i_1600/O
                         net (fo=1, unplaced)         0.449    12.196    uut_ff_stage3_i_1600_n_0
                                                                      f  uut_ff_stage3_i_1315/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.320 f  uut_ff_stage3_i_1315/O
                         net (fo=1, unplaced)         0.449    12.769    uut_ff_stage3_i_1315_n_0
                                                                      f  uut_ff_stage3_i_968/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.893 f  uut_ff_stage3_i_968/O
                         net (fo=1, unplaced)         0.449    13.342    uut_ff_stage3_i_968_n_0
                                                                      f  uut_ff_stage3_i_420/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  uut_ff_stage3_i_420/O
                         net (fo=59, unplaced)        0.535    14.001    uut_ff_stage3_i_420_n_0
                                                                      f  uut_ff_stage3_i_1146/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    14.117 r  uut_ff_stage3_i_1146/O
                         net (fo=1, unplaced)         0.000    14.117    uut_ff_stage3_i_1146_n_0
                                                                      r  uut_ff_stage3_i_832/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.693 r  uut_ff_stage3_i_832/CO[3]
                         net (fo=1, unplaced)         0.000    14.693    uut_ff_stage3_i_832_n_0
                                                                      r  uut_ff_stage3_i_296/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.945 r  uut_ff_stage3_i_296/CO[2]
                         net (fo=79, unplaced)        0.546    15.491    INV_1_MINUS_uut_ff_stage2_first__19_BITS_21_TO_ETC___d243
                                                                      r  uut_ff_stage3_i_1172/I1
                         LUT5 (Prop_lut5_I1_O)        0.310    15.801 r  uut_ff_stage3_i_1172/O
                         net (fo=1, unplaced)         0.000    15.801    uut_ff_stage3_i_1172_n_0
                                                                      r  uut_ff_stage3_i_841/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.334 r  uut_ff_stage3_i_841/CO[3]
                         net (fo=1, unplaced)         0.000    16.334    uut_ff_stage3_i_841_n_0
                                                                      r  uut_ff_stage3_i_839/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.566 r  uut_ff_stage3_i_839/O[0]
                         net (fo=1, unplaced)         0.311    16.877    _theResult___snd_fst__h17693[4]
                                                                      r  uut_ff_stage3_i_303/I5
                         LUT6 (Prop_lut6_I5_O)        0.295    17.172 f  uut_ff_stage3_i_303/O
                         net (fo=1, unplaced)         0.449    17.621    uut_ff_stage3_i_303_n_0
                                                                      f  uut_ff_stage3_i_120/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    17.745 r  uut_ff_stage3_i_120/O
                         net (fo=2, unplaced)         0.460    18.205    uut_ff_stage3/D_IN[17]
                                                                      r  uut_ff_stage3/data0_reg[17]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    18.329 r  uut_ff_stage3/data0_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000    18.329    uut_ff_stage3/data0_reg[17]_i_1_n_0
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[17]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data0_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.329    
  -------------------------------------------------------------------
                         slack                                 -6.011    

Slack (VIOLATED) :        -5.971ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.835ns  (logic 7.395ns (46.700%)  route 8.440ns (53.300%))
  Logic Levels:           32  (CARRY4=18 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[3]/Q
                         net (fo=15, unplaced)        0.816     3.748    uut_int_div_rg_state[3]
                                                                      f  uut_ff_stage1_i_256/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.043 f  uut_ff_stage1_i_256/O
                         net (fo=11, unplaced)        0.495     4.538    uut_ff_stage1_i_256_n_0
                                                                      f  uut_ff_stage1_i_116/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.662 r  uut_ff_stage1_i_116/O
                         net (fo=510, unplaced)       0.589     5.251    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.375 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.856    p_0_in11_in[118]
                                                                      r  uut_ff_stage3_i_1135/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.376 r  uut_ff_stage3_i_1135/CO[3]
                         net (fo=1, unplaced)         0.000     6.376    uut_ff_stage3_i_1135_n_0
                                                                      r  uut_ff_stage3_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.493 r  uut_ff_stage3_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000     6.493    uut_ff_stage3_i_1129_n_0
                                                                      r  uut_ff_stage3_i_1123/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.610 r  uut_ff_stage3_i_1123/CO[3]
                         net (fo=1, unplaced)         0.000     6.610    uut_ff_stage3_i_1123_n_0
                                                                      r  uut_ff_stage3_i_1117/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.727 r  uut_ff_stage3_i_1117/CO[3]
                         net (fo=1, unplaced)         0.000     6.727    uut_ff_stage3_i_1117_n_0
                                                                      r  uut_ff_stage3_i_1111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.844 r  uut_ff_stage3_i_1111/CO[3]
                         net (fo=1, unplaced)         0.000     6.844    uut_ff_stage3_i_1111_n_0
                                                                      r  uut_ff_stage3_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.961 r  uut_ff_stage3_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000     6.961    uut_ff_stage3_i_1105_n_0
                                                                      r  uut_ff_stage3_i_1099/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  uut_ff_stage3_i_1099/CO[3]
                         net (fo=1, unplaced)         0.000     7.078    uut_ff_stage3_i_1099_n_0
                                                                      r  uut_ff_stage3_i_1093/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  uut_ff_stage3_i_1093/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    uut_ff_stage3_i_1093_n_0
                                                                      r  uut_ff_stage3_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  uut_ff_stage3_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    uut_ff_stage3_i_1087_n_0
                                                                      r  uut_ff_stage3_i_1081/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  uut_ff_stage3_i_1081/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    uut_ff_stage3_i_1081_n_0
                                                                      r  uut_ff_stage3_i_1075/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  uut_ff_stage3_i_1075/CO[3]
                         net (fo=1, unplaced)         0.000     7.546    uut_ff_stage3_i_1075_n_0
                                                                      r  uut_ff_stage3_i_1069/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  uut_ff_stage3_i_1069/CO[3]
                         net (fo=1, unplaced)         0.000     7.663    uut_ff_stage3_i_1069_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.000 r  uut_int_div_rg_inter_stage_reg[1]_i_6/O[1]
                         net (fo=4, unplaced)         0.635     8.635    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_ff_stage3_i_517/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.941 r  uut_ff_stage3_i_517/O
                         net (fo=2, unplaced)         0.486     9.427    p_1_in[110]
                                                                      r  uut_ff_stage3_i_256/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.831 r  uut_ff_stage3_i_256/CO[3]
                         net (fo=1, unplaced)         0.000     9.831    uut_ff_stage3_i_256_n_0
                                                                      r  uut_ff_stage3_i_251/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.168 f  uut_ff_stage3_i_251/O[1]
                         net (fo=6, unplaced)         0.643    10.811    p_2_in__0[112]
                                                                      f  uut_ff_stage3_i_1052/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    11.117 f  uut_ff_stage3_i_1052/O
                         net (fo=18, unplaced)        0.506    11.623    uut_ff_stage3_i_1052_n_0
                                                                      f  uut_ff_stage3_i_1600/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.747 f  uut_ff_stage3_i_1600/O
                         net (fo=1, unplaced)         0.449    12.196    uut_ff_stage3_i_1600_n_0
                                                                      f  uut_ff_stage3_i_1315/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.320 f  uut_ff_stage3_i_1315/O
                         net (fo=1, unplaced)         0.449    12.769    uut_ff_stage3_i_1315_n_0
                                                                      f  uut_ff_stage3_i_968/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.893 f  uut_ff_stage3_i_968/O
                         net (fo=1, unplaced)         0.449    13.342    uut_ff_stage3_i_968_n_0
                                                                      f  uut_ff_stage3_i_420/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  uut_ff_stage3_i_420/O
                         net (fo=59, unplaced)        0.535    14.001    uut_ff_stage3_i_420_n_0
                                                                      f  uut_ff_stage3_i_1146/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    14.117 r  uut_ff_stage3_i_1146/O
                         net (fo=1, unplaced)         0.000    14.117    uut_ff_stage3_i_1146_n_0
                                                                      r  uut_ff_stage3_i_832/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.693 r  uut_ff_stage3_i_832/CO[3]
                         net (fo=1, unplaced)         0.000    14.693    uut_ff_stage3_i_832_n_0
                                                                      r  uut_ff_stage3_i_296/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.945 r  uut_ff_stage3_i_296/CO[2]
                         net (fo=79, unplaced)        0.546    15.491    INV_1_MINUS_uut_ff_stage2_first__19_BITS_21_TO_ETC___d243
                                                                      r  uut_ff_stage3_i_1172/I1
                         LUT5 (Prop_lut5_I1_O)        0.310    15.801 r  uut_ff_stage3_i_1172/O
                         net (fo=1, unplaced)         0.000    15.801    uut_ff_stage3_i_1172_n_0
                                                                      r  uut_ff_stage3_i_841/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.379 r  uut_ff_stage3_i_841/O[2]
                         net (fo=1, unplaced)         0.452    16.831    _theResult___snd_fst__h17693[2]
                                                                      r  uut_ff_stage3_i_305/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    17.132 f  uut_ff_stage3_i_305/O
                         net (fo=1, unplaced)         0.449    17.581    uut_ff_stage3_i_305_n_0
                                                                      f  uut_ff_stage3_i_122/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    17.705 r  uut_ff_stage3_i_122/O
                         net (fo=2, unplaced)         0.460    18.165    uut_ff_stage3/D_IN[15]
                                                                      r  uut_ff_stage3/data0_reg[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    18.289 r  uut_ff_stage3/data0_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000    18.289    uut_ff_stage3/data0_reg[15]_i_1_n_0
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[15]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                 -5.971    

Slack (VIOLATED) :        -5.715ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data1_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.579ns  (logic 7.599ns (48.777%)  route 7.980ns (51.223%))
  Logic Levels:           33  (CARRY4=20 LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[3]/Q
                         net (fo=15, unplaced)        0.816     3.748    uut_int_div_rg_state[3]
                                                                      f  uut_ff_stage1_i_256/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.043 f  uut_ff_stage1_i_256/O
                         net (fo=11, unplaced)        0.495     4.538    uut_ff_stage1_i_256_n_0
                                                                      f  uut_ff_stage1_i_116/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.662 r  uut_ff_stage1_i_116/O
                         net (fo=510, unplaced)       0.589     5.251    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.375 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.856    p_0_in11_in[118]
                                                                      r  uut_ff_stage3_i_1135/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.376 r  uut_ff_stage3_i_1135/CO[3]
                         net (fo=1, unplaced)         0.000     6.376    uut_ff_stage3_i_1135_n_0
                                                                      r  uut_ff_stage3_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.493 r  uut_ff_stage3_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000     6.493    uut_ff_stage3_i_1129_n_0
                                                                      r  uut_ff_stage3_i_1123/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.610 r  uut_ff_stage3_i_1123/CO[3]
                         net (fo=1, unplaced)         0.000     6.610    uut_ff_stage3_i_1123_n_0
                                                                      r  uut_ff_stage3_i_1117/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.727 r  uut_ff_stage3_i_1117/CO[3]
                         net (fo=1, unplaced)         0.000     6.727    uut_ff_stage3_i_1117_n_0
                                                                      r  uut_ff_stage3_i_1111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.844 r  uut_ff_stage3_i_1111/CO[3]
                         net (fo=1, unplaced)         0.000     6.844    uut_ff_stage3_i_1111_n_0
                                                                      r  uut_ff_stage3_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.961 r  uut_ff_stage3_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000     6.961    uut_ff_stage3_i_1105_n_0
                                                                      r  uut_ff_stage3_i_1099/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  uut_ff_stage3_i_1099/CO[3]
                         net (fo=1, unplaced)         0.000     7.078    uut_ff_stage3_i_1099_n_0
                                                                      r  uut_ff_stage3_i_1093/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  uut_ff_stage3_i_1093/CO[3]
                         net (fo=1, unplaced)         0.000     7.195    uut_ff_stage3_i_1093_n_0
                                                                      r  uut_ff_stage3_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  uut_ff_stage3_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000     7.312    uut_ff_stage3_i_1087_n_0
                                                                      r  uut_ff_stage3_i_1081/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  uut_ff_stage3_i_1081/CO[3]
                         net (fo=1, unplaced)         0.000     7.429    uut_ff_stage3_i_1081_n_0
                                                                      r  uut_ff_stage3_i_1075/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  uut_ff_stage3_i_1075/CO[3]
                         net (fo=1, unplaced)         0.000     7.546    uut_ff_stage3_i_1075_n_0
                                                                      r  uut_ff_stage3_i_1069/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  uut_ff_stage3_i_1069/CO[3]
                         net (fo=1, unplaced)         0.000     7.663    uut_ff_stage3_i_1069_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.000 r  uut_int_div_rg_inter_stage_reg[1]_i_6/O[1]
                         net (fo=4, unplaced)         0.635     8.635    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_ff_stage3_i_517/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.941 r  uut_ff_stage3_i_517/O
                         net (fo=2, unplaced)         0.486     9.427    p_1_in[110]
                                                                      r  uut_ff_stage3_i_256/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.831 r  uut_ff_stage3_i_256/CO[3]
                         net (fo=1, unplaced)         0.000     9.831    uut_ff_stage3_i_256_n_0
                                                                      r  uut_ff_stage3_i_251/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.168 f  uut_ff_stage3_i_251/O[1]
                         net (fo=6, unplaced)         0.643    10.811    p_2_in__0[112]
                                                                      f  uut_ff_stage3_i_1052/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    11.117 f  uut_ff_stage3_i_1052/O
                         net (fo=18, unplaced)        0.506    11.623    uut_ff_stage3_i_1052_n_0
                                                                      f  uut_ff_stage3_i_1600/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.747 f  uut_ff_stage3_i_1600/O
                         net (fo=1, unplaced)         0.449    12.196    uut_ff_stage3_i_1600_n_0
                                                                      f  uut_ff_stage3_i_1315/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.320 f  uut_ff_stage3_i_1315/O
                         net (fo=1, unplaced)         0.449    12.769    uut_ff_stage3_i_1315_n_0
                                                                      f  uut_ff_stage3_i_968/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.893 f  uut_ff_stage3_i_968/O
                         net (fo=1, unplaced)         0.449    13.342    uut_ff_stage3_i_968_n_0
                                                                      f  uut_ff_stage3_i_420/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.466 f  uut_ff_stage3_i_420/O
                         net (fo=59, unplaced)        0.535    14.001    uut_ff_stage3_i_420_n_0
                                                                      f  uut_ff_stage3_i_1146/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    14.117 r  uut_ff_stage3_i_1146/O
                         net (fo=1, unplaced)         0.000    14.117    uut_ff_stage3_i_1146_n_0
                                                                      r  uut_ff_stage3_i_832/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.693 r  uut_ff_stage3_i_832/CO[3]
                         net (fo=1, unplaced)         0.000    14.693    uut_ff_stage3_i_832_n_0
                                                                      r  uut_ff_stage3_i_296/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.945 r  uut_ff_stage3_i_296/CO[2]
                         net (fo=79, unplaced)        0.546    15.491    INV_1_MINUS_uut_ff_stage2_first__19_BITS_21_TO_ETC___d243
                                                                      r  uut_ff_stage3_i_1172/I1
                         LUT5 (Prop_lut5_I1_O)        0.310    15.801 r  uut_ff_stage3_i_1172/O
                         net (fo=1, unplaced)         0.000    15.801    uut_ff_stage3_i_1172_n_0
                                                                      r  uut_ff_stage3_i_841/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.334 r  uut_ff_stage3_i_841/CO[3]
                         net (fo=1, unplaced)         0.000    16.334    uut_ff_stage3_i_841_n_0
                                                                      r  uut_ff_stage3_i_839/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.451 r  uut_ff_stage3_i_839/CO[3]
                         net (fo=1, unplaced)         0.000    16.451    uut_ff_stage3_i_839_n_0
                                                                      r  uut_ff_stage3_i_837/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.707 r  uut_ff_stage3_i_837/O[2]
                         net (fo=1, unplaced)         0.452    17.159    _theResult___snd_fst__h17693[10]
                                                                      r  uut_ff_stage3_i_297/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    17.460 f  uut_ff_stage3_i_297/O
                         net (fo=1, unplaced)         0.449    17.909    uut_ff_stage3_i_297_n_0
                                                                      f  uut_ff_stage3_i_114/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    18.033 r  uut_ff_stage3_i_114/O
                         net (fo=2, unplaced)         0.000    18.033    uut_ff_stage3/D_IN[23]
                         FDRE                                         r  uut_ff_stage3/data1_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data1_reg_reg[23]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data1_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.033    
  -------------------------------------------------------------------
                         slack                                 -5.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[0]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[0]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[0]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[116]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[116]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[10]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[10]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[117]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[117]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[11]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[11]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[118]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[12]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[12]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[119]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[119]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[13]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[13]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[120]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[120]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[14]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[14]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[121]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[121]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[15]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[15]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[122]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[122]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[16]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[16]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[123]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[123]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[17]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[17]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[124]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[124]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[18]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[18]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_stage1/data0_reg_reg[38]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_stage1/data0_reg_reg[39]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_stage1/data0_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_stage1/data0_reg_reg[40]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_stage1/data0_reg_reg[41]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_stage1/data0_reg_reg[42]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_stage1/data0_reg_reg[43]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_stage1/data0_reg_reg[44]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_stage1/data0_reg_reg[45]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[38]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[39]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[40]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[41]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[42]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[43]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[44]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[45]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[46]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[38]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[39]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[40]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[41]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[42]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[43]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[44]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[45]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[46]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 3.903ns (52.602%)  route 3.517ns (47.398%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[17]/Q
                         net (fo=3, unplaced)         0.781     3.713    uut_ff_stage4$D_OUT[17]
                                                                      r  final_result__OBUF[67]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     4.457    final_result__OBUF[67]_inst_i_5_n_0
                                                                      r  final_result__OBUF[67]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 r  final_result__OBUF[67]_inst_i_3/O
                         net (fo=16, unplaced)        0.503     5.084    IF_uut_ff_stage4_first__11_BIT_9_18_THEN_92211_ETC___d4545
                                                                      r  final_result__OBUF[55]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.208 r  final_result__OBUF[55]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.657    final_result__OBUF[55]_inst_i_4_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.781 r  final_result__OBUF[55]_inst_i_3/O
                         net (fo=51, unplaced)        0.532     6.313    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[10]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.437 r  final_result__OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.240    final_result__OBUF[10]
                                                                      r  final_result__OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.874 r  final_result__OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.874    final_result_[10]
                                                                      r  final_result_[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 3.903ns (52.602%)  route 3.517ns (47.398%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[17]/Q
                         net (fo=3, unplaced)         0.781     3.713    uut_ff_stage4$D_OUT[17]
                                                                      r  final_result__OBUF[67]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     4.457    final_result__OBUF[67]_inst_i_5_n_0
                                                                      r  final_result__OBUF[67]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 r  final_result__OBUF[67]_inst_i_3/O
                         net (fo=16, unplaced)        0.503     5.084    IF_uut_ff_stage4_first__11_BIT_9_18_THEN_92211_ETC___d4545
                                                                      r  final_result__OBUF[55]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.208 r  final_result__OBUF[55]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.657    final_result__OBUF[55]_inst_i_4_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.781 r  final_result__OBUF[55]_inst_i_3/O
                         net (fo=51, unplaced)        0.532     6.313    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[11]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.437 r  final_result__OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.240    final_result__OBUF[11]
                                                                      r  final_result__OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.874 r  final_result__OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.874    final_result_[11]
                                                                      r  final_result_[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 3.903ns (52.602%)  route 3.517ns (47.398%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[17]/Q
                         net (fo=3, unplaced)         0.781     3.713    uut_ff_stage4$D_OUT[17]
                                                                      r  final_result__OBUF[67]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     4.457    final_result__OBUF[67]_inst_i_5_n_0
                                                                      r  final_result__OBUF[67]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 r  final_result__OBUF[67]_inst_i_3/O
                         net (fo=16, unplaced)        0.503     5.084    IF_uut_ff_stage4_first__11_BIT_9_18_THEN_92211_ETC___d4545
                                                                      r  final_result__OBUF[55]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.208 r  final_result__OBUF[55]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.657    final_result__OBUF[55]_inst_i_4_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.781 r  final_result__OBUF[55]_inst_i_3/O
                         net (fo=51, unplaced)        0.532     6.313    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[12]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.437 r  final_result__OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.240    final_result__OBUF[12]
                                                                      r  final_result__OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.874 r  final_result__OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.874    final_result_[12]
                                                                      r  final_result_[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 3.903ns (52.602%)  route 3.517ns (47.398%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[17]/Q
                         net (fo=3, unplaced)         0.781     3.713    uut_ff_stage4$D_OUT[17]
                                                                      r  final_result__OBUF[67]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     4.457    final_result__OBUF[67]_inst_i_5_n_0
                                                                      r  final_result__OBUF[67]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 r  final_result__OBUF[67]_inst_i_3/O
                         net (fo=16, unplaced)        0.503     5.084    IF_uut_ff_stage4_first__11_BIT_9_18_THEN_92211_ETC___d4545
                                                                      r  final_result__OBUF[55]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.208 r  final_result__OBUF[55]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.657    final_result__OBUF[55]_inst_i_4_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.781 r  final_result__OBUF[55]_inst_i_3/O
                         net (fo=51, unplaced)        0.532     6.313    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[13]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.437 r  final_result__OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.240    final_result__OBUF[13]
                                                                      r  final_result__OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.874 r  final_result__OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.874    final_result_[13]
                                                                      r  final_result_[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 3.903ns (52.602%)  route 3.517ns (47.398%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[17]/Q
                         net (fo=3, unplaced)         0.781     3.713    uut_ff_stage4$D_OUT[17]
                                                                      r  final_result__OBUF[67]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     4.457    final_result__OBUF[67]_inst_i_5_n_0
                                                                      r  final_result__OBUF[67]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 r  final_result__OBUF[67]_inst_i_3/O
                         net (fo=16, unplaced)        0.503     5.084    IF_uut_ff_stage4_first__11_BIT_9_18_THEN_92211_ETC___d4545
                                                                      r  final_result__OBUF[55]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.208 r  final_result__OBUF[55]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.657    final_result__OBUF[55]_inst_i_4_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.781 r  final_result__OBUF[55]_inst_i_3/O
                         net (fo=51, unplaced)        0.532     6.313    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[14]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.437 r  final_result__OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.240    final_result__OBUF[14]
                                                                      r  final_result__OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.874 r  final_result__OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.874    final_result_[14]
                                                                      r  final_result_[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 3.903ns (52.602%)  route 3.517ns (47.398%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[17]/Q
                         net (fo=3, unplaced)         0.781     3.713    uut_ff_stage4$D_OUT[17]
                                                                      r  final_result__OBUF[67]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     4.457    final_result__OBUF[67]_inst_i_5_n_0
                                                                      r  final_result__OBUF[67]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 r  final_result__OBUF[67]_inst_i_3/O
                         net (fo=16, unplaced)        0.503     5.084    IF_uut_ff_stage4_first__11_BIT_9_18_THEN_92211_ETC___d4545
                                                                      r  final_result__OBUF[55]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.208 r  final_result__OBUF[55]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.657    final_result__OBUF[55]_inst_i_4_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.781 r  final_result__OBUF[55]_inst_i_3/O
                         net (fo=51, unplaced)        0.532     6.313    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[15]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.437 r  final_result__OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.240    final_result__OBUF[15]
                                                                      r  final_result__OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.874 r  final_result__OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.874    final_result_[15]
                                                                      r  final_result_[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 3.903ns (52.602%)  route 3.517ns (47.398%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[17]/Q
                         net (fo=3, unplaced)         0.781     3.713    uut_ff_stage4$D_OUT[17]
                                                                      r  final_result__OBUF[67]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     4.457    final_result__OBUF[67]_inst_i_5_n_0
                                                                      r  final_result__OBUF[67]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 r  final_result__OBUF[67]_inst_i_3/O
                         net (fo=16, unplaced)        0.503     5.084    IF_uut_ff_stage4_first__11_BIT_9_18_THEN_92211_ETC___d4545
                                                                      r  final_result__OBUF[55]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.208 r  final_result__OBUF[55]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.657    final_result__OBUF[55]_inst_i_4_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.781 r  final_result__OBUF[55]_inst_i_3/O
                         net (fo=51, unplaced)        0.532     6.313    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[16]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.437 r  final_result__OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.240    final_result__OBUF[16]
                                                                      r  final_result__OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.874 r  final_result__OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.874    final_result_[16]
                                                                      r  final_result_[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 3.903ns (52.602%)  route 3.517ns (47.398%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[17]/Q
                         net (fo=3, unplaced)         0.781     3.713    uut_ff_stage4$D_OUT[17]
                                                                      r  final_result__OBUF[67]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     4.457    final_result__OBUF[67]_inst_i_5_n_0
                                                                      r  final_result__OBUF[67]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 r  final_result__OBUF[67]_inst_i_3/O
                         net (fo=16, unplaced)        0.503     5.084    IF_uut_ff_stage4_first__11_BIT_9_18_THEN_92211_ETC___d4545
                                                                      r  final_result__OBUF[55]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.208 r  final_result__OBUF[55]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.657    final_result__OBUF[55]_inst_i_4_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.781 r  final_result__OBUF[55]_inst_i_3/O
                         net (fo=51, unplaced)        0.532     6.313    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[17]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.437 r  final_result__OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.240    final_result__OBUF[17]
                                                                      r  final_result__OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.874 r  final_result__OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.874    final_result_[17]
                                                                      r  final_result_[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 3.903ns (52.602%)  route 3.517ns (47.398%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[17]/Q
                         net (fo=3, unplaced)         0.781     3.713    uut_ff_stage4$D_OUT[17]
                                                                      r  final_result__OBUF[67]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     4.457    final_result__OBUF[67]_inst_i_5_n_0
                                                                      r  final_result__OBUF[67]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 r  final_result__OBUF[67]_inst_i_3/O
                         net (fo=16, unplaced)        0.503     5.084    IF_uut_ff_stage4_first__11_BIT_9_18_THEN_92211_ETC___d4545
                                                                      r  final_result__OBUF[55]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.208 r  final_result__OBUF[55]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.657    final_result__OBUF[55]_inst_i_4_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.781 r  final_result__OBUF[55]_inst_i_3/O
                         net (fo=51, unplaced)        0.532     6.313    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[18]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.437 r  final_result__OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.240    final_result__OBUF[18]
                                                                      r  final_result__OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.874 r  final_result__OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.874    final_result_[18]
                                                                      r  final_result_[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 3.903ns (52.602%)  route 3.517ns (47.398%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[17]/Q
                         net (fo=3, unplaced)         0.781     3.713    uut_ff_stage4$D_OUT[17]
                                                                      r  final_result__OBUF[67]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     4.457    final_result__OBUF[67]_inst_i_5_n_0
                                                                      r  final_result__OBUF[67]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 r  final_result__OBUF[67]_inst_i_3/O
                         net (fo=16, unplaced)        0.503     5.084    IF_uut_ff_stage4_first__11_BIT_9_18_THEN_92211_ETC___d4545
                                                                      r  final_result__OBUF[55]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.208 r  final_result__OBUF[55]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.657    final_result__OBUF[55]_inst_i_4_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.781 r  final_result__OBUF[55]_inst_i_3/O
                         net (fo=51, unplaced)        0.532     6.313    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[19]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.437 r  final_result__OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.240    final_result__OBUF[19]
                                                                      r  final_result__OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.874 r  final_result__OBUF[19]_inst/O
                         net (fo=0)                   0.000     9.874    final_result_[19]
                                                                      r  final_result_[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_ff_stage1/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY__start
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/full_reg_reg/Q
                         net (fo=6, unplaced)         0.338     1.164    RDY__start_OBUF
                                                                      r  RDY__start_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  RDY__start_OBUF_inst/O
                         net (fo=0)                   0.000     2.369    RDY__start
                                                                      r  RDY__start (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_final_result_
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage4/empty_reg_reg/Q
                         net (fo=79, unplaced)        0.338     1.164    RDY_final_result__OBUF
                                                                      r  RDY_final_result__OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  RDY_final_result__OBUF_inst/O
                         net (fo=0)                   0.000     2.369    RDY_final_result_
                                                                      r  RDY_final_result_ (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.396ns (74.643%)  route 0.474ns (25.357%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage4/data0_reg_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.961    uut_ff_stage4$D_OUT[1]
                                                                      f  final_result__OBUF[4]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.059 r  final_result__OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.398    final_result__OBUF[4]
                                                                      r  final_result__OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.549 r  final_result__OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.549    final_result_[4]
                                                                      r  final_result_[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.396ns (74.108%)  route 0.488ns (25.892%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage4/data0_reg_reg[10]/Q
                         net (fo=10, unplaced)        0.149     0.975    uut_ff_stage4$D_OUT[10]
                                                                      f  final_result__OBUF[1]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.073 r  final_result__OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.411    final_result__OBUF[1]
                                                                      r  final_result__OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.562 r  final_result__OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.562    final_result_[1]
                                                                      r  final_result_[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.399ns (74.100%)  route 0.489ns (25.900%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage4/data0_reg_reg[9]/Q
                         net (fo=11, unplaced)        0.150     0.976    uut_ff_stage4$D_OUT[9]
                                                                      f  final_result__OBUF[3]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.077 r  final_result__OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.416    final_result__OBUF[3]
                                                                      r  final_result__OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.566 r  final_result__OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.566    final_result_[3]
                                                                      r  final_result_[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[68]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.399ns (74.100%)  route 0.489ns (25.900%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage4/data0_reg_reg[9]/Q
                         net (fo=11, unplaced)        0.150     0.976    uut_ff_stage4$D_OUT[9]
                                                                      f  final_result__OBUF[68]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.077 r  final_result__OBUF[68]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.416    final_result__OBUF[68]
                                                                      r  final_result__OBUF[68]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.566 r  final_result__OBUF[68]_inst/O
                         net (fo=0)                   0.000     2.566    final_result_[68]
                                                                      r  final_result_[68] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.396ns (71.562%)  route 0.555ns (28.438%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage4/data0_reg_reg[10]/Q
                         net (fo=10, unplaced)        0.216     1.042    uut_ff_stage4$D_OUT[10]
                                                                      f  final_result__OBUF[56]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.140 r  final_result__OBUF[56]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.478    final_result__OBUF[56]
                                                                      r  final_result__OBUF[56]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.629 r  final_result__OBUF[56]_inst/O
                         net (fo=0)                   0.000     2.629    final_result_[56]
                                                                      r  final_result_[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.396ns (71.516%)  route 0.556ns (28.484%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage4/data0_reg_reg[9]/Q
                         net (fo=11, unplaced)        0.218     1.043    uut_ff_stage4$D_OUT[9]
                                                                      f  final_result__OBUF[2]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.141 r  final_result__OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.480    final_result__OBUF[2]
                                                                      r  final_result__OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.631 r  final_result__OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.631    final_result_[2]
                                                                      r  final_result_[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.396ns (68.456%)  route 0.643ns (31.544%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage4/data0_reg_reg[7]/Q
                         net (fo=18, unplaced)        0.305     1.130    uut_ff_stage4$D_OUT[7]
                                                                      r  final_result__OBUF[0]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.098     1.228 r  final_result__OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.567    final_result__OBUF[0]
                                                                      r  final_result__OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.718 r  final_result__OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.718    final_result_[0]
                                                                      r  final_result_[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.396ns (68.456%)  route 0.643ns (31.544%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.114     0.679    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage4/data0_reg_reg[5]/Q
                         net (fo=18, unplaced)        0.305     1.130    uut_ff_stage4$D_OUT[5]
                                                                      f  final_result__OBUF[57]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.228 r  final_result__OBUF[57]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.567    final_result__OBUF[57]
                                                                      r  final_result__OBUF[57]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.718 r  final_result__OBUF[57]_inst/O
                         net (fo=0)                   0.000     2.718    final_result_[57]
                                                                      r  final_result_[57] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           397 Endpoints
Min Delay           397 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _start_lv_mantissa2[51]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.255ns  (logic 3.434ns (37.107%)  route 5.821ns (62.893%))
  Logic Levels:           13  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa2[51] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa2[51]
                                                                      r  _start_lv_mantissa2_IBUF[51]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa2_IBUF[51]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    _start_lv_mantissa2_IBUF[51]
                                                                      r  uut_ff_stage1_i_391/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_391/O
                         net (fo=3, unplaced)         0.467     2.365    uut_ff_stage1_i_391_n_0
                                                                      r  uut_ff_stage1_i_405/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.489 r  uut_ff_stage1_i_405/O
                         net (fo=1, unplaced)         0.964     3.453    uut_ff_stage1_i_405_n_0
                                                                      r  uut_ff_stage1_i_270/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.577 f  uut_ff_stage1_i_270/O
                         net (fo=67, unplaced)        0.822     4.399    uut_ff_stage1_i_270_n_0
                                                                      f  uut_ff_stage1_i_461/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.523 f  uut_ff_stage1_i_461/O
                         net (fo=1, unplaced)         0.449     4.972    uut_ff_stage1_i_461_n_0
                                                                      f  uut_ff_stage1_i_341/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.096 r  uut_ff_stage1_i_341/O
                         net (fo=2, unplaced)         0.460     5.556    uut_ff_stage1_i_341_n_0
                                                                      r  uut_ff_stage1_i_200/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.680 f  uut_ff_stage1_i_200/O
                         net (fo=3, unplaced)         0.467     6.147    uut_ff_stage1_i_200_n_0
                                                                      f  uut_ff_stage1_i_196/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.271 f  uut_ff_stage1_i_196/O
                         net (fo=55, unplaced)        0.534     6.805    uut_ff_stage1_i_196_n_0
                                                                      f  uut_ff_stage1_i_133/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.921 r  uut_ff_stage1_i_133/O
                         net (fo=2, unplaced)         0.396     7.317    uut_ff_stage1_i_133_n_0
                                                                      r  uut_ff_stage1_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     8.041 r  uut_ff_stage1_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     8.041    uut_ff_stage1_i_4_n_0
                                                                      r  uut_ff_stage1_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.158 r  uut_ff_stage1_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.158    uut_ff_stage1_i_3_n_0
                                                                      r  uut_ff_stage1_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.489 r  uut_ff_stage1_i_2/O[3]
                         net (fo=2, unplaced)         0.459     8.948    uut_ff_stage1/D_IN[126]
                                                                      r  uut_ff_stage1/data0_reg[126]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.307     9.255 r  uut_ff_stage1/data0_reg[126]_i_1/O
                         net (fo=1, unplaced)         0.000     9.255    uut_ff_stage1/data0_reg[126]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[126]/C

Slack:                    inf
  Source:                 _start_lv_mantissa2[51]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.178ns  (logic 3.353ns (36.535%)  route 5.825ns (63.465%))
  Logic Levels:           13  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa2[51] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa2[51]
                                                                      r  _start_lv_mantissa2_IBUF[51]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa2_IBUF[51]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    _start_lv_mantissa2_IBUF[51]
                                                                      r  uut_ff_stage1_i_391/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_391/O
                         net (fo=3, unplaced)         0.467     2.365    uut_ff_stage1_i_391_n_0
                                                                      r  uut_ff_stage1_i_405/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.489 r  uut_ff_stage1_i_405/O
                         net (fo=1, unplaced)         0.964     3.453    uut_ff_stage1_i_405_n_0
                                                                      r  uut_ff_stage1_i_270/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.577 f  uut_ff_stage1_i_270/O
                         net (fo=67, unplaced)        0.822     4.399    uut_ff_stage1_i_270_n_0
                                                                      f  uut_ff_stage1_i_461/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.523 f  uut_ff_stage1_i_461/O
                         net (fo=1, unplaced)         0.449     4.972    uut_ff_stage1_i_461_n_0
                                                                      f  uut_ff_stage1_i_341/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.096 r  uut_ff_stage1_i_341/O
                         net (fo=2, unplaced)         0.460     5.556    uut_ff_stage1_i_341_n_0
                                                                      r  uut_ff_stage1_i_200/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.680 f  uut_ff_stage1_i_200/O
                         net (fo=3, unplaced)         0.467     6.147    uut_ff_stage1_i_200_n_0
                                                                      f  uut_ff_stage1_i_196/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.271 f  uut_ff_stage1_i_196/O
                         net (fo=55, unplaced)        0.534     6.805    uut_ff_stage1_i_196_n_0
                                                                      f  uut_ff_stage1_i_133/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.921 r  uut_ff_stage1_i_133/O
                         net (fo=2, unplaced)         0.396     7.317    uut_ff_stage1_i_133_n_0
                                                                      r  uut_ff_stage1_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     8.041 r  uut_ff_stage1_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     8.041    uut_ff_stage1_i_4_n_0
                                                                      r  uut_ff_stage1_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.158 r  uut_ff_stage1_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.158    uut_ff_stage1_i_3_n_0
                                                                      r  uut_ff_stage1_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.414 r  uut_ff_stage1_i_2/O[2]
                         net (fo=2, unplaced)         0.463     8.877    uut_ff_stage1/D_IN[125]
                                                                      r  uut_ff_stage1/data0_reg[125]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.301     9.178 r  uut_ff_stage1/data0_reg[125]_i_1/O
                         net (fo=1, unplaced)         0.000     9.178    uut_ff_stage1/data0_reg[125]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[125]/C

Slack:                    inf
  Source:                 _start_lv_mantissa2[51]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.138ns  (logic 3.317ns (36.301%)  route 5.821ns (63.699%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa2[51] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa2[51]
                                                                      r  _start_lv_mantissa2_IBUF[51]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa2_IBUF[51]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    _start_lv_mantissa2_IBUF[51]
                                                                      r  uut_ff_stage1_i_391/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_391/O
                         net (fo=3, unplaced)         0.467     2.365    uut_ff_stage1_i_391_n_0
                                                                      r  uut_ff_stage1_i_405/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.489 r  uut_ff_stage1_i_405/O
                         net (fo=1, unplaced)         0.964     3.453    uut_ff_stage1_i_405_n_0
                                                                      r  uut_ff_stage1_i_270/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.577 f  uut_ff_stage1_i_270/O
                         net (fo=67, unplaced)        0.822     4.399    uut_ff_stage1_i_270_n_0
                                                                      f  uut_ff_stage1_i_461/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.523 f  uut_ff_stage1_i_461/O
                         net (fo=1, unplaced)         0.449     4.972    uut_ff_stage1_i_461_n_0
                                                                      f  uut_ff_stage1_i_341/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.096 r  uut_ff_stage1_i_341/O
                         net (fo=2, unplaced)         0.460     5.556    uut_ff_stage1_i_341_n_0
                                                                      r  uut_ff_stage1_i_200/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.680 f  uut_ff_stage1_i_200/O
                         net (fo=3, unplaced)         0.467     6.147    uut_ff_stage1_i_200_n_0
                                                                      f  uut_ff_stage1_i_196/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.271 f  uut_ff_stage1_i_196/O
                         net (fo=55, unplaced)        0.534     6.805    uut_ff_stage1_i_196_n_0
                                                                      f  uut_ff_stage1_i_133/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.921 r  uut_ff_stage1_i_133/O
                         net (fo=2, unplaced)         0.396     7.317    uut_ff_stage1_i_133_n_0
                                                                      r  uut_ff_stage1_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     8.041 r  uut_ff_stage1_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     8.041    uut_ff_stage1_i_4_n_0
                                                                      r  uut_ff_stage1_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.372 r  uut_ff_stage1_i_3/O[3]
                         net (fo=2, unplaced)         0.459     8.831    uut_ff_stage1/D_IN[122]
                                                                      r  uut_ff_stage1/data0_reg[122]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.307     9.138 r  uut_ff_stage1/data0_reg[122]_i_1/O
                         net (fo=1, unplaced)         0.000     9.138    uut_ff_stage1/data0_reg[122]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[122]/C

Slack:                    inf
  Source:                 _start_lv_mantissa2[51]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.124ns  (logic 3.440ns (37.705%)  route 5.684ns (62.295%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa2[51] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa2[51]
                                                                      r  _start_lv_mantissa2_IBUF[51]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa2_IBUF[51]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    _start_lv_mantissa2_IBUF[51]
                                                                      r  uut_ff_stage1_i_391/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_391/O
                         net (fo=3, unplaced)         0.467     2.365    uut_ff_stage1_i_391_n_0
                                                                      r  uut_ff_stage1_i_405/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.489 r  uut_ff_stage1_i_405/O
                         net (fo=1, unplaced)         0.964     3.453    uut_ff_stage1_i_405_n_0
                                                                      r  uut_ff_stage1_i_270/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.577 f  uut_ff_stage1_i_270/O
                         net (fo=67, unplaced)        0.822     4.399    uut_ff_stage1_i_270_n_0
                                                                      f  uut_ff_stage1_i_461/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.523 f  uut_ff_stage1_i_461/O
                         net (fo=1, unplaced)         0.449     4.972    uut_ff_stage1_i_461_n_0
                                                                      f  uut_ff_stage1_i_341/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.096 r  uut_ff_stage1_i_341/O
                         net (fo=2, unplaced)         0.460     5.556    uut_ff_stage1_i_341_n_0
                                                                      r  uut_ff_stage1_i_200/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.680 f  uut_ff_stage1_i_200/O
                         net (fo=3, unplaced)         0.467     6.147    uut_ff_stage1_i_200_n_0
                                                                      f  uut_ff_stage1_i_196/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.271 f  uut_ff_stage1_i_196/O
                         net (fo=55, unplaced)        0.534     6.805    uut_ff_stage1_i_196_n_0
                                                                      f  uut_ff_stage1_i_133/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.921 r  uut_ff_stage1_i_133/O
                         net (fo=2, unplaced)         0.396     7.317    uut_ff_stage1_i_133_n_0
                                                                      r  uut_ff_stage1_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     8.041 r  uut_ff_stage1_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     8.041    uut_ff_stage1_i_4_n_0
                                                                      r  uut_ff_stage1_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.158 r  uut_ff_stage1_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.158    uut_ff_stage1_i_3_n_0
                                                                      r  uut_ff_stage1_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.275 r  uut_ff_stage1_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.275    uut_ff_stage1_i_2_n_0
                                                                      r  uut_ff_stage1_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.507 r  uut_ff_stage1_i_1/O[0]
                         net (fo=2, unplaced)         0.322     8.829    uut_ff_stage1/D_IN[127]
                                                                      r  uut_ff_stage1/data0_reg[127]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     9.124 r  uut_ff_stage1/data0_reg[127]_i_1/O
                         net (fo=1, unplaced)         0.000     9.124    uut_ff_stage1/data0_reg[127]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[127]/C

Slack:                    inf
  Source:                 _start_lv_mantissa2[51]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.124ns  (logic 3.439ns (37.694%)  route 5.685ns (62.306%))
  Logic Levels:           13  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa2[51] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa2[51]
                                                                      r  _start_lv_mantissa2_IBUF[51]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa2_IBUF[51]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    _start_lv_mantissa2_IBUF[51]
                                                                      r  uut_ff_stage1_i_391/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_391/O
                         net (fo=3, unplaced)         0.467     2.365    uut_ff_stage1_i_391_n_0
                                                                      r  uut_ff_stage1_i_405/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.489 r  uut_ff_stage1_i_405/O
                         net (fo=1, unplaced)         0.964     3.453    uut_ff_stage1_i_405_n_0
                                                                      r  uut_ff_stage1_i_270/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.577 f  uut_ff_stage1_i_270/O
                         net (fo=67, unplaced)        0.822     4.399    uut_ff_stage1_i_270_n_0
                                                                      f  uut_ff_stage1_i_461/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.523 f  uut_ff_stage1_i_461/O
                         net (fo=1, unplaced)         0.449     4.972    uut_ff_stage1_i_461_n_0
                                                                      f  uut_ff_stage1_i_341/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.096 r  uut_ff_stage1_i_341/O
                         net (fo=2, unplaced)         0.460     5.556    uut_ff_stage1_i_341_n_0
                                                                      r  uut_ff_stage1_i_200/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.680 f  uut_ff_stage1_i_200/O
                         net (fo=3, unplaced)         0.467     6.147    uut_ff_stage1_i_200_n_0
                                                                      f  uut_ff_stage1_i_196/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.271 f  uut_ff_stage1_i_196/O
                         net (fo=55, unplaced)        0.534     6.805    uut_ff_stage1_i_196_n_0
                                                                      f  uut_ff_stage1_i_133/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.921 r  uut_ff_stage1_i_133/O
                         net (fo=2, unplaced)         0.396     7.317    uut_ff_stage1_i_133_n_0
                                                                      r  uut_ff_stage1_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     8.041 r  uut_ff_stage1_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     8.041    uut_ff_stage1_i_4_n_0
                                                                      r  uut_ff_stage1_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.158 r  uut_ff_stage1_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.158    uut_ff_stage1_i_3_n_0
                                                                      r  uut_ff_stage1_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.495 r  uut_ff_stage1_i_2/O[1]
                         net (fo=2, unplaced)         0.323     8.818    uut_ff_stage1/D_IN[124]
                                                                      r  uut_ff_stage1/data0_reg[124]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.306     9.124 r  uut_ff_stage1/data0_reg[124]_i_1/O
                         net (fo=1, unplaced)         0.000     9.124    uut_ff_stage1/data0_reg[124]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[124]/C

Slack:                    inf
  Source:                 _start_lv_mantissa2[51]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.061ns  (logic 3.236ns (35.716%)  route 5.825ns (64.284%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa2[51] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa2[51]
                                                                      r  _start_lv_mantissa2_IBUF[51]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa2_IBUF[51]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    _start_lv_mantissa2_IBUF[51]
                                                                      r  uut_ff_stage1_i_391/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_391/O
                         net (fo=3, unplaced)         0.467     2.365    uut_ff_stage1_i_391_n_0
                                                                      r  uut_ff_stage1_i_405/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.489 r  uut_ff_stage1_i_405/O
                         net (fo=1, unplaced)         0.964     3.453    uut_ff_stage1_i_405_n_0
                                                                      r  uut_ff_stage1_i_270/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.577 f  uut_ff_stage1_i_270/O
                         net (fo=67, unplaced)        0.822     4.399    uut_ff_stage1_i_270_n_0
                                                                      f  uut_ff_stage1_i_461/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.523 f  uut_ff_stage1_i_461/O
                         net (fo=1, unplaced)         0.449     4.972    uut_ff_stage1_i_461_n_0
                                                                      f  uut_ff_stage1_i_341/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.096 r  uut_ff_stage1_i_341/O
                         net (fo=2, unplaced)         0.460     5.556    uut_ff_stage1_i_341_n_0
                                                                      r  uut_ff_stage1_i_200/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.680 f  uut_ff_stage1_i_200/O
                         net (fo=3, unplaced)         0.467     6.147    uut_ff_stage1_i_200_n_0
                                                                      f  uut_ff_stage1_i_196/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.271 f  uut_ff_stage1_i_196/O
                         net (fo=55, unplaced)        0.534     6.805    uut_ff_stage1_i_196_n_0
                                                                      f  uut_ff_stage1_i_133/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.921 r  uut_ff_stage1_i_133/O
                         net (fo=2, unplaced)         0.396     7.317    uut_ff_stage1_i_133_n_0
                                                                      r  uut_ff_stage1_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     8.041 r  uut_ff_stage1_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     8.041    uut_ff_stage1_i_4_n_0
                                                                      r  uut_ff_stage1_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.297 r  uut_ff_stage1_i_3/O[2]
                         net (fo=2, unplaced)         0.463     8.760    uut_ff_stage1/D_IN[121]
                                                                      r  uut_ff_stage1/data0_reg[121]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.301     9.061 r  uut_ff_stage1/data0_reg[121]_i_1/O
                         net (fo=1, unplaced)         0.000     9.061    uut_ff_stage1/data0_reg[121]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[121]/C

Slack:                    inf
  Source:                 _start_lv_mantissa2[51]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.007ns  (logic 3.323ns (36.896%)  route 5.684ns (63.104%))
  Logic Levels:           13  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa2[51] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa2[51]
                                                                      r  _start_lv_mantissa2_IBUF[51]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa2_IBUF[51]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    _start_lv_mantissa2_IBUF[51]
                                                                      r  uut_ff_stage1_i_391/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_391/O
                         net (fo=3, unplaced)         0.467     2.365    uut_ff_stage1_i_391_n_0
                                                                      r  uut_ff_stage1_i_405/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.489 r  uut_ff_stage1_i_405/O
                         net (fo=1, unplaced)         0.964     3.453    uut_ff_stage1_i_405_n_0
                                                                      r  uut_ff_stage1_i_270/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.577 f  uut_ff_stage1_i_270/O
                         net (fo=67, unplaced)        0.822     4.399    uut_ff_stage1_i_270_n_0
                                                                      f  uut_ff_stage1_i_461/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.523 f  uut_ff_stage1_i_461/O
                         net (fo=1, unplaced)         0.449     4.972    uut_ff_stage1_i_461_n_0
                                                                      f  uut_ff_stage1_i_341/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.096 r  uut_ff_stage1_i_341/O
                         net (fo=2, unplaced)         0.460     5.556    uut_ff_stage1_i_341_n_0
                                                                      r  uut_ff_stage1_i_200/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.680 f  uut_ff_stage1_i_200/O
                         net (fo=3, unplaced)         0.467     6.147    uut_ff_stage1_i_200_n_0
                                                                      f  uut_ff_stage1_i_196/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.271 f  uut_ff_stage1_i_196/O
                         net (fo=55, unplaced)        0.534     6.805    uut_ff_stage1_i_196_n_0
                                                                      f  uut_ff_stage1_i_133/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.921 r  uut_ff_stage1_i_133/O
                         net (fo=2, unplaced)         0.396     7.317    uut_ff_stage1_i_133_n_0
                                                                      r  uut_ff_stage1_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     8.041 r  uut_ff_stage1_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     8.041    uut_ff_stage1_i_4_n_0
                                                                      r  uut_ff_stage1_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.158 r  uut_ff_stage1_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.158    uut_ff_stage1_i_3_n_0
                                                                      r  uut_ff_stage1_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.390 r  uut_ff_stage1_i_2/O[0]
                         net (fo=2, unplaced)         0.322     8.712    uut_ff_stage1/D_IN[123]
                                                                      r  uut_ff_stage1/data0_reg[123]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     9.007 r  uut_ff_stage1/data0_reg[123]_i_1/O
                         net (fo=1, unplaced)         0.000     9.007    uut_ff_stage1/data0_reg[123]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[123]/C

Slack:                    inf
  Source:                 _start_lv_mantissa2[51]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.007ns  (logic 3.322ns (36.885%)  route 5.685ns (63.115%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa2[51] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa2[51]
                                                                      r  _start_lv_mantissa2_IBUF[51]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa2_IBUF[51]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    _start_lv_mantissa2_IBUF[51]
                                                                      r  uut_ff_stage1_i_391/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_391/O
                         net (fo=3, unplaced)         0.467     2.365    uut_ff_stage1_i_391_n_0
                                                                      r  uut_ff_stage1_i_405/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.489 r  uut_ff_stage1_i_405/O
                         net (fo=1, unplaced)         0.964     3.453    uut_ff_stage1_i_405_n_0
                                                                      r  uut_ff_stage1_i_270/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.577 f  uut_ff_stage1_i_270/O
                         net (fo=67, unplaced)        0.822     4.399    uut_ff_stage1_i_270_n_0
                                                                      f  uut_ff_stage1_i_461/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.523 f  uut_ff_stage1_i_461/O
                         net (fo=1, unplaced)         0.449     4.972    uut_ff_stage1_i_461_n_0
                                                                      f  uut_ff_stage1_i_341/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.096 r  uut_ff_stage1_i_341/O
                         net (fo=2, unplaced)         0.460     5.556    uut_ff_stage1_i_341_n_0
                                                                      r  uut_ff_stage1_i_200/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.680 f  uut_ff_stage1_i_200/O
                         net (fo=3, unplaced)         0.467     6.147    uut_ff_stage1_i_200_n_0
                                                                      f  uut_ff_stage1_i_196/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.271 f  uut_ff_stage1_i_196/O
                         net (fo=55, unplaced)        0.534     6.805    uut_ff_stage1_i_196_n_0
                                                                      f  uut_ff_stage1_i_133/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.921 r  uut_ff_stage1_i_133/O
                         net (fo=2, unplaced)         0.396     7.317    uut_ff_stage1_i_133_n_0
                                                                      r  uut_ff_stage1_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     8.041 r  uut_ff_stage1_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     8.041    uut_ff_stage1_i_4_n_0
                                                                      r  uut_ff_stage1_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.378 r  uut_ff_stage1_i_3/O[1]
                         net (fo=2, unplaced)         0.323     8.701    uut_ff_stage1/D_IN[120]
                                                                      r  uut_ff_stage1/data0_reg[120]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.306     9.007 r  uut_ff_stage1/data0_reg[120]_i_1/O
                         net (fo=1, unplaced)         0.000     9.007    uut_ff_stage1/data0_reg[120]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[120]/C

Slack:                    inf
  Source:                 _start_lv_mantissa2[51]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.916ns  (logic 3.095ns (34.715%)  route 5.821ns (65.285%))
  Logic Levels:           11  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa2[51] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa2[51]
                                                                      r  _start_lv_mantissa2_IBUF[51]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa2_IBUF[51]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    _start_lv_mantissa2_IBUF[51]
                                                                      r  uut_ff_stage1_i_391/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_391/O
                         net (fo=3, unplaced)         0.467     2.365    uut_ff_stage1_i_391_n_0
                                                                      r  uut_ff_stage1_i_405/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.489 r  uut_ff_stage1_i_405/O
                         net (fo=1, unplaced)         0.964     3.453    uut_ff_stage1_i_405_n_0
                                                                      r  uut_ff_stage1_i_270/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.577 f  uut_ff_stage1_i_270/O
                         net (fo=67, unplaced)        0.822     4.399    uut_ff_stage1_i_270_n_0
                                                                      f  uut_ff_stage1_i_461/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.523 f  uut_ff_stage1_i_461/O
                         net (fo=1, unplaced)         0.449     4.972    uut_ff_stage1_i_461_n_0
                                                                      f  uut_ff_stage1_i_341/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.096 r  uut_ff_stage1_i_341/O
                         net (fo=2, unplaced)         0.460     5.556    uut_ff_stage1_i_341_n_0
                                                                      r  uut_ff_stage1_i_200/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.680 f  uut_ff_stage1_i_200/O
                         net (fo=3, unplaced)         0.467     6.147    uut_ff_stage1_i_200_n_0
                                                                      f  uut_ff_stage1_i_196/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.271 f  uut_ff_stage1_i_196/O
                         net (fo=55, unplaced)        0.534     6.805    uut_ff_stage1_i_196_n_0
                                                                      f  uut_ff_stage1_i_133/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.921 r  uut_ff_stage1_i_133/O
                         net (fo=2, unplaced)         0.396     7.317    uut_ff_stage1_i_133_n_0
                                                                      r  uut_ff_stage1_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.833     8.150 r  uut_ff_stage1_i_4/O[3]
                         net (fo=2, unplaced)         0.459     8.609    uut_ff_stage1/D_IN[118]
                                                                      r  uut_ff_stage1/data0_reg[118]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.307     8.916 r  uut_ff_stage1/data0_reg[118]_i_1/O
                         net (fo=1, unplaced)         0.000     8.916    uut_ff_stage1/data0_reg[118]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[118]/C

Slack:                    inf
  Source:                 _start_lv_mantissa2[51]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.890ns  (logic 3.206ns (36.065%)  route 5.684ns (63.935%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa2[51] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa2[51]
                                                                      r  _start_lv_mantissa2_IBUF[51]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa2_IBUF[51]_inst/O
                         net (fo=3, unplaced)         0.803     1.774    _start_lv_mantissa2_IBUF[51]
                                                                      r  uut_ff_stage1_i_391/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_391/O
                         net (fo=3, unplaced)         0.467     2.365    uut_ff_stage1_i_391_n_0
                                                                      r  uut_ff_stage1_i_405/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.489 r  uut_ff_stage1_i_405/O
                         net (fo=1, unplaced)         0.964     3.453    uut_ff_stage1_i_405_n_0
                                                                      r  uut_ff_stage1_i_270/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.577 f  uut_ff_stage1_i_270/O
                         net (fo=67, unplaced)        0.822     4.399    uut_ff_stage1_i_270_n_0
                                                                      f  uut_ff_stage1_i_461/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.523 f  uut_ff_stage1_i_461/O
                         net (fo=1, unplaced)         0.449     4.972    uut_ff_stage1_i_461_n_0
                                                                      f  uut_ff_stage1_i_341/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.096 r  uut_ff_stage1_i_341/O
                         net (fo=2, unplaced)         0.460     5.556    uut_ff_stage1_i_341_n_0
                                                                      r  uut_ff_stage1_i_200/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.680 f  uut_ff_stage1_i_200/O
                         net (fo=3, unplaced)         0.467     6.147    uut_ff_stage1_i_200_n_0
                                                                      f  uut_ff_stage1_i_196/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.271 f  uut_ff_stage1_i_196/O
                         net (fo=55, unplaced)        0.534     6.805    uut_ff_stage1_i_196_n_0
                                                                      f  uut_ff_stage1_i_133/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.921 r  uut_ff_stage1_i_133/O
                         net (fo=2, unplaced)         0.396     7.317    uut_ff_stage1_i_133_n_0
                                                                      r  uut_ff_stage1_i_4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     8.041 r  uut_ff_stage1_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     8.041    uut_ff_stage1_i_4_n_0
                                                                      r  uut_ff_stage1_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.273 r  uut_ff_stage1_i_3/O[0]
                         net (fo=2, unplaced)         0.322     8.595    uut_ff_stage1/D_IN[119]
                                                                      r  uut_ff_stage1/data0_reg[119]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     8.890 r  uut_ff_stage1/data0_reg[119]_i_1/O
                         net (fo=1, unplaced)         0.000     8.890    uut_ff_stage1/data0_reg[119]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[119]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _start_rounding_mode[0]
                            (input port)
  Destination:            uut_ff_stage1/data1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_rounding_mode[0] (IN)
                         net (fo=0)                   0.000     0.000    _start_rounding_mode[0]
                                                                      r  _start_rounding_mode_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_rounding_mode_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    uut_ff_stage1/D_IN[1]
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[1]/C

Slack:                    inf
  Source:                 _start_rounding_mode[1]
                            (input port)
  Destination:            uut_ff_stage1/data1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_rounding_mode[1] (IN)
                         net (fo=0)                   0.000     0.000    _start_rounding_mode[1]
                                                                      r  _start_rounding_mode_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_rounding_mode_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    uut_ff_stage1/D_IN[2]
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[2]/C

Slack:                    inf
  Source:                 _start_rounding_mode[2]
                            (input port)
  Destination:            uut_ff_stage1/data1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_rounding_mode[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_rounding_mode[2]
                                                                      r  _start_rounding_mode_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_rounding_mode_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    uut_ff_stage1/D_IN[3]
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[3]/C

Slack:                    inf
  Source:                 _start_lv_sign
                            (input port)
  Destination:            uut_ff_stage1/data1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_sign (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_sign
                                                                      r  _start_lv_sign_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_lv_sign_IBUF_inst/O
                         net (fo=2, unplaced)         0.338     0.539    uut_ff_stage1/D_IN[8]
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[8]/C

Slack:                    inf
  Source:                 _start_flags[0]
                            (input port)
  Destination:            uut_ff_stage1/data1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.243ns (41.802%)  route 0.338ns (58.198%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[0] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[0]
                                                                      f  _start_flags_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  _start_flags_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    _start_flags_IBUF[0]
                                                                      f  uut_ff_stage1_i_115/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.582 r  uut_ff_stage1_i_115/O
                         net (fo=2, unplaced)         0.000     0.582    uut_ff_stage1/D_IN[0]
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[0]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_stage1/data1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.243ns (41.802%)  route 0.338ns (58.198%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      r  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[8]_inst/O
                         net (fo=4, unplaced)         0.338     0.539    _start_flags_IBUF[8]
                                                                      r  uut_ff_stage1_i_114/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     0.582 r  uut_ff_stage1_i_114/O
                         net (fo=2, unplaced)         0.000     0.582    uut_ff_stage1/D_IN[4]
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[4]/C

Slack:                    inf
  Source:                 _start_flags[3]
                            (input port)
  Destination:            uut_ff_stage1/data1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.243ns (41.802%)  route 0.338ns (58.198%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[3] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[3]
                                                                      r  _start_flags_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[3]_inst/O
                         net (fo=4, unplaced)         0.338     0.539    _start_flags_IBUF[3]
                                                                      r  uut_ff_stage1_i_113/I2
                         LUT4 (Prop_lut4_I2_O)        0.043     0.582 r  uut_ff_stage1_i_113/O
                         net (fo=2, unplaced)         0.000     0.582    uut_ff_stage1/D_IN[5]
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[5]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            uut_ff_stage3/full_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.243ns (41.802%)  route 0.338ns (58.198%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
                                                                      f  RST_N_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  RST_N_IBUF_inst/O
                         net (fo=9, unplaced)         0.338     0.539    uut_ff_stage3/RST
                                                                      f  uut_ff_stage3/full_reg_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.043     0.582 r  uut_ff_stage3/full_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    uut_ff_stage3/full_reg_i_1_n_0
                         FDRE                                         r  uut_ff_stage3/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/full_reg_reg/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            uut_ff_stage4/full_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.243ns (41.802%)  route 0.338ns (58.198%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
                                                                      f  RST_N_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  RST_N_IBUF_inst/O
                         net (fo=9, unplaced)         0.338     0.539    uut_ff_stage4/RST
                                                                      f  uut_ff_stage4/full_reg_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.582 r  uut_ff_stage4/full_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    uut_ff_stage4/full_reg_i_1_n_0
                         FDRE                                         r  uut_ff_stage4/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/full_reg_reg/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            uut_ff_stage2/empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.244ns (41.902%)  route 0.338ns (58.098%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
                                                                      r  RST_N_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  RST_N_IBUF_inst/O
                         net (fo=9, unplaced)         0.338     0.539    uut_ff_stage2/RST
                                                                      r  uut_ff_stage2/empty_reg_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.044     0.583 r  uut_ff_stage2/empty_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    uut_ff_stage2/empty_reg_i_1_n_0
                         FDRE                                         r  uut_ff_stage2/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/empty_reg_reg/C





