\relax 
\providecommand\hyper@newdestlabel[2]{}
\providecommand\HyperFirstAtBeginDocument{\AtBeginDocument}
\HyperFirstAtBeginDocument{\ifx\hyper@anchor\@undefined
\global\let\oldcontentsline\contentsline
\gdef\contentsline#1#2#3#4{\oldcontentsline{#1}{#2}{#3}}
\global\let\oldnewlabel\newlabel
\gdef\newlabel#1#2{\newlabelxx{#1}#2}
\gdef\newlabelxx#1#2#3#4#5#6{\oldnewlabel{#1}{{#2}{#3}}}
\AtEndDocument{\ifx\hyper@anchor\@undefined
\let\contentsline\oldcontentsline
\let\newlabel\oldnewlabel
\fi}
\fi}
\global\let\hyper@last\relax 
\gdef\HyperFirstAtBeginDocument#1{#1}
\providecommand\HyField@AuxAddToFields[1]{}
\providecommand\HyField@AuxAddToCoFields[2]{}
\@writefile{toc}{\contentsline {section}{\numberline {1}Introduction}{5}{section.1}\protected@file@percent }
\newlabel{sec:intro}{{1}{5}{Introduction}{section.1}{}}
\@writefile{toc}{\contentsline {section}{\numberline {2}Symbol}{5}{section.2}\protected@file@percent }
\newlabel{sec:symb}{{2}{5}{Symbol}{section.2}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces IP core symbol.\relax }}{5}{figure.caption.4}\protected@file@percent }
\providecommand*\caption@xref[2]{\@setref\relax\@undefined{#1}}
\newlabel{fig:symbol}{{1}{5}{IP core symbol.\relax }{figure.caption.4}{}}
\@writefile{toc}{\contentsline {section}{\numberline {3}Features}{5}{section.3}\protected@file@percent }
\newlabel{sec:feat}{{3}{5}{Features}{section.3}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4}Benefits}{5}{section.4}\protected@file@percent }
\newlabel{sec:benef}{{4}{5}{Benefits}{section.4}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5}Deliverables}{5}{section.5}\protected@file@percent }
\newlabel{sec:deliv}{{5}{5}{Deliverables}{section.5}{}}
\@writefile{toc}{\contentsline {section}{\numberline {6}Block Diagram and Description}{6}{section.6}\protected@file@percent }
\newlabel{sec:bdd}{{6}{6}{Block Diagram and Description}{section.6}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces High-level block diagram.\relax }}{6}{figure.caption.5}\protected@file@percent }
\newlabel{fig:bd}{{2}{6}{High-level block diagram.\relax }{figure.caption.5}{}}
\@writefile{toc}{\contentsline {section}{\numberline {7}Configuration Parameters}{6}{section.7}\protected@file@percent }
\newlabel{sec:cfgparam}{{7}{6}{Configuration Parameters}{section.7}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1}{\ignorespaces Configurable Parameters\relax }}{6}{table.caption.6}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {8}Interface Signals}{7}{section.8}\protected@file@percent }
\newlabel{sec:ifsig}{{8}{7}{Interface Signals}{section.8}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2}{\ignorespaces General Interface Signals\relax }}{7}{table.caption.7}\protected@file@percent }
\newlabel{gen_if_tab:is}{{2}{7}{General Interface Signals\relax }{table.caption.7}{}}
\@writefile{lot}{\contentsline {table}{\numberline {3}{\ignorespaces IObundle Master Interface Signals\relax }}{7}{table.caption.8}\protected@file@percent }
\newlabel{tab:if_iob_s}{{3}{7}{IObundle Master Interface Signals\relax }{table.caption.8}{}}
\@writefile{lot}{\contentsline {table}{\numberline {4}{\ignorespaces RS232 Interface Signals\relax }}{7}{table.caption.9}\protected@file@percent }
\newlabel{tab:if_cs_io}{{4}{7}{RS232 Interface Signals\relax }{table.caption.9}{}}
\@writefile{lot}{\contentsline {table}{\numberline {5}{\ignorespaces IObundle Slave Interface Signals\relax }}{7}{table.caption.10}\protected@file@percent }
\newlabel{tab:if_iob_s}{{5}{7}{IObundle Slave Interface Signals\relax }{table.caption.10}{}}
\@writefile{toc}{\contentsline {section}{\numberline {9}Registers}{7}{section.9}\protected@file@percent }
\newlabel{sec:regs}{{9}{7}{Registers}{section.9}{}}
\@writefile{toc}{\contentsline {section}{\numberline {10}Instantiation and External Circuitry}{7}{section.10}\protected@file@percent }
\newlabel{sec:inst}{{10}{7}{Instantiation and External Circuitry}{section.10}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces Core instance and required surrounding blocks\relax }}{8}{figure.caption.11}\protected@file@percent }
\newlabel{fig:inst}{{3}{8}{Core instance and required surrounding blocks\relax }{figure.caption.11}{}}
\@writefile{toc}{\contentsline {section}{\numberline {11}Simulation}{9}{section.11}\protected@file@percent }
\newlabel{sec:tbbd}{{11}{9}{Simulation}{section.11}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4}{\ignorespaces Testbench block diagram\relax }}{9}{figure.caption.12}\protected@file@percent }
\newlabel{fig:tbbd}{{4}{9}{Testbench block diagram\relax }{figure.caption.12}{}}
\@writefile{toc}{\contentsline {section}{\numberline {12}Synthesis}{10}{section.12}\protected@file@percent }
\newlabel{sec:synth}{{12}{10}{Synthesis}{section.12}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {12.1}Synthesis Macros and Parameters}{10}{subsection.12.1}\protected@file@percent }
\newlabel{sec:smp}{{12.1}{10}{Synthesis Macros and Parameters}{subsection.12.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {12.2}Synthesis Script and Timing Constraints}{10}{subsection.12.2}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {13}Implementation Results}{10}{section.13}\protected@file@percent }
\newlabel{sec:results}{{13}{10}{Implementation Results}{section.13}{}}
\@writefile{lot}{\contentsline {table}{\numberline {6}{\ignorespaces FPGA results for Kintex Ultrascale (left) and Cyclone V GT (right).\relax }}{10}{table.caption.13}\protected@file@percent }
\newlabel{tab:fpga_results}{{6}{10}{FPGA results for Kintex Ultrascale (left) and Cyclone V GT (right).\relax }{table.caption.13}{}}
