# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do BCD_7SEGx4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/bulla/OneDrive/Documents/GitHub/lab04-grupo-2/hdl/src {C:/Users/bulla/OneDrive/Documents/GitHub/lab04-grupo-2/hdl/src/BCDtoSSeg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:59 on Apr 05,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/bulla/OneDrive/Documents/GitHub/lab04-grupo-2/hdl/src" C:/Users/bulla/OneDrive/Documents/GitHub/lab04-grupo-2/hdl/src/BCDtoSSeg.v 
# -- Compiling module BCDtoSSeg
# 
# Top level modules:
# 	BCDtoSSeg
# End time: 17:01:59 on Apr 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/bulla/OneDrive/Escritorio/4\ Display {C:/Users/bulla/OneDrive/Escritorio/4 Display/BCD_7SEGx4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:59 on Apr 05,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/bulla/OneDrive/Escritorio/4 Display" C:/Users/bulla/OneDrive/Escritorio/4 Display/BCD_7SEGx4.v 
# -- Compiling module BCD_7SEGx4
# 
# Top level modules:
# 	BCD_7SEGx4
# End time: 17:01:59 on Apr 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
