==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 155.722 MB.
INFO: [HLS 200-10] Analyzing design file 'conv_bckwd/main.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.41 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.27 seconds; current allocated memory: 157.221 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_30_3'(conv_bckwd/main.cpp:30:30) has been inferred on port 'gmem' (conv_bckwd/main.cpp:30:30)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_41_7'(conv_bckwd/main.cpp:41:34) has been inferred on port 'gmem' (conv_bckwd/main.cpp:41:34)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_59_10'(conv_bckwd/main.cpp:59:31) has been inferred on port 'gmem' (conv_bckwd/main.cpp:59:31)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_76_14'(conv_bckwd/main.cpp:76:35) has been inferred on port 'gmem' (conv_bckwd/main.cpp:76:35)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_85_17'(conv_bckwd/main.cpp:85:31) has been inferred on port 'gmem' (conv_bckwd/main.cpp:85:31)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_92_18'(conv_bckwd/main.cpp:92:23) has been inferred on port 'gmem' (conv_bckwd/main.cpp:92:23)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_119_28'(conv_bckwd/main.cpp:119:36) has been inferred on port 'gmem' (conv_bckwd/main.cpp:119:36)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_128_31'(conv_bckwd/main.cpp:128:32) has been inferred on port 'gmem' (conv_bckwd/main.cpp:128:32)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_135_32'(conv_bckwd/main.cpp:135:24) has been inferred on port 'gmem' (conv_bckwd/main.cpp:135:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.21 seconds; current allocated memory: 159.498 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.500 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 162.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 160.734 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_3' (conv_bckwd/main.cpp:30) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_7' (conv_bckwd/main.cpp:41) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_10' (conv_bckwd/main.cpp:59) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_14' (conv_bckwd/main.cpp:76) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_17' (conv_bckwd/main.cpp:85) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_18' (conv_bckwd/main.cpp:92) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_24' (conv_bckwd/main.cpp:103) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_119_28' (conv_bckwd/main.cpp:119) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_31' (conv_bckwd/main.cpp:128) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_32' (conv_bckwd/main.cpp:135) in function 'conv_bckwd' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 182.923 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_29_2' (conv_bckwd/main.cpp:29:34) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_1' (conv_bckwd/main.cpp:28:30) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_40_6' (conv_bckwd/main.cpp:40:38) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_5' (conv_bckwd/main.cpp:39:34) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_4' (conv_bckwd/main.cpp:38:30) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_58_9' (conv_bckwd/main.cpp:58:34) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_8' (conv_bckwd/main.cpp:57:30) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_13' (conv_bckwd/main.cpp:75:39) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_12' (conv_bckwd/main.cpp:74:35) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_11' (conv_bckwd/main.cpp:73:31) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_84_16' (conv_bckwd/main.cpp:84:35) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_15' (conv_bckwd/main.cpp:83:31) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_23' (conv_bckwd/main.cpp:102:48) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_22' (conv_bckwd/main.cpp:101:44) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_100_21' (conv_bckwd/main.cpp:100:40) in function 'conv_bckwd' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_99_20' (conv_bckwd/main.cpp:99:35) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_98_19' (conv_bckwd/main.cpp:98:31) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_118_27' (conv_bckwd/main.cpp:118:40) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_26' (conv_bckwd/main.cpp:117:36) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_116_25' (conv_bckwd/main.cpp:116:32) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_127_30' (conv_bckwd/main.cpp:127:36) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_126_29' (conv_bckwd/main.cpp:126:32) in function 'conv_bckwd'.
INFO: [HLS 200-472] Inferring partial write operation for 'xbuf' (conv_bckwd/main.cpp:31:31)
INFO: [HLS 200-472] Inferring partial write operation for 'wbuf' (conv_bckwd/main.cpp:42:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dybuf' (conv_bckwd/main.cpp:60:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf' (conv_bckwd/main.cpp:77:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dxbuf' (conv_bckwd/main.cpp:86:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf' (conv_bckwd/main.cpp:104:49)
INFO: [HLS 200-472] Inferring partial write operation for 'dxbuf' (conv_bckwd/main.cpp:105:50)
INFO: [HLS 200-472] Inferring partial write operation for 'dbbuf' (conv_bckwd/main.cpp:109:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 180.131 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_bckwd' ...
WARNING: [SYN 201-107] Renaming port name 'conv_bckwd/W' to 'conv_bckwd/W_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_bckwd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln31_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln104_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln129_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln129) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_30_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_59_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_14'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_85_17'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_18'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_22_VITIS_LOOP_102_23_VITIS_LOOP_103_24'.
WARNING: [HLS 200-880] The II Violation in module 'conv_bckwd' (loop 'VITIS_LOOP_101_22_VITIS_LOOP_102_23_VITIS_LOOP_103_24'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('dxbuf_addr_2_write_ln105', conv_bckwd/main.cpp:105) of variable 'add2', conv_bckwd/main.cpp:105 on array 'dxbuf', conv_bckwd/main.cpp:68 and 'load' operation ('dxbuf_load_1', conv_bckwd/main.cpp:105) on array 'dxbuf', conv_bckwd/main.cpp:68.
WARNING: [HLS 200-880] The II Violation in module 'conv_bckwd' (loop 'VITIS_LOOP_101_22_VITIS_LOOP_102_23_VITIS_LOOP_103_24'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('dxbuf_addr_2_write_ln105', conv_bckwd/main.cpp:105) of variable 'add2', conv_bckwd/main.cpp:105 on array 'dxbuf', conv_bckwd/main.cpp:68 and 'load' operation ('dxbuf_load_1', conv_bckwd/main.cpp:105) on array 'dxbuf', conv_bckwd/main.cpp:68.
WARNING: [HLS 200-880] The II Violation in module 'conv_bckwd' (loop 'VITIS_LOOP_101_22_VITIS_LOOP_102_23_VITIS_LOOP_103_24'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('dxbuf_addr_2_write_ln105', conv_bckwd/main.cpp:105) of variable 'add2', conv_bckwd/main.cpp:105 on array 'dxbuf', conv_bckwd/main.cpp:68 and 'load' operation ('dxbuf_load_1', conv_bckwd/main.cpp:105) on array 'dxbuf', conv_bckwd/main.cpp:68.
WARNING: [HLS 200-880] The II Violation in module 'conv_bckwd' (loop 'VITIS_LOOP_101_22_VITIS_LOOP_102_23_VITIS_LOOP_103_24'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('reuse_reg_write_ln105', conv_bckwd/main.cpp:105) of variable 'add2', conv_bckwd/main.cpp:105 on local variable 'reuse_reg' and 'load' operation ('reuse_reg_load') on local variable 'reuse_reg'.
WARNING: [HLS 200-880] The II Violation in module 'conv_bckwd' (loop 'VITIS_LOOP_101_22_VITIS_LOOP_102_23_VITIS_LOOP_103_24'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('reuse_reg_write_ln105', conv_bckwd/main.cpp:105) of variable 'add2', conv_bckwd/main.cpp:105 on local variable 'reuse_reg' and 'load' operation ('reuse_reg_load') on local variable 'reuse_reg'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.722 MB.
INFO: [HLS 200-10] Analyzing design file 'conv_bckwd/main.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.27 seconds; current allocated memory: 157.220 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_39_3'(conv_bckwd/main.cpp:39:30) has been inferred on port 'gmem' (conv_bckwd/main.cpp:39:30)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_50_7'(conv_bckwd/main.cpp:50:34) has been inferred on port 'gmem' (conv_bckwd/main.cpp:50:34)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_68_10'(conv_bckwd/main.cpp:68:31) has been inferred on port 'gmem' (conv_bckwd/main.cpp:68:31)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_85_14'(conv_bckwd/main.cpp:85:35) has been inferred on port 'gmem' (conv_bckwd/main.cpp:85:35)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_94_17'(conv_bckwd/main.cpp:94:31) has been inferred on port 'gmem' (conv_bckwd/main.cpp:94:31)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_101_18'(conv_bckwd/main.cpp:101:24) has been inferred on port 'gmem' (conv_bckwd/main.cpp:101:24)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_128_28'(conv_bckwd/main.cpp:128:36) has been inferred on port 'gmem' (conv_bckwd/main.cpp:128:36)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_137_31'(conv_bckwd/main.cpp:137:32) has been inferred on port 'gmem' (conv_bckwd/main.cpp:137:32)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_144_32'(conv_bckwd/main.cpp:144:24) has been inferred on port 'gmem' (conv_bckwd/main.cpp:144:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.25 seconds; current allocated memory: 159.514 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.516 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 162.010 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 160.729 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (conv_bckwd/main.cpp:39) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_7' (conv_bckwd/main.cpp:50) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_10' (conv_bckwd/main.cpp:68) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_14' (conv_bckwd/main.cpp:85) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_17' (conv_bckwd/main.cpp:94) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_18' (conv_bckwd/main.cpp:101) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_24' (conv_bckwd/main.cpp:112) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_28' (conv_bckwd/main.cpp:128) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_31' (conv_bckwd/main.cpp:137) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_32' (conv_bckwd/main.cpp:144) in function 'conv_bckwd' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 182.917 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_38_2' (conv_bckwd/main.cpp:38:34) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_1' (conv_bckwd/main.cpp:37:30) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_6' (conv_bckwd/main.cpp:49:38) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_5' (conv_bckwd/main.cpp:48:34) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_4' (conv_bckwd/main.cpp:47:30) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_67_9' (conv_bckwd/main.cpp:67:34) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_8' (conv_bckwd/main.cpp:66:30) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_84_13' (conv_bckwd/main.cpp:84:39) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_12' (conv_bckwd/main.cpp:83:35) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_82_11' (conv_bckwd/main.cpp:82:31) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_16' (conv_bckwd/main.cpp:93:35) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_15' (conv_bckwd/main.cpp:92:31) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_111_23' (conv_bckwd/main.cpp:111:48) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_110_22' (conv_bckwd/main.cpp:110:44) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_109_21' (conv_bckwd/main.cpp:109:40) in function 'conv_bckwd' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_108_20' (conv_bckwd/main.cpp:108:36) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_107_19' (conv_bckwd/main.cpp:107:32) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_127_27' (conv_bckwd/main.cpp:127:40) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_126_26' (conv_bckwd/main.cpp:126:36) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_25' (conv_bckwd/main.cpp:125:32) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_136_30' (conv_bckwd/main.cpp:136:36) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_135_29' (conv_bckwd/main.cpp:135:32) in function 'conv_bckwd'.
INFO: [HLS 200-472] Inferring partial write operation for 'xbuf' (conv_bckwd/main.cpp:40:31)
INFO: [HLS 200-472] Inferring partial write operation for 'wbuf' (conv_bckwd/main.cpp:51:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dybuf' (conv_bckwd/main.cpp:69:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf' (conv_bckwd/main.cpp:86:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dxbuf' (conv_bckwd/main.cpp:95:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf' (conv_bckwd/main.cpp:113:49)
INFO: [HLS 200-472] Inferring partial write operation for 'dxbuf' (conv_bckwd/main.cpp:114:50)
INFO: [HLS 200-472] Inferring partial write operation for 'dbbuf' (conv_bckwd/main.cpp:118:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 180.131 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_bckwd' ...
WARNING: [SYN 201-107] Renaming port name 'conv_bckwd/W' to 'conv_bckwd/W_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_bckwd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln40_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln95_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln113_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_50_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_85_14'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_94_17'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_101_18'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_22_VITIS_LOOP_111_23_VITIS_LOOP_112_24'.
WARNING: [HLS 200-880] The II Violation in module 'conv_bckwd' (loop 'VITIS_LOOP_110_22_VITIS_LOOP_111_23_VITIS_LOOP_112_24'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('dxbuf_addr_2_write_ln114', conv_bckwd/main.cpp:114) of variable 'add2', conv_bckwd/main.cpp:114 on array 'dxbuf', conv_bckwd/main.cpp:77 and 'load' operation ('dxbuf_load_1', conv_bckwd/main.cpp:114) on array 'dxbuf', conv_bckwd/main.cpp:77.
WARNING: [HLS 200-880] The II Violation in module 'conv_bckwd' (loop 'VITIS_LOOP_110_22_VITIS_LOOP_111_23_VITIS_LOOP_112_24'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('dxbuf_addr_2_write_ln114', conv_bckwd/main.cpp:114) of variable 'add2', conv_bckwd/main.cpp:114 on array 'dxbuf', conv_bckwd/main.cpp:77 and 'load' operation ('dxbuf_load_1', conv_bckwd/main.cpp:114) on array 'dxbuf', conv_bckwd/main.cpp:77.
WARNING: [HLS 200-880] The II Violation in module 'conv_bckwd' (loop 'VITIS_LOOP_110_22_VITIS_LOOP_111_23_VITIS_LOOP_112_24'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('dxbuf_addr_2_write_ln114', conv_bckwd/main.cpp:114) of variable 'add2', conv_bckwd/main.cpp:114 on array 'dxbuf', conv_bckwd/main.cpp:77 and 'load' operation ('dxbuf_load_1', conv_bckwd/main.cpp:114) on array 'dxbuf', conv_bckwd/main.cpp:77.
WARNING: [HLS 200-880] The II Violation in module 'conv_bckwd' (loop 'VITIS_LOOP_110_22_VITIS_LOOP_111_23_VITIS_LOOP_112_24'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('reuse_reg_write_ln114', conv_bckwd/main.cpp:114) of variable 'add2', conv_bckwd/main.cpp:114 on local variable 'reuse_reg' and 'load' operation ('reuse_reg_load') on local variable 'reuse_reg'.
WARNING: [HLS 200-880] The II Violation in module 'conv_bckwd' (loop 'VITIS_LOOP_110_22_VITIS_LOOP_111_23_VITIS_LOOP_112_24'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('reuse_reg_write_ln114', conv_bckwd/main.cpp:114) of variable 'add2', conv_bckwd/main.cpp:114 on local variable 'reuse_reg' and 'load' operation ('reuse_reg_load') on local variable 'reuse_reg'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_offset=off
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.852 MB.
INFO: [HLS 200-10] Analyzing design file 'conv_bckwd/main.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.27 seconds; current allocated memory: 157.397 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(float*, float*, float*, float*, float*, float*, float*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_39_3'(conv_bckwd/main.cpp:39:30) has been inferred on port 'gmem' (conv_bckwd/main.cpp:39:30)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_50_7'(conv_bckwd/main.cpp:50:34) has been inferred on port 'gmem' (conv_bckwd/main.cpp:50:34)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_68_10'(conv_bckwd/main.cpp:68:31) has been inferred on port 'gmem' (conv_bckwd/main.cpp:68:31)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_85_14'(conv_bckwd/main.cpp:85:35) has been inferred on port 'gmem' (conv_bckwd/main.cpp:85:35)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_94_17'(conv_bckwd/main.cpp:94:31) has been inferred on port 'gmem' (conv_bckwd/main.cpp:94:31)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_101_18'(conv_bckwd/main.cpp:101:24) has been inferred on port 'gmem' (conv_bckwd/main.cpp:101:24)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_128_28'(conv_bckwd/main.cpp:128:36) has been inferred on port 'gmem' (conv_bckwd/main.cpp:128:36)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_137_31'(conv_bckwd/main.cpp:137:32) has been inferred on port 'gmem' (conv_bckwd/main.cpp:137:32)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_144_32'(conv_bckwd/main.cpp:144:24) has been inferred on port 'gmem' (conv_bckwd/main.cpp:144:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.14 seconds; current allocated memory: 159.692 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.695 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 162.245 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 160.928 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (conv_bckwd/main.cpp:39) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_7' (conv_bckwd/main.cpp:50) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_10' (conv_bckwd/main.cpp:68) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_14' (conv_bckwd/main.cpp:85) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_17' (conv_bckwd/main.cpp:94) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_18' (conv_bckwd/main.cpp:101) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_24' (conv_bckwd/main.cpp:112) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_28' (conv_bckwd/main.cpp:128) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_31' (conv_bckwd/main.cpp:137) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_32' (conv_bckwd/main.cpp:144) in function 'conv_bckwd' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 183.131 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_38_2' (conv_bckwd/main.cpp:38:34) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_1' (conv_bckwd/main.cpp:37:30) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_6' (conv_bckwd/main.cpp:49:38) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_5' (conv_bckwd/main.cpp:48:34) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_4' (conv_bckwd/main.cpp:47:30) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_67_9' (conv_bckwd/main.cpp:67:34) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_8' (conv_bckwd/main.cpp:66:30) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_84_13' (conv_bckwd/main.cpp:84:39) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_12' (conv_bckwd/main.cpp:83:35) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_82_11' (conv_bckwd/main.cpp:82:31) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_16' (conv_bckwd/main.cpp:93:35) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_15' (conv_bckwd/main.cpp:92:31) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_111_23' (conv_bckwd/main.cpp:111:48) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_110_22' (conv_bckwd/main.cpp:110:44) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_109_21' (conv_bckwd/main.cpp:109:40) in function 'conv_bckwd' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_108_20' (conv_bckwd/main.cpp:108:36) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_107_19' (conv_bckwd/main.cpp:107:32) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_127_27' (conv_bckwd/main.cpp:127:40) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_126_26' (conv_bckwd/main.cpp:126:36) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_25' (conv_bckwd/main.cpp:125:32) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_136_30' (conv_bckwd/main.cpp:136:36) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_135_29' (conv_bckwd/main.cpp:135:32) in function 'conv_bckwd'.
INFO: [HLS 200-472] Inferring partial write operation for 'xbuf' (conv_bckwd/main.cpp:40:31)
INFO: [HLS 200-472] Inferring partial write operation for 'wbuf' (conv_bckwd/main.cpp:51:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dybuf' (conv_bckwd/main.cpp:69:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf' (conv_bckwd/main.cpp:86:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dxbuf' (conv_bckwd/main.cpp:95:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf' (conv_bckwd/main.cpp:113:49)
INFO: [HLS 200-472] Inferring partial write operation for 'dxbuf' (conv_bckwd/main.cpp:114:50)
INFO: [HLS 200-472] Inferring partial write operation for 'dbbuf' (conv_bckwd/main.cpp:118:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 180.569 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_bckwd' ...
WARNING: [SYN 201-107] Renaming port name 'conv_bckwd/W' to 'conv_bckwd/W_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_bckwd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln138) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_50_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_85_14'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_94_17'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_101_18'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_22_VITIS_LOOP_111_23_VITIS_LOOP_112_24'.
WARNING: [HLS 200-880] The II Violation in module 'conv_bckwd' (loop 'VITIS_LOOP_110_22_VITIS_LOOP_111_23_VITIS_LOOP_112_24'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('dxbuf_addr_2_write_ln114', conv_bckwd/main.cpp:114) of variable 'add2', conv_bckwd/main.cpp:114 on array 'dxbuf', conv_bckwd/main.cpp:77 and 'load' operation ('dxbuf_load_1', conv_bckwd/main.cpp:114) on array 'dxbuf', conv_bckwd/main.cpp:77.
WARNING: [HLS 200-880] The II Violation in module 'conv_bckwd' (loop 'VITIS_LOOP_110_22_VITIS_LOOP_111_23_VITIS_LOOP_112_24'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('dxbuf_addr_2_write_ln114', conv_bckwd/main.cpp:114) of variable 'add2', conv_bckwd/main.cpp:114 on array 'dxbuf', conv_bckwd/main.cpp:77 and 'load' operation ('dxbuf_load_1', conv_bckwd/main.cpp:114) on array 'dxbuf', conv_bckwd/main.cpp:77.
WARNING: [HLS 200-880] The II Violation in module 'conv_bckwd' (loop 'VITIS_LOOP_110_22_VITIS_LOOP_111_23_VITIS_LOOP_112_24'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('dxbuf_addr_2_write_ln114', conv_bckwd/main.cpp:114) of variable 'add2', conv_bckwd/main.cpp:114 on array 'dxbuf', conv_bckwd/main.cpp:77 and 'load' operation ('dxbuf_load_1', conv_bckwd/main.cpp:114) on array 'dxbuf', conv_bckwd/main.cpp:77.
WARNING: [HLS 200-880] The II Violation in module 'conv_bckwd' (loop 'VITIS_LOOP_110_22_VITIS_LOOP_111_23_VITIS_LOOP_112_24'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('reuse_reg_write_ln114', conv_bckwd/main.cpp:114) of variable 'add2', conv_bckwd/main.cpp:114 on local variable 'reuse_reg' and 'load' operation ('reuse_reg_load') on local variable 'reuse_reg'.
WARNING: [HLS 200-880] The II Violation in module 'conv_bckwd' (loop 'VITIS_LOOP_110_22_VITIS_LOOP_111_23_VITIS_LOOP_112_24'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('reuse_reg_write_ln114', conv_bckwd/main.cpp:114) of variable 'add2', conv_bckwd/main.cpp:114 on local variable 'reuse_reg' and 'load' operation ('reuse_reg_load') on local variable 'reuse_reg'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_offset=off
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name conv_bckwd conv_bckwd 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.978 MB.
INFO: [HLS 200-10] Analyzing design file 'conv_bckwd/main.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.69 seconds. CPU system time: 0.3 seconds. Elapsed time: 5.46 seconds; current allocated memory: 157.626 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:8:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:8:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:8:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:8:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:8:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:8:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_bckwd(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:8:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_42_3'(conv_bckwd/main.cpp:42:30) has been inferred on port 'gmem' (conv_bckwd/main.cpp:42:30)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_53_7'(conv_bckwd/main.cpp:53:34) has been inferred on port 'gmem' (conv_bckwd/main.cpp:53:34)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_71_10'(conv_bckwd/main.cpp:71:31) has been inferred on port 'gmem' (conv_bckwd/main.cpp:71:31)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_88_14'(conv_bckwd/main.cpp:88:35) has been inferred on port 'gmem' (conv_bckwd/main.cpp:88:35)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_97_17'(conv_bckwd/main.cpp:97:31) has been inferred on port 'gmem' (conv_bckwd/main.cpp:97:31)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_104_18'(conv_bckwd/main.cpp:104:24) has been inferred on port 'gmem' (conv_bckwd/main.cpp:104:24)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_131_28'(conv_bckwd/main.cpp:131:36) has been inferred on port 'gmem' (conv_bckwd/main.cpp:131:36)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_140_31'(conv_bckwd/main.cpp:140:32) has been inferred on port 'gmem' (conv_bckwd/main.cpp:140:32)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_147_32'(conv_bckwd/main.cpp:147:24) has been inferred on port 'gmem' (conv_bckwd/main.cpp:147:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_bckwd(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:105:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_bckwd(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:148:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_bckwd(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:141:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_bckwd(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int)' (conv_bckwd/main.cpp:132:50)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.18 seconds. CPU system time: 0.21 seconds. Elapsed time: 4.39 seconds; current allocated memory: 160.187 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 160.189 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 165.924 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 169.838 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (conv_bckwd/main.cpp:42) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_7' (conv_bckwd/main.cpp:53) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_10' (conv_bckwd/main.cpp:71) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_88_14' (conv_bckwd/main.cpp:88) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_17' (conv_bckwd/main.cpp:97) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_18' (conv_bckwd/main.cpp:104) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_115_24' (conv_bckwd/main.cpp:115) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_28' (conv_bckwd/main.cpp:131) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_31' (conv_bckwd/main.cpp:140) in function 'conv_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_147_32' (conv_bckwd/main.cpp:147) in function 'conv_bckwd' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 197.545 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_41_2' (conv_bckwd/main.cpp:41:34) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (conv_bckwd/main.cpp:40:30) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_52_6' (conv_bckwd/main.cpp:52:38) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_5' (conv_bckwd/main.cpp:51:34) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_4' (conv_bckwd/main.cpp:50:30) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_70_9' (conv_bckwd/main.cpp:70:34) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_8' (conv_bckwd/main.cpp:69:30) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_87_13' (conv_bckwd/main.cpp:87:39) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_12' (conv_bckwd/main.cpp:86:35) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_11' (conv_bckwd/main.cpp:85:31) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_96_16' (conv_bckwd/main.cpp:96:35) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_95_15' (conv_bckwd/main.cpp:95:31) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_114_23' (conv_bckwd/main.cpp:114:48) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_22' (conv_bckwd/main.cpp:113:44) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_112_21' (conv_bckwd/main.cpp:112:40) in function 'conv_bckwd' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_111_20' (conv_bckwd/main.cpp:111:36) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_110_19' (conv_bckwd/main.cpp:110:32) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_130_27' (conv_bckwd/main.cpp:130:40) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_129_26' (conv_bckwd/main.cpp:129:36) in function 'conv_bckwd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_128_25' (conv_bckwd/main.cpp:128:32) in function 'conv_bckwd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_139_30' (conv_bckwd/main.cpp:139:36) in function 'conv_bckwd' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_29' (conv_bckwd/main.cpp:138:32) in function 'conv_bckwd'.
INFO: [HLS 200-472] Inferring partial write operation for 'xbuf.V' (conv_bckwd/main.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'wbuf.V' (conv_bckwd/main.cpp:54:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dybuf.V' (conv_bckwd/main.cpp:72:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' (conv_bckwd/main.cpp:89:39)
INFO: [HLS 200-472] Inferring partial write operation for 'dxbuf.V' (conv_bckwd/main.cpp:98:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'dbbuf.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 197.440 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_bckwd' ...
WARNING: [SYN 201-107] Renaming port name 'conv_bckwd/W' to 'conv_bckwd/W_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_bckwd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln141) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_71_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_88_14'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_97_17'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_104_18'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_22_VITIS_LOOP_114_23_VITIS_LOOP_115_24'.
WARNING: [HLS 200-880] The II Violation in module 'conv_bckwd' (loop 'VITIS_LOOP_113_22_VITIS_LOOP_114_23_VITIS_LOOP_115_24'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('dxbuf_V_addr_2_write_ln708') of variable 'trunc_ln708_1' on array 'dxbuf.V', conv_bckwd/main.cpp:80 and 'load' operation ('dxbuf_V_load_1') on array 'dxbuf.V', conv_bckwd/main.cpp:80.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'VITIS_LOOP_113_22_VITIS_LOOP_114_23_VITIS_LOOP_115_24'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_28'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_131_28'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_140_31'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_32'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_147_32'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 200.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.22 seconds; current allocated memory: 203.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_bckwd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_bckwd/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_bckwd/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_bckwd/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_bckwd/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_bckwd/dx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_bckwd/dw' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_bckwd/db' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_bckwd/dy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_bckwd/F' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_bckwd/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_bckwd/H' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_bckwd/W_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_bckwd/FH' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_bckwd/FW' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_bckwd' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'w', 'y', 'dx', 'dw', 'db', 'dy', 'F', 'C', 'H', 'W_r', 'FH', 'FW' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_11ns_10ns_8ns_17_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14ns_8ns_17ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_23ns_23_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_10ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_64ns_95_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_2_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_8ns_11_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_bckwd'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 210.237 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_bckwd_mul_31s_31s_31_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_bckwd_mul_32ns_32ns_64_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_bckwd_mul_4ns_8ns_11_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_bckwd_mul_31ns_64ns_95_5_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_bckwd_mul_31ns_32ns_63_2_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_bckwd_mul_32ns_64ns_96_5_1_Multiplier_5'
INFO: [RTMG 210-278] Implementing memory 'conv_bckwd_xbuf_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_bckwd_wbuf_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_bckwd_dxbuf_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_bckwd_dbbuf_V_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.23 seconds. CPU system time: 0.11 seconds. Elapsed time: 5.34 seconds; current allocated memory: 231.393 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_bckwd.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_bckwd.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20.35 seconds. CPU system time: 0.71 seconds. Elapsed time: 20.52 seconds; current allocated memory: 232.075 MB.
