git clone --depth 1 --no-tags https://github.com/russtintolentino24/Advanced-Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/607070424
git clone --depth 1 --no-tags https://github.com/15944484059/qianqian.git f:/verilog_sva_gh_scraper/data/full_repos/607420978
git clone --depth 1 --no-tags https://github.com/Abhijeet07Singh/Digital-Delay-Timer.git f:/verilog_sva_gh_scraper/data/full_repos/607861511
git clone --depth 1 --no-tags https://github.com/JackSabine/pisap-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/607915166
git clone --depth 1 --no-tags https://github.com/zxcasd89525/2020_grad_SME.git f:/verilog_sva_gh_scraper/data/full_repos/608228217
git clone --depth 1 --no-tags https://github.com/Homealone7/bfloat16-FPU.git f:/verilog_sva_gh_scraper/data/full_repos/608003366
git clone --depth 1 --no-tags https://github.com/IJaksic/FIFO-implementation-on-FPGA-using-Verilog-language.git f:/verilog_sva_gh_scraper/data/full_repos/608113095
git clone --depth 1 --no-tags https://github.com/andy-bower/verilated-ssem.git f:/verilog_sva_gh_scraper/data/full_repos/605320122
git clone --depth 1 --no-tags https://github.com/497672776/myRSA_r.git f:/verilog_sva_gh_scraper/data/full_repos/604487784
git clone --depth 1 --no-tags https://github.com/CSham31/Image-Down-Sampling-Custom-Processor-.git f:/verilog_sva_gh_scraper/data/full_repos/609620506
git clone --depth 1 --no-tags https://github.com/AliBadry/Asynchrounus-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/609682308
git clone --depth 1 --no-tags https://github.com/gbsha/rgb_mixer.git f:/verilog_sva_gh_scraper/data/full_repos/608715163
git clone --depth 1 --no-tags https://github.com/cooper103/SingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/610404064
git clone --depth 1 --no-tags https://github.com/edinafazakas/FIFO-VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/610426605
git clone --depth 1 --no-tags https://github.com/daviddeng8/BinaryMadness.git f:/verilog_sva_gh_scraper/data/full_repos/610454866
git clone --depth 1 --no-tags https://github.com/Edmond1218/ad9238-cic-udp-send.git f:/verilog_sva_gh_scraper/data/full_repos/611641579
git clone --depth 1 --no-tags https://github.com/DogeYeet/ee477-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/607408559
git clone --depth 1 --no-tags https://github.com/shiyamkesav/Signed_calculator_Gate_level_modelling.git f:/verilog_sva_gh_scraper/data/full_repos/607838010
git clone --depth 1 --no-tags https://github.com/Nalinaa/correct_verilog_test.git f:/verilog_sva_gh_scraper/data/full_repos/606984992
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/C2S2-SERDES.git f:/verilog_sva_gh_scraper/data/full_repos/606869567
git clone --depth 1 --no-tags https://github.com/DavidZyy/armv7_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/607566254
git clone --depth 1 --no-tags https://github.com/jaredoong/EE2026.git f:/verilog_sva_gh_scraper/data/full_repos/608026542
git clone --depth 1 --no-tags https://github.com/alu0101339542/Estructura-de-computadores.git f:/verilog_sva_gh_scraper/data/full_repos/605587645
git clone --depth 1 --no-tags https://github.com/RageHyperNOVA/Project-Security-based-EVM-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/606395860
git clone --depth 1 --no-tags https://github.com/ManideepUtla/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/605181993
git clone --depth 1 --no-tags https://github.com/Chowdary18/ChiselCNNDesignTesting.git f:/verilog_sva_gh_scraper/data/full_repos/605190026
git clone --depth 1 --no-tags https://github.com/spetca/SAP-1.git f:/verilog_sva_gh_scraper/data/full_repos/606647674
git clone --depth 1 --no-tags https://github.com/omerkibar/cpu-design-project.git f:/verilog_sva_gh_scraper/data/full_repos/606731286
git clone --depth 1 --no-tags https://github.com/kokoza/my_first_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/606591934
git clone --depth 1 --no-tags https://github.com/GLADICOS/PADS.git f:/verilog_sva_gh_scraper/data/full_repos/609629286
git clone --depth 1 --no-tags https://github.com/geethasreekoncha/MIPS-32-bit.git f:/verilog_sva_gh_scraper/data/full_repos/611161803
git clone --depth 1 --no-tags https://github.com/OmarSaye/ALSU_FPGA_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/611082258
git clone --depth 1 --no-tags https://github.com/POINTSPAWN/xiaosaiyep.git f:/verilog_sva_gh_scraper/data/full_repos/607157589
git clone --depth 1 --no-tags https://github.com/SergeyIvanets/Lab.git f:/verilog_sva_gh_scraper/data/full_repos/607099126
git clone --depth 1 --no-tags https://github.com/Onepiece2002/-2004-.git f:/verilog_sva_gh_scraper/data/full_repos/607508753
git clone --depth 1 --no-tags https://github.com/Omkar-vichare/mux_8-1.git f:/verilog_sva_gh_scraper/data/full_repos/611388230
git clone --depth 1 --no-tags https://github.com/ZyaDSobhy/AES128-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/609968104
git clone --depth 1 --no-tags https://github.com/rad68/round-robin.git f:/verilog_sva_gh_scraper/data/full_repos/610077724
git clone --depth 1 --no-tags https://github.com/bradly0cjw/LD.git f:/verilog_sva_gh_scraper/data/full_repos/610682509
git clone --depth 1 --no-tags https://github.com/luiscarlos63/Decrypt_module.git f:/verilog_sva_gh_scraper/data/full_repos/610828700
git clone --depth 1 --no-tags https://github.com/BasselYD/UART-System.git f:/verilog_sva_gh_scraper/data/full_repos/611726345
git clone --depth 1 --no-tags https://github.com/EmbeddedCamerata/Simple-RISC-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/611196766
git clone --depth 1 --no-tags https://github.com/psychogenic/tinytapeout03-design-a.git f:/verilog_sva_gh_scraper/data/full_repos/610986331
git clone --depth 1 --no-tags https://github.com/JasonLrh/GoWin_FPGA_Prj.git f:/verilog_sva_gh_scraper/data/full_repos/611624199
git clone --depth 1 --no-tags https://github.com/sevvalkaradeniz/CS303-Egg_Timer_Project.git f:/verilog_sva_gh_scraper/data/full_repos/611412932
git clone --depth 1 --no-tags https://github.com/Divyajyotipatra10/rail_Verilog_lock_system.git f:/verilog_sva_gh_scraper/data/full_repos/611910004
git clone --depth 1 --no-tags https://github.com/ThEGodfatherEmmm/conv_cutoff.git f:/verilog_sva_gh_scraper/data/full_repos/605256133
git clone --depth 1 --no-tags https://github.com/sime-chill/TCAM_Mem.git f:/verilog_sva_gh_scraper/data/full_repos/608433326
git clone --depth 1 --no-tags https://github.com/calvinkeyes/sw_chisel.git f:/verilog_sva_gh_scraper/data/full_repos/608338207
git clone --depth 1 --no-tags https://github.com/banks47j/Verilog-MicroController.git f:/verilog_sva_gh_scraper/data/full_repos/608500287
git clone --depth 1 --no-tags https://github.com/nateblinux/16-Bit-Mips.git f:/verilog_sva_gh_scraper/data/full_repos/605646495
git clone --depth 1 --no-tags https://github.com/forsubmitcode/Anonymous.git f:/verilog_sva_gh_scraper/data/full_repos/606342361
git clone --depth 1 --no-tags https://github.com/JaishreeJ/test.git f:/verilog_sva_gh_scraper/data/full_repos/606298864
git clone --depth 1 --no-tags https://github.com/annie910201/ICDC.git f:/verilog_sva_gh_scraper/data/full_repos/608636505
git clone --depth 1 --no-tags https://github.com/gbeatty3/ee477-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/608391461
git clone --depth 1 --no-tags https://github.com/Sanmml/trifunc_mpw.git f:/verilog_sva_gh_scraper/data/full_repos/608740012
git clone --depth 1 --no-tags https://github.com/IshanGProjects/lab6-ECEN.git f:/verilog_sva_gh_scraper/data/full_repos/611962853
git clone --depth 1 --no-tags https://github.com/ensaktrn/Door-Card-System.git f:/verilog_sva_gh_scraper/data/full_repos/609302890
git clone --depth 1 --no-tags https://github.com/TuringKi/test_efabless_chip.git f:/verilog_sva_gh_scraper/data/full_repos/609762982
git clone --depth 1 --no-tags https://github.com/Vedhanth123/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/608984344
git clone --depth 1 --no-tags https://github.com/chiangkd/Verilog-practice.git f:/verilog_sva_gh_scraper/data/full_repos/610399315
git clone --depth 1 --no-tags https://github.com/imx0x/Buzzer-Controlled-Timer-using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/606416455
git clone --depth 1 --no-tags https://github.com/XuerZeng/ECE241-Lab8.git f:/verilog_sva_gh_scraper/data/full_repos/605229273
git clone --depth 1 --no-tags https://github.com/mohdfahad12328/scpu.git f:/verilog_sva_gh_scraper/data/full_repos/605360704
git clone --depth 1 --no-tags https://github.com/Perumaltuty/verilog_test_01.git f:/verilog_sva_gh_scraper/data/full_repos/606810569
git clone --depth 1 --no-tags https://github.com/SharmaPrateek18/Priority_Encoder_8x3_Behavioural.git f:/verilog_sva_gh_scraper/data/full_repos/606868622
git clone --depth 1 --no-tags https://github.com/Vinupriya-2502/Verilog_Test_01.git f:/verilog_sva_gh_scraper/data/full_repos/606852062
git clone --depth 1 --no-tags https://github.com/hankshyu/ICLab-2023.git f:/verilog_sva_gh_scraper/data/full_repos/615730581
git clone --depth 1 --no-tags https://github.com/mcleod-ideafix/divtiesus.git f:/verilog_sva_gh_scraper/data/full_repos/616089488
git clone --depth 1 --no-tags https://github.com/ekb0412/100DaysofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/619108844
git clone --depth 1 --no-tags https://github.com/openasic-org/xk264.git f:/verilog_sva_gh_scraper/data/full_repos/617290988
git clone --depth 1 --no-tags https://github.com/fivexxxxx/image_processing.git f:/verilog_sva_gh_scraper/data/full_repos/614703657
git clone --depth 1 --no-tags https://github.com/merldsu/SAP_FPU.git f:/verilog_sva_gh_scraper/data/full_repos/614207440
git clone --depth 1 --no-tags https://github.com/OlegMishin/A500_8MB_ide2.git f:/verilog_sva_gh_scraper/data/full_repos/612988751
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tinytapeout-03.git f:/verilog_sva_gh_scraper/data/full_repos/614036932
git clone --depth 1 --no-tags https://github.com/jhdjames37/RISC-V-CPU-simple.git f:/verilog_sva_gh_scraper/data/full_repos/612505188
git clone --depth 1 --no-tags https://github.com/mbaykenar/computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/616910774
git clone --depth 1 --no-tags https://github.com/mostafa-elgendy22/PrUcess.git f:/verilog_sva_gh_scraper/data/full_repos/617578699
git clone --depth 1 --no-tags https://github.com/ZipCPU/wbsata.git f:/verilog_sva_gh_scraper/data/full_repos/616446696
git clone --depth 1 --no-tags https://github.com/merldsu/RISCV_Single_Cycle_Core.git f:/verilog_sva_gh_scraper/data/full_repos/618695027
git clone --depth 1 --no-tags https://github.com/antongale/arcade-exerion.git f:/verilog_sva_gh_scraper/data/full_repos/615334344
git clone --depth 1 --no-tags https://github.com/simoasnaghi/FPGA_PUF.git f:/verilog_sva_gh_scraper/data/full_repos/615242674
git clone --depth 1 --no-tags https://github.com/DmitryZlobec/yrv-omdazz.git f:/verilog_sva_gh_scraper/data/full_repos/615375945
git clone --depth 1 --no-tags https://github.com/jyuwaaw/Digital_IC_Design.git f:/verilog_sva_gh_scraper/data/full_repos/618513393
git clone --depth 1 --no-tags https://github.com/zaun/BasicCPU.git f:/verilog_sva_gh_scraper/data/full_repos/619011621
git clone --depth 1 --no-tags https://github.com/ArvinDelavari/Digital-Circuits-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/614502127
git clone --depth 1 --no-tags https://github.com/santosh2407/Design-and-Analysis-of-SPI-Master-Salve-using-18nm-in-Qflow.git f:/verilog_sva_gh_scraper/data/full_repos/612171608
git clone --depth 1 --no-tags https://github.com/thuCGRA/2D-MeshNoC.git f:/verilog_sva_gh_scraper/data/full_repos/615229300
git clone --depth 1 --no-tags https://github.com/abdelazeem201/Microcontrollers-based-on-the-Arm-Cortex-M0.git f:/verilog_sva_gh_scraper/data/full_repos/616064004
git clone --depth 1 --no-tags https://github.com/wang-hanmo/SuBolt-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/613288816
git clone --depth 1 --no-tags https://github.com/Weichi-Zhang/FPU.git f:/verilog_sva_gh_scraper/data/full_repos/617488773
git clone --depth 1 --no-tags https://github.com/AmberHeart/Serial-debug-unit.git f:/verilog_sva_gh_scraper/data/full_repos/614869197
git clone --depth 1 --no-tags https://github.com/Kaed3mi/2022-BUAA-CO.git f:/verilog_sva_gh_scraper/data/full_repos/616868752
git clone --depth 1 --no-tags https://github.com/djordje200179/Niski.git f:/verilog_sva_gh_scraper/data/full_repos/615642174
git clone --depth 1 --no-tags https://github.com/abarajithan11/systolic-transformer.git f:/verilog_sva_gh_scraper/data/full_repos/612059462
git clone --depth 1 --no-tags https://github.com/RaviKumarKorada217/Sequence-detectors.git f:/verilog_sva_gh_scraper/data/full_repos/612888417
git clone --depth 1 --no-tags https://github.com/FaresAtef1/AES-Advanced-Encryption-Standard.git f:/verilog_sva_gh_scraper/data/full_repos/618632535
git clone --depth 1 --no-tags https://github.com/marsohod4you/MCY112.git f:/verilog_sva_gh_scraper/data/full_repos/618705767
git clone --depth 1 --no-tags https://github.com/Steven-Ysm/NUAA-Principles-of-computer-composition.git f:/verilog_sva_gh_scraper/data/full_repos/613175620
git clone --depth 1 --no-tags https://github.com/RayJinStudio/Ray_RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/614314449
