Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep 26 19:23:44 2023
| Host         : LAPTOP-03UPN56G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vag_colorbar_timing_summary_routed.rpt -pb vag_colorbar_timing_summary_routed.pb -rpx vag_colorbar_timing_summary_routed.rpx -warn_on_violation
| Design       : vag_colorbar
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.074        0.000                      0                   40        0.226        0.000                      0                   40        2.633        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  clk_out1_pll_108  {0.000 4.630}        9.259           108.000         
  clkfbout_pll_108  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_pll_108        5.074        0.000                      0                   40        0.226        0.000                      0                   40        4.130        0.000                       0                    32  
  clkfbout_pll_108                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  pll_108_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  pll_108_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll_108_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll_108_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll_108_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll_108_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_108
  To Clock:  clk_out1_pll_108

Setup :            0  Failing Endpoints,  Worst Slack        5.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_ctrl_inst/cnt_c_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_pll_108 rise@9.259ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.966ns (25.258%)  route 2.859ns (74.742%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 7.273 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.624    -2.374    vga_ctrl_inst/CLK
    SLICE_X62Y89         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           1.030    -0.925    vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.299    -0.626 f  vga_ctrl_inst/cnt_c[10]_i_9/O
                         net (fo=2, routed)           0.701     0.075    vga_ctrl_inst/cnt_c[10]_i_9_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.199 f  vga_ctrl_inst/cnt_c[10]_i_3/O
                         net (fo=4, routed)           0.523     0.723    vga_ctrl_inst/cnt_c[10]_i_3_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.847 r  vga_ctrl_inst/cnt_c[10]_i_1/O
                         net (fo=11, routed)          0.604     1.451    vga_ctrl_inst/cnt_c0
    SLICE_X61Y90         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.506     7.273    vga_ctrl_inst/CLK
    SLICE_X61Y90         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[10]/C
                         clock pessimism             -0.428     6.845    
                         clock uncertainty           -0.116     6.729    
    SLICE_X61Y90         FDCE (Setup_fdce_C_CE)      -0.205     6.524    vga_ctrl_inst/cnt_c_reg[10]
  -------------------------------------------------------------------
                         required time                          6.524    
                         arrival time                          -1.451    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_ctrl_inst/cnt_c_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_pll_108 rise@9.259ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.966ns (25.567%)  route 2.812ns (74.433%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 7.274 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.624    -2.374    vga_ctrl_inst/CLK
    SLICE_X62Y89         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           1.030    -0.925    vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.299    -0.626 f  vga_ctrl_inst/cnt_c[10]_i_9/O
                         net (fo=2, routed)           0.701     0.075    vga_ctrl_inst/cnt_c[10]_i_9_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.199 f  vga_ctrl_inst/cnt_c[10]_i_3/O
                         net (fo=4, routed)           0.523     0.723    vga_ctrl_inst/cnt_c[10]_i_3_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.847 r  vga_ctrl_inst/cnt_c[10]_i_1/O
                         net (fo=11, routed)          0.558     1.404    vga_ctrl_inst/cnt_c0
    SLICE_X60Y91         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.507     7.274    vga_ctrl_inst/CLK
    SLICE_X60Y91         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[7]/C
                         clock pessimism             -0.428     6.846    
                         clock uncertainty           -0.116     6.730    
    SLICE_X60Y91         FDCE (Setup_fdce_C_CE)      -0.169     6.561    vga_ctrl_inst/cnt_c_reg[7]
  -------------------------------------------------------------------
                         required time                          6.561    
                         arrival time                          -1.404    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_ctrl_inst/cnt_c_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_pll_108 rise@9.259ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.966ns (25.567%)  route 2.812ns (74.433%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 7.274 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.624    -2.374    vga_ctrl_inst/CLK
    SLICE_X62Y89         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           1.030    -0.925    vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.299    -0.626 f  vga_ctrl_inst/cnt_c[10]_i_9/O
                         net (fo=2, routed)           0.701     0.075    vga_ctrl_inst/cnt_c[10]_i_9_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.199 f  vga_ctrl_inst/cnt_c[10]_i_3/O
                         net (fo=4, routed)           0.523     0.723    vga_ctrl_inst/cnt_c[10]_i_3_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.847 r  vga_ctrl_inst/cnt_c[10]_i_1/O
                         net (fo=11, routed)          0.558     1.404    vga_ctrl_inst/cnt_c0
    SLICE_X60Y91         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.507     7.274    vga_ctrl_inst/CLK
    SLICE_X60Y91         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[8]/C
                         clock pessimism             -0.428     6.846    
                         clock uncertainty           -0.116     6.730    
    SLICE_X60Y91         FDCE (Setup_fdce_C_CE)      -0.169     6.561    vga_ctrl_inst/cnt_c_reg[8]
  -------------------------------------------------------------------
                         required time                          6.561    
                         arrival time                          -1.404    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_ctrl_inst/cnt_c_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_pll_108 rise@9.259ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.966ns (25.567%)  route 2.812ns (74.433%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 7.274 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.624    -2.374    vga_ctrl_inst/CLK
    SLICE_X62Y89         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           1.030    -0.925    vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.299    -0.626 f  vga_ctrl_inst/cnt_c[10]_i_9/O
                         net (fo=2, routed)           0.701     0.075    vga_ctrl_inst/cnt_c[10]_i_9_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.199 f  vga_ctrl_inst/cnt_c[10]_i_3/O
                         net (fo=4, routed)           0.523     0.723    vga_ctrl_inst/cnt_c[10]_i_3_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.847 r  vga_ctrl_inst/cnt_c[10]_i_1/O
                         net (fo=11, routed)          0.558     1.404    vga_ctrl_inst/cnt_c0
    SLICE_X60Y91         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.507     7.274    vga_ctrl_inst/CLK
    SLICE_X60Y91         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[9]/C
                         clock pessimism             -0.428     6.846    
                         clock uncertainty           -0.116     6.730    
    SLICE_X60Y91         FDCE (Setup_fdce_C_CE)      -0.169     6.561    vga_ctrl_inst/cnt_c_reg[9]
  -------------------------------------------------------------------
                         required time                          6.561    
                         arrival time                          -1.404    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_ctrl_inst/cnt_c_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_pll_108 rise@9.259ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 0.966ns (25.588%)  route 2.809ns (74.412%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 7.273 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.624    -2.374    vga_ctrl_inst/CLK
    SLICE_X62Y89         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           1.030    -0.925    vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.299    -0.626 f  vga_ctrl_inst/cnt_c[10]_i_9/O
                         net (fo=2, routed)           0.701     0.075    vga_ctrl_inst/cnt_c[10]_i_9_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.199 f  vga_ctrl_inst/cnt_c[10]_i_3/O
                         net (fo=4, routed)           0.523     0.723    vga_ctrl_inst/cnt_c[10]_i_3_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.847 r  vga_ctrl_inst/cnt_c[10]_i_1/O
                         net (fo=11, routed)          0.555     1.401    vga_ctrl_inst/cnt_c0
    SLICE_X60Y89         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.506     7.273    vga_ctrl_inst/CLK
    SLICE_X60Y89         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[0]/C
                         clock pessimism             -0.428     6.845    
                         clock uncertainty           -0.116     6.729    
    SLICE_X60Y89         FDCE (Setup_fdce_C_CE)      -0.169     6.560    vga_ctrl_inst/cnt_c_reg[0]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_ctrl_inst/cnt_c_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_pll_108 rise@9.259ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 0.966ns (25.588%)  route 2.809ns (74.412%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 7.273 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.624    -2.374    vga_ctrl_inst/CLK
    SLICE_X62Y89         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           1.030    -0.925    vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.299    -0.626 f  vga_ctrl_inst/cnt_c[10]_i_9/O
                         net (fo=2, routed)           0.701     0.075    vga_ctrl_inst/cnt_c[10]_i_9_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.199 f  vga_ctrl_inst/cnt_c[10]_i_3/O
                         net (fo=4, routed)           0.523     0.723    vga_ctrl_inst/cnt_c[10]_i_3_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.847 r  vga_ctrl_inst/cnt_c[10]_i_1/O
                         net (fo=11, routed)          0.555     1.401    vga_ctrl_inst/cnt_c0
    SLICE_X60Y89         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.506     7.273    vga_ctrl_inst/CLK
    SLICE_X60Y89         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[1]/C
                         clock pessimism             -0.428     6.845    
                         clock uncertainty           -0.116     6.729    
    SLICE_X60Y89         FDCE (Setup_fdce_C_CE)      -0.169     6.560    vga_ctrl_inst/cnt_c_reg[1]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_ctrl_inst/cnt_c_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_pll_108 rise@9.259ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.966ns (25.880%)  route 2.767ns (74.120%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 7.275 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.624    -2.374    vga_ctrl_inst/CLK
    SLICE_X62Y89         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           1.030    -0.925    vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.299    -0.626 f  vga_ctrl_inst/cnt_c[10]_i_9/O
                         net (fo=2, routed)           0.701     0.075    vga_ctrl_inst/cnt_c[10]_i_9_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.199 f  vga_ctrl_inst/cnt_c[10]_i_3/O
                         net (fo=4, routed)           0.523     0.723    vga_ctrl_inst/cnt_c[10]_i_3_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.847 r  vga_ctrl_inst/cnt_c[10]_i_1/O
                         net (fo=11, routed)          0.512     1.359    vga_ctrl_inst/cnt_c0
    SLICE_X62Y91         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.508     7.275    vga_ctrl_inst/CLK
    SLICE_X62Y91         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[4]/C
                         clock pessimism             -0.414     6.861    
                         clock uncertainty           -0.116     6.745    
    SLICE_X62Y91         FDCE (Setup_fdce_C_CE)      -0.205     6.540    vga_ctrl_inst/cnt_c_reg[4]
  -------------------------------------------------------------------
                         required time                          6.540    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_ctrl_inst/cnt_c_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_pll_108 rise@9.259ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.966ns (26.573%)  route 2.669ns (73.427%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 7.273 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.624    -2.374    vga_ctrl_inst/CLK
    SLICE_X62Y89         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           1.030    -0.925    vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.299    -0.626 f  vga_ctrl_inst/cnt_c[10]_i_9/O
                         net (fo=2, routed)           0.701     0.075    vga_ctrl_inst/cnt_c[10]_i_9_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.199 f  vga_ctrl_inst/cnt_c[10]_i_3/O
                         net (fo=4, routed)           0.523     0.723    vga_ctrl_inst/cnt_c[10]_i_3_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.847 r  vga_ctrl_inst/cnt_c[10]_i_1/O
                         net (fo=11, routed)          0.415     1.261    vga_ctrl_inst/cnt_c0
    SLICE_X60Y90         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.506     7.273    vga_ctrl_inst/CLK
    SLICE_X60Y90         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[2]/C
                         clock pessimism             -0.428     6.845    
                         clock uncertainty           -0.116     6.729    
    SLICE_X60Y90         FDCE (Setup_fdce_C_CE)      -0.169     6.560    vga_ctrl_inst/cnt_c_reg[2]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -1.261    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_ctrl_inst/cnt_c_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_pll_108 rise@9.259ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.966ns (26.573%)  route 2.669ns (73.427%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 7.273 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.624    -2.374    vga_ctrl_inst/CLK
    SLICE_X62Y89         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           1.030    -0.925    vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.299    -0.626 f  vga_ctrl_inst/cnt_c[10]_i_9/O
                         net (fo=2, routed)           0.701     0.075    vga_ctrl_inst/cnt_c[10]_i_9_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.199 f  vga_ctrl_inst/cnt_c[10]_i_3/O
                         net (fo=4, routed)           0.523     0.723    vga_ctrl_inst/cnt_c[10]_i_3_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.847 r  vga_ctrl_inst/cnt_c[10]_i_1/O
                         net (fo=11, routed)          0.415     1.261    vga_ctrl_inst/cnt_c0
    SLICE_X60Y90         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.506     7.273    vga_ctrl_inst/CLK
    SLICE_X60Y90         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[5]/C
                         clock pessimism             -0.428     6.845    
                         clock uncertainty           -0.116     6.729    
    SLICE_X60Y90         FDCE (Setup_fdce_C_CE)      -0.169     6.560    vga_ctrl_inst/cnt_c_reg[5]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -1.261    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_ctrl_inst/cnt_c_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_pll_108 rise@9.259ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.966ns (26.573%)  route 2.669ns (73.427%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 7.273 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.624    -2.374    vga_ctrl_inst/CLK
    SLICE_X62Y89         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           1.030    -0.925    vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.299    -0.626 f  vga_ctrl_inst/cnt_c[10]_i_9/O
                         net (fo=2, routed)           0.701     0.075    vga_ctrl_inst/cnt_c[10]_i_9_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.199 f  vga_ctrl_inst/cnt_c[10]_i_3/O
                         net (fo=4, routed)           0.523     0.723    vga_ctrl_inst/cnt_c[10]_i_3_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     0.847 r  vga_ctrl_inst/cnt_c[10]_i_1/O
                         net (fo=11, routed)          0.415     1.261    vga_ctrl_inst/cnt_c0
    SLICE_X60Y90         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.506     7.273    vga_ctrl_inst/CLK
    SLICE_X60Y90         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[6]/C
                         clock pessimism             -0.428     6.845    
                         clock uncertainty           -0.116     6.729    
    SLICE_X60Y90         FDCE (Setup_fdce_C_CE)      -0.169     6.560    vga_ctrl_inst/cnt_c_reg[6]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -1.261    
  -------------------------------------------------------------------
                         slack                                  5.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_ctrl_inst/cnt_h_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_108 rise@0.000ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.518    vga_ctrl_inst/CLK
    SLICE_X62Y89         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDCE (Prop_fdce_C_Q)         0.128    -0.390 r  vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.091    -0.300    vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.099    -0.201 r  vga_ctrl_inst/cnt_h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    vga_ctrl_inst/cnt_h[5]
    SLICE_X62Y89         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.861    -0.286    vga_ctrl_inst/CLK
    SLICE_X62Y89         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[5]/C
                         clock pessimism             -0.233    -0.518    
    SLICE_X62Y89         FDCE (Hold_fdce_C_D)         0.092    -0.426    vga_ctrl_inst/cnt_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/cnt_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_ctrl_inst/cnt_c_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_108 rise@0.000ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.159%)  route 0.192ns (50.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.518    vga_ctrl_inst/CLK
    SLICE_X61Y91         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.377 r  vga_ctrl_inst/cnt_c_reg[3]/Q
                         net (fo=11, routed)          0.192    -0.185    vga_ctrl_inst/cnt_c_reg[3]
    SLICE_X60Y90         LUT6 (Prop_lut6_I2_O)        0.045    -0.140 r  vga_ctrl_inst/cnt_c[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    vga_ctrl_inst/p_0_in[5]
    SLICE_X60Y90         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.287    vga_ctrl_inst/CLK
    SLICE_X60Y90         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[5]/C
                         clock pessimism             -0.216    -0.502    
    SLICE_X60Y90         FDCE (Hold_fdce_C_D)         0.120    -0.382    vga_ctrl_inst/cnt_c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_ctrl_inst/cnt_h_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_108 rise@0.000ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.753%)  route 0.204ns (52.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.518    vga_ctrl_inst/CLK
    SLICE_X62Y88         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.377 r  vga_ctrl_inst/cnt_h_reg[3]/Q
                         net (fo=20, routed)          0.204    -0.174    vga_ctrl_inst/cnt_h_reg_n_0_[3]
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.045    -0.129 r  vga_ctrl_inst/cnt_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    vga_ctrl_inst/cnt_h[8]
    SLICE_X64Y88         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.861    -0.286    vga_ctrl_inst/CLK
    SLICE_X64Y88         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[8]/C
                         clock pessimism             -0.217    -0.502    
    SLICE_X64Y88         FDCE (Hold_fdce_C_D)         0.120    -0.382    vga_ctrl_inst/cnt_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/cnt_c_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_ctrl_inst/cnt_c_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_108 rise@0.000ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.838%)  route 0.187ns (47.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.518    vga_ctrl_inst/CLK
    SLICE_X60Y90         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.354 r  vga_ctrl_inst/cnt_c_reg[6]/Q
                         net (fo=7, routed)           0.187    -0.168    vga_ctrl_inst/cnt_c_reg[6]
    SLICE_X60Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.123 r  vga_ctrl_inst/cnt_c[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    vga_ctrl_inst/p_0_in[7]
    SLICE_X60Y91         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.287    vga_ctrl_inst/CLK
    SLICE_X60Y91         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[7]/C
                         clock pessimism             -0.216    -0.502    
    SLICE_X60Y91         FDCE (Hold_fdce_C_D)         0.121    -0.381    vga_ctrl_inst/cnt_c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/cnt_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_ctrl_inst/cnt_c_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_108 rise@0.000ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.372%)  route 0.168ns (44.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590    -0.519    vga_ctrl_inst/CLK
    SLICE_X60Y89         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  vga_ctrl_inst/cnt_c_reg[1]/Q
                         net (fo=15, routed)          0.168    -0.187    vga_ctrl_inst/cnt_c_reg[1]
    SLICE_X61Y90         LUT6 (Prop_lut6_I4_O)        0.045    -0.142 r  vga_ctrl_inst/cnt_c[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.142    vga_ctrl_inst/p_0_in[10]
    SLICE_X61Y90         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.287    vga_ctrl_inst/CLK
    SLICE_X61Y90         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[10]/C
                         clock pessimism             -0.216    -0.502    
    SLICE_X61Y90         FDCE (Hold_fdce_C_D)         0.091    -0.411    vga_ctrl_inst/cnt_c_reg[10]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/cnt_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_ctrl_inst/cnt_c_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_108 rise@0.000ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.518    vga_ctrl_inst/CLK
    SLICE_X61Y91         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.377 r  vga_ctrl_inst/cnt_c_reg[3]/Q
                         net (fo=11, routed)          0.180    -0.197    vga_ctrl_inst/cnt_c_reg[3]
    SLICE_X61Y91         LUT6 (Prop_lut6_I2_O)        0.045    -0.152 r  vga_ctrl_inst/cnt_c[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    vga_ctrl_inst/p_0_in[3]
    SLICE_X61Y91         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.287    vga_ctrl_inst/CLK
    SLICE_X61Y91         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[3]/C
                         clock pessimism             -0.232    -0.518    
    SLICE_X61Y91         FDCE (Hold_fdce_C_D)         0.091    -0.427    vga_ctrl_inst/cnt_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/pi_data_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_108 rise@0.000ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.212ns (49.360%)  route 0.217ns (50.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.518    vga_ctrl_inst/CLK
    SLICE_X64Y88         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.354 r  vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=22, routed)          0.217    -0.137    vga_ctrl_inst/cnt_h_reg_n_0_[8]
    SLICE_X64Y89         LUT5 (Prop_lut5_I0_O)        0.048    -0.089 r  vga_ctrl_inst/pi_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    vga_pic_inst/D[3]
    SLICE_X64Y89         FDPE                                         r  vga_pic_inst/pi_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.861    -0.286    vga_pic_inst/CLK
    SLICE_X64Y89         FDPE                                         r  vga_pic_inst/pi_data_reg[5]/C
                         clock pessimism             -0.217    -0.502    
    SLICE_X64Y89         FDPE (Hold_fdpe_C_D)         0.131    -0.371    vga_pic_inst/pi_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_ctrl_inst/cnt_h_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_108 rise@0.000ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.187ns (42.980%)  route 0.248ns (57.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590    -0.519    vga_ctrl_inst/CLK
    SLICE_X61Y89         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.248    -0.130    vga_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X62Y89         LUT3 (Prop_lut3_I1_O)        0.046    -0.084 r  vga_ctrl_inst/cnt_h[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    vga_ctrl_inst/cnt_h[2]
    SLICE_X62Y89         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.861    -0.286    vga_ctrl_inst/CLK
    SLICE_X62Y89         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[2]/C
                         clock pessimism             -0.196    -0.481    
    SLICE_X62Y89         FDCE (Hold_fdce_C_D)         0.107    -0.374    vga_ctrl_inst/cnt_h_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/pi_data_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_108 rise@0.000ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.004%)  route 0.217ns (50.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.518    vga_ctrl_inst/CLK
    SLICE_X64Y88         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.354 r  vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=22, routed)          0.217    -0.137    vga_ctrl_inst/cnt_h_reg_n_0_[8]
    SLICE_X64Y89         LUT5 (Prop_lut5_I0_O)        0.045    -0.092 r  vga_ctrl_inst/pi_data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    vga_pic_inst/D[0]
    SLICE_X64Y89         FDPE                                         r  vga_pic_inst/pi_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.861    -0.286    vga_pic_inst/CLK
    SLICE_X64Y89         FDPE                                         r  vga_pic_inst/pi_data_reg[0]/C
                         clock pessimism             -0.217    -0.502    
    SLICE_X64Y89         FDPE (Hold_fdpe_C_D)         0.120    -0.382    vga_pic_inst/pi_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/cnt_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_ctrl_inst/cnt_c_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_pll_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_108 rise@0.000ns - clk_out1_pll_108 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.187ns (42.797%)  route 0.250ns (57.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.518    vga_ctrl_inst/CLK
    SLICE_X61Y91         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.377 r  vga_ctrl_inst/cnt_c_reg[3]/Q
                         net (fo=11, routed)          0.250    -0.128    vga_ctrl_inst/cnt_c_reg[3]
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.046    -0.082 r  vga_ctrl_inst/cnt_c[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.082    vga_ctrl_inst/p_0_in[4]
    SLICE_X62Y91         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_108 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_108_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_108_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_108_inst/inst/clk_in1_pll_108
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_108_inst/inst/clk_out1_pll_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_108_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862    -0.285    vga_ctrl_inst/CLK
    SLICE_X62Y91         FDCE                                         r  vga_ctrl_inst/cnt_c_reg[4]/C
                         clock pessimism             -0.196    -0.480    
    SLICE_X62Y91         FDCE (Hold_fdce_C_D)         0.105    -0.375    vga_ctrl_inst/cnt_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_108
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { pll_108_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0   pll_108_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      PLLE2_ADV_X0Y0  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         9.259       8.259      SLICE_X65Y61    led_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         9.259       8.259      SLICE_X60Y89    vga_ctrl_inst/cnt_c_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         9.259       8.259      SLICE_X61Y90    vga_ctrl_inst/cnt_c_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         9.259       8.259      SLICE_X60Y89    vga_ctrl_inst/cnt_c_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         9.259       8.259      SLICE_X60Y90    vga_ctrl_inst/cnt_c_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         9.259       8.259      SLICE_X61Y91    vga_ctrl_inst/cnt_c_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         9.259       8.259      SLICE_X62Y91    vga_ctrl_inst/cnt_c_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         9.259       8.259      SLICE_X60Y90    vga_ctrl_inst/cnt_c_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       9.259       150.741    PLLE2_ADV_X0Y0  pll_108_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X61Y90    vga_ctrl_inst/cnt_c_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X60Y90    vga_ctrl_inst/cnt_c_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X61Y91    vga_ctrl_inst/cnt_c_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X60Y90    vga_ctrl_inst/cnt_c_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X60Y90    vga_ctrl_inst/cnt_c_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X60Y91    vga_ctrl_inst/cnt_c_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X60Y91    vga_ctrl_inst/cnt_c_reg[8]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X60Y91    vga_ctrl_inst/cnt_c_reg[9]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X65Y61    led_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X60Y89    vga_ctrl_inst/cnt_c_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X65Y61    led_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X65Y61    led_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X60Y89    vga_ctrl_inst/cnt_c_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X61Y90    vga_ctrl_inst/cnt_c_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X60Y89    vga_ctrl_inst/cnt_c_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X60Y90    vga_ctrl_inst/cnt_c_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X61Y91    vga_ctrl_inst/cnt_c_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X62Y91    vga_ctrl_inst/cnt_c_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X62Y91    vga_ctrl_inst/cnt_c_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         4.630       4.130      SLICE_X60Y90    vga_ctrl_inst/cnt_c_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_108
  To Clock:  clkfbout_pll_108

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_108
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll_108_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   pll_108_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  pll_108_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  pll_108_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  pll_108_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  pll_108_inst/inst/plle2_adv_inst/CLKFBOUT



