verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../bd/memory/ip/memory_cnst_0_4bit_0/sim/memory_cnst_0_4bit_0.v" \
"../../../bd/memory/ip/memory_cnst_1_1bit_0/sim/memory_cnst_1_1bit_0.v" \
"../../../bd/memory/ip/memory_Action_RAM_2_0/sim/memory_Action_RAM_2_0.v" \
"../../../bd/memory/ip/memory_PL_RAM_2_0/sim/memory_PL_RAM_2_0.v" \
"../../../bd/memory/ip/memory_Action_RAM_1_0/sim/memory_Action_RAM_1_0.v" \
"../../../bd/memory/ip/memory_PL_RAM_1_0/sim/memory_PL_RAM_1_0.v" \
"../../../bd/memory/ip/memory_Action_RAM_3_0/sim/memory_Action_RAM_3_0.v" \
"../../../bd/memory/ip/memory_PL_RAM_3_0/sim/memory_PL_RAM_3_0.v" \
"../../../bd/memory/ip/memory_PL_RAM_0_0/sim/memory_PL_RAM_0_0.v" \
"../../../bd/memory/ip/memory_Action_RAM_0_0/sim/memory_Action_RAM_0_0.v" \
"../../../bd/memory/ip/memory_bram_interface_0_0/sim/memory_bram_interface_0_0.v" \
"../../../bd/memory/sim/memory.v" \

verilog xil_defaultlib "glbl.v"

nosort
