/***************************************************************************
 *     Copyright (c) 1999-2007, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_hdmi_intr2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 7/23/07 2:50p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jul 23 11:56:40 2007
 *                 MD5 Checksum         61f9c4d8dcdcd06017506dddbf23f434
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008004
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/d0/bchp_hdmi_intr2.h $
 * 
 * Hydra_Software_Devel/1   7/23/07 2:50p maivu
 * PR 32842: Initial revision
 *
 ***************************************************************************/

#ifndef BCHP_HDMI_INTR2_H__
#define BCHP_HDMI_INTR2_H__

/***************************************************************************
 *HDMI_INTR2 - HDMI Tx Level 2 Interrupt Registers
 ***************************************************************************/
#define BCHP_HDMI_INTR2_CPU_STATUS               0x001a0340 /* CPU interrupt Status Register */
#define BCHP_HDMI_INTR2_CPU_SET                  0x001a0344 /* CPU interrupt Set Register */
#define BCHP_HDMI_INTR2_CPU_CLEAR                0x001a0348 /* CPU interrupt Clear Register */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS          0x001a034c /* CPU interrupt Mask Status Register */
#define BCHP_HDMI_INTR2_CPU_MASK_SET             0x001a0350 /* CPU interrupt Mask Set Register */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR           0x001a0354 /* CPU interrupt Mask Clear Register */
#define BCHP_HDMI_INTR2_PCI_STATUS               0x001a0358 /* PCI interrupt Status Register */
#define BCHP_HDMI_INTR2_PCI_SET                  0x001a035c /* PCI interrupt Set Register */
#define BCHP_HDMI_INTR2_PCI_CLEAR                0x001a0360 /* PCI interrupt Clear Register */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS          0x001a0364 /* PCI interrupt Mask Status Register */
#define BCHP_HDMI_INTR2_PCI_MASK_SET             0x001a0368 /* PCI interrupt Mask Set Register */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR           0x001a036c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* HDMI_INTR2 :: CPU_STATUS :: reserved0 [31:17] */
#define BCHP_HDMI_INTR2_CPU_STATUS_reserved0_MASK                  0xfffe0000
#define BCHP_HDMI_INTR2_CPU_STATUS_reserved0_SHIFT                 17

/* HDMI_INTR2 :: CPU_STATUS :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_CPU_STATUS_RSEN_UPDATE_INTR_MASK           0x00010000
#define BCHP_HDMI_INTR2_CPU_STATUS_RSEN_UPDATE_INTR_SHIFT          16

/* HDMI_INTR2 :: CPU_STATUS :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_CPU_STATUS_MAI_FORMAT_UPDATE_INTR_MASK     0x00008000
#define BCHP_HDMI_INTR2_CPU_STATUS_MAI_FORMAT_UPDATE_INTR_SHIFT    15

/* HDMI_INTR2 :: CPU_STATUS :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_CPU_STATUS_CEC_LOW_INTR_MASK               0x00004000
#define BCHP_HDMI_INTR2_CPU_STATUS_CEC_LOW_INTR_SHIFT              14

/* HDMI_INTR2 :: CPU_STATUS :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_PJ_INTR_MASK               0x00002000
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_PJ_INTR_SHIFT              13

/* HDMI_INTR2 :: CPU_STATUS :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_CPU_STATUS_PACKET_FIFO_OVERFLOW_INTR_MASK  0x00001000
#define BCHP_HDMI_INTR2_CPU_STATUS_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12

/* HDMI_INTR2 :: CPU_STATUS :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_AN_READY_INTR_MASK         0x00000800
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_AN_READY_INTR_SHIFT        11

/* HDMI_INTR2 :: CPU_STATUS :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_RI_INTR_MASK               0x00000400
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_RI_INTR_SHIFT              10

/* HDMI_INTR2 :: CPU_STATUS :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_V_MATCH_INTR_MASK          0x00000200
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_V_MATCH_INTR_SHIFT         9

/* HDMI_INTR2 :: CPU_STATUS :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_V_MISMATCH_INTR_MASK       0x00000100
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_V_MISMATCH_INTR_SHIFT      8

/* HDMI_INTR2 :: CPU_STATUS :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_REPEATER_ERR_INTR_MASK     0x00000080
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_REPEATER_ERR_INTR_SHIFT    7

/* HDMI_INTR2 :: CPU_STATUS :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_CPU_STATUS_CEC_INTR_MASK                   0x00000040
#define BCHP_HDMI_INTR2_CPU_STATUS_CEC_INTR_SHIFT                  6

/* HDMI_INTR2 :: CPU_STATUS :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_CPU_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_CPU_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: CPU_STATUS :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_CPU_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_CPU_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: CPU_STATUS :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_CPU_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_CPU_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: CPU_STATUS :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_CPU_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_CPU_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: CPU_STATUS :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_CPU_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000002
#define BCHP_HDMI_INTR2_CPU_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: CPU_STATUS :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_CPU_STATUS_HOTPLUG_INTR_MASK               0x00000001
#define BCHP_HDMI_INTR2_CPU_STATUS_HOTPLUG_INTR_SHIFT              0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* HDMI_INTR2 :: CPU_SET :: reserved0 [31:17] */
#define BCHP_HDMI_INTR2_CPU_SET_reserved0_MASK                     0xfffe0000
#define BCHP_HDMI_INTR2_CPU_SET_reserved0_SHIFT                    17

/* HDMI_INTR2 :: CPU_SET :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_CPU_SET_RSEN_UPDATE_INTR_MASK              0x00010000
#define BCHP_HDMI_INTR2_CPU_SET_RSEN_UPDATE_INTR_SHIFT             16

/* HDMI_INTR2 :: CPU_SET :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_CPU_SET_MAI_FORMAT_UPDATE_INTR_MASK        0x00008000
#define BCHP_HDMI_INTR2_CPU_SET_MAI_FORMAT_UPDATE_INTR_SHIFT       15

/* HDMI_INTR2 :: CPU_SET :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_CPU_SET_CEC_LOW_INTR_MASK                  0x00004000
#define BCHP_HDMI_INTR2_CPU_SET_CEC_LOW_INTR_SHIFT                 14

/* HDMI_INTR2 :: CPU_SET :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_PJ_INTR_MASK                  0x00002000
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_PJ_INTR_SHIFT                 13

/* HDMI_INTR2 :: CPU_SET :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_CPU_SET_PACKET_FIFO_OVERFLOW_INTR_MASK     0x00001000
#define BCHP_HDMI_INTR2_CPU_SET_PACKET_FIFO_OVERFLOW_INTR_SHIFT    12

/* HDMI_INTR2 :: CPU_SET :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_AN_READY_INTR_MASK            0x00000800
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_AN_READY_INTR_SHIFT           11

/* HDMI_INTR2 :: CPU_SET :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_RI_INTR_MASK                  0x00000400
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_RI_INTR_SHIFT                 10

/* HDMI_INTR2 :: CPU_SET :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_V_MATCH_INTR_MASK             0x00000200
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_V_MATCH_INTR_SHIFT            9

/* HDMI_INTR2 :: CPU_SET :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_V_MISMATCH_INTR_MASK          0x00000100
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_V_MISMATCH_INTR_SHIFT         8

/* HDMI_INTR2 :: CPU_SET :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_REPEATER_ERR_INTR_MASK        0x00000080
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_REPEATER_ERR_INTR_SHIFT       7

/* HDMI_INTR2 :: CPU_SET :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_CPU_SET_CEC_INTR_MASK                      0x00000040
#define BCHP_HDMI_INTR2_CPU_SET_CEC_INTR_SHIFT                     6

/* HDMI_INTR2 :: CPU_SET :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_CPU_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_CPU_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: CPU_SET :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_CPU_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK  0x00000010
#define BCHP_HDMI_INTR2_CPU_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: CPU_SET :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_CPU_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK   0x00000008
#define BCHP_HDMI_INTR2_CPU_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT  3

/* HDMI_INTR2 :: CPU_SET :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_CPU_SET_DRIFT_FIFO_ALMOST_FULL_INTR_MASK   0x00000004
#define BCHP_HDMI_INTR2_CPU_SET_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT  2

/* HDMI_INTR2 :: CPU_SET :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_CPU_SET_DRIFT_FIFO_FULL_MINUS_INTR_MASK    0x00000002
#define BCHP_HDMI_INTR2_CPU_SET_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT   1

/* HDMI_INTR2 :: CPU_SET :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_CPU_SET_HOTPLUG_INTR_MASK                  0x00000001
#define BCHP_HDMI_INTR2_CPU_SET_HOTPLUG_INTR_SHIFT                 0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* HDMI_INTR2 :: CPU_CLEAR :: reserved0 [31:17] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_reserved0_MASK                   0xfffe0000
#define BCHP_HDMI_INTR2_CPU_CLEAR_reserved0_SHIFT                  17

/* HDMI_INTR2 :: CPU_CLEAR :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_RSEN_UPDATE_INTR_MASK            0x00010000
#define BCHP_HDMI_INTR2_CPU_CLEAR_RSEN_UPDATE_INTR_SHIFT           16

/* HDMI_INTR2 :: CPU_CLEAR :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_MAI_FORMAT_UPDATE_INTR_MASK      0x00008000
#define BCHP_HDMI_INTR2_CPU_CLEAR_MAI_FORMAT_UPDATE_INTR_SHIFT     15

/* HDMI_INTR2 :: CPU_CLEAR :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_CEC_LOW_INTR_MASK                0x00004000
#define BCHP_HDMI_INTR2_CPU_CLEAR_CEC_LOW_INTR_SHIFT               14

/* HDMI_INTR2 :: CPU_CLEAR :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_PJ_INTR_MASK                0x00002000
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_PJ_INTR_SHIFT               13

/* HDMI_INTR2 :: CPU_CLEAR :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_PACKET_FIFO_OVERFLOW_INTR_MASK   0x00001000
#define BCHP_HDMI_INTR2_CPU_CLEAR_PACKET_FIFO_OVERFLOW_INTR_SHIFT  12

/* HDMI_INTR2 :: CPU_CLEAR :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_AN_READY_INTR_MASK          0x00000800
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_AN_READY_INTR_SHIFT         11

/* HDMI_INTR2 :: CPU_CLEAR :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_RI_INTR_MASK                0x00000400
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_RI_INTR_SHIFT               10

/* HDMI_INTR2 :: CPU_CLEAR :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_V_MATCH_INTR_MASK           0x00000200
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_V_MATCH_INTR_SHIFT          9

/* HDMI_INTR2 :: CPU_CLEAR :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_V_MISMATCH_INTR_MASK        0x00000100
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_V_MISMATCH_INTR_SHIFT       8

/* HDMI_INTR2 :: CPU_CLEAR :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_REPEATER_ERR_INTR_MASK      0x00000080
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_REPEATER_ERR_INTR_SHIFT     7

/* HDMI_INTR2 :: CPU_CLEAR :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_CEC_INTR_MASK                    0x00000040
#define BCHP_HDMI_INTR2_CPU_CLEAR_CEC_INTR_SHIFT                   6

/* HDMI_INTR2 :: CPU_CLEAR :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_CPU_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: CPU_CLEAR :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_CPU_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: CPU_CLEAR :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_CPU_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: CPU_CLEAR :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_CPU_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: CPU_CLEAR :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_MASK  0x00000002
#define BCHP_HDMI_INTR2_CPU_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: CPU_CLEAR :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_HOTPLUG_INTR_MASK                0x00000001
#define BCHP_HDMI_INTR2_CPU_CLEAR_HOTPLUG_INTR_SHIFT               0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* HDMI_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:17] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_reserved0_MASK             0xfffe0000
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_reserved0_SHIFT            17

/* HDMI_INTR2 :: CPU_MASK_STATUS :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_RSEN_UPDATE_INTR_MASK      0x00010000
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_RSEN_UPDATE_INTR_SHIFT     16

/* HDMI_INTR2 :: CPU_MASK_STATUS :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_MAI_FORMAT_UPDATE_INTR_MASK 0x00008000
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_MAI_FORMAT_UPDATE_INTR_SHIFT 15

/* HDMI_INTR2 :: CPU_MASK_STATUS :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_CEC_LOW_INTR_MASK          0x00004000
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_CEC_LOW_INTR_SHIFT         14

/* HDMI_INTR2 :: CPU_MASK_STATUS :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_PJ_INTR_MASK          0x00002000
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_PJ_INTR_SHIFT         13

/* HDMI_INTR2 :: CPU_MASK_STATUS :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12

/* HDMI_INTR2 :: CPU_MASK_STATUS :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_AN_READY_INTR_MASK    0x00000800
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_AN_READY_INTR_SHIFT   11

/* HDMI_INTR2 :: CPU_MASK_STATUS :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_RI_INTR_MASK          0x00000400
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_RI_INTR_SHIFT         10

/* HDMI_INTR2 :: CPU_MASK_STATUS :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_V_MATCH_INTR_MASK     0x00000200
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_V_MATCH_INTR_SHIFT    9

/* HDMI_INTR2 :: CPU_MASK_STATUS :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_V_MISMATCH_INTR_MASK  0x00000100
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_V_MISMATCH_INTR_SHIFT 8

/* HDMI_INTR2 :: CPU_MASK_STATUS :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_REPEATER_ERR_INTR_MASK 0x00000080
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_REPEATER_ERR_INTR_SHIFT 7

/* HDMI_INTR2 :: CPU_MASK_STATUS :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_CEC_INTR_MASK              0x00000040
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_CEC_INTR_SHIFT             6

/* HDMI_INTR2 :: CPU_MASK_STATUS :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: CPU_MASK_STATUS :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: CPU_MASK_STATUS :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: CPU_MASK_STATUS :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: CPU_MASK_STATUS :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000002
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: CPU_MASK_STATUS :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HOTPLUG_INTR_MASK          0x00000001
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HOTPLUG_INTR_SHIFT         0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* HDMI_INTR2 :: CPU_MASK_SET :: reserved0 [31:17] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_reserved0_MASK                0xfffe0000
#define BCHP_HDMI_INTR2_CPU_MASK_SET_reserved0_SHIFT               17

/* HDMI_INTR2 :: CPU_MASK_SET :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_RSEN_UPDATE_INTR_MASK         0x00010000
#define BCHP_HDMI_INTR2_CPU_MASK_SET_RSEN_UPDATE_INTR_SHIFT        16

/* HDMI_INTR2 :: CPU_MASK_SET :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_MAI_FORMAT_UPDATE_INTR_MASK   0x00008000
#define BCHP_HDMI_INTR2_CPU_MASK_SET_MAI_FORMAT_UPDATE_INTR_SHIFT  15

/* HDMI_INTR2 :: CPU_MASK_SET :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_CEC_LOW_INTR_MASK             0x00004000
#define BCHP_HDMI_INTR2_CPU_MASK_SET_CEC_LOW_INTR_SHIFT            14

/* HDMI_INTR2 :: CPU_MASK_SET :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_PJ_INTR_MASK             0x00002000
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_PJ_INTR_SHIFT            13

/* HDMI_INTR2 :: CPU_MASK_SET :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_INTR2_CPU_MASK_SET_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12

/* HDMI_INTR2 :: CPU_MASK_SET :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_AN_READY_INTR_MASK       0x00000800
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_AN_READY_INTR_SHIFT      11

/* HDMI_INTR2 :: CPU_MASK_SET :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_RI_INTR_MASK             0x00000400
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_RI_INTR_SHIFT            10

/* HDMI_INTR2 :: CPU_MASK_SET :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_V_MATCH_INTR_MASK        0x00000200
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_V_MATCH_INTR_SHIFT       9

/* HDMI_INTR2 :: CPU_MASK_SET :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_V_MISMATCH_INTR_MASK     0x00000100
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_V_MISMATCH_INTR_SHIFT    8

/* HDMI_INTR2 :: CPU_MASK_SET :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_REPEATER_ERR_INTR_MASK   0x00000080
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_REPEATER_ERR_INTR_SHIFT  7

/* HDMI_INTR2 :: CPU_MASK_SET :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_CEC_INTR_MASK                 0x00000040
#define BCHP_HDMI_INTR2_CPU_MASK_SET_CEC_INTR_SHIFT                6

/* HDMI_INTR2 :: CPU_MASK_SET :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_CPU_MASK_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: CPU_MASK_SET :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: CPU_MASK_SET :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: CPU_MASK_SET :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: CPU_MASK_SET :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000002
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: CPU_MASK_SET :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HOTPLUG_INTR_MASK             0x00000001
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HOTPLUG_INTR_SHIFT            0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* HDMI_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:17] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_reserved0_MASK              0xfffe0000
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT             17

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_RSEN_UPDATE_INTR_MASK       0x00010000
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_RSEN_UPDATE_INTR_SHIFT      16

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_MAI_FORMAT_UPDATE_INTR_MASK 0x00008000
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_MAI_FORMAT_UPDATE_INTR_SHIFT 15

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_CEC_LOW_INTR_MASK           0x00004000
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_CEC_LOW_INTR_SHIFT          14

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_PJ_INTR_MASK           0x00002000
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_PJ_INTR_SHIFT          13

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_AN_READY_INTR_MASK     0x00000800
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_AN_READY_INTR_SHIFT    11

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_RI_INTR_MASK           0x00000400
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_RI_INTR_SHIFT          10

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_V_MATCH_INTR_MASK      0x00000200
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_V_MATCH_INTR_SHIFT     9

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_V_MISMATCH_INTR_MASK   0x00000100
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_V_MISMATCH_INTR_SHIFT  8

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_REPEATER_ERR_INTR_MASK 0x00000080
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_REPEATER_ERR_INTR_SHIFT 7

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_CEC_INTR_MASK               0x00000040
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_CEC_INTR_SHIFT              6

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000002
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HOTPLUG_INTR_MASK           0x00000001
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HOTPLUG_INTR_SHIFT          0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* HDMI_INTR2 :: PCI_STATUS :: reserved0 [31:17] */
#define BCHP_HDMI_INTR2_PCI_STATUS_reserved0_MASK                  0xfffe0000
#define BCHP_HDMI_INTR2_PCI_STATUS_reserved0_SHIFT                 17

/* HDMI_INTR2 :: PCI_STATUS :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_PCI_STATUS_RSEN_UPDATE_INTR_MASK           0x00010000
#define BCHP_HDMI_INTR2_PCI_STATUS_RSEN_UPDATE_INTR_SHIFT          16

/* HDMI_INTR2 :: PCI_STATUS :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_PCI_STATUS_MAI_FORMAT_UPDATE_INTR_MASK     0x00008000
#define BCHP_HDMI_INTR2_PCI_STATUS_MAI_FORMAT_UPDATE_INTR_SHIFT    15

/* HDMI_INTR2 :: PCI_STATUS :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_PCI_STATUS_CEC_LOW_INTR_MASK               0x00004000
#define BCHP_HDMI_INTR2_PCI_STATUS_CEC_LOW_INTR_SHIFT              14

/* HDMI_INTR2 :: PCI_STATUS :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_PJ_INTR_MASK               0x00002000
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_PJ_INTR_SHIFT              13

/* HDMI_INTR2 :: PCI_STATUS :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_PCI_STATUS_PACKET_FIFO_OVERFLOW_INTR_MASK  0x00001000
#define BCHP_HDMI_INTR2_PCI_STATUS_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12

/* HDMI_INTR2 :: PCI_STATUS :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_AN_READY_INTR_MASK         0x00000800
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_AN_READY_INTR_SHIFT        11

/* HDMI_INTR2 :: PCI_STATUS :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_RI_INTR_MASK               0x00000400
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_RI_INTR_SHIFT              10

/* HDMI_INTR2 :: PCI_STATUS :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_V_MATCH_INTR_MASK          0x00000200
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_V_MATCH_INTR_SHIFT         9

/* HDMI_INTR2 :: PCI_STATUS :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_V_MISMATCH_INTR_MASK       0x00000100
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_V_MISMATCH_INTR_SHIFT      8

/* HDMI_INTR2 :: PCI_STATUS :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_REPEATER_ERR_INTR_MASK     0x00000080
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_REPEATER_ERR_INTR_SHIFT    7

/* HDMI_INTR2 :: PCI_STATUS :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_PCI_STATUS_CEC_INTR_MASK                   0x00000040
#define BCHP_HDMI_INTR2_PCI_STATUS_CEC_INTR_SHIFT                  6

/* HDMI_INTR2 :: PCI_STATUS :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_PCI_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_PCI_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: PCI_STATUS :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_PCI_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_PCI_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: PCI_STATUS :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_PCI_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_PCI_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: PCI_STATUS :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_PCI_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_PCI_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: PCI_STATUS :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_PCI_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000002
#define BCHP_HDMI_INTR2_PCI_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: PCI_STATUS :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_PCI_STATUS_HOTPLUG_INTR_MASK               0x00000001
#define BCHP_HDMI_INTR2_PCI_STATUS_HOTPLUG_INTR_SHIFT              0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* HDMI_INTR2 :: PCI_SET :: reserved0 [31:17] */
#define BCHP_HDMI_INTR2_PCI_SET_reserved0_MASK                     0xfffe0000
#define BCHP_HDMI_INTR2_PCI_SET_reserved0_SHIFT                    17

/* HDMI_INTR2 :: PCI_SET :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_PCI_SET_RSEN_UPDATE_INTR_MASK              0x00010000
#define BCHP_HDMI_INTR2_PCI_SET_RSEN_UPDATE_INTR_SHIFT             16

/* HDMI_INTR2 :: PCI_SET :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_PCI_SET_MAI_FORMAT_UPDATE_INTR_MASK        0x00008000
#define BCHP_HDMI_INTR2_PCI_SET_MAI_FORMAT_UPDATE_INTR_SHIFT       15

/* HDMI_INTR2 :: PCI_SET :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_PCI_SET_CEC_LOW_INTR_MASK                  0x00004000
#define BCHP_HDMI_INTR2_PCI_SET_CEC_LOW_INTR_SHIFT                 14

/* HDMI_INTR2 :: PCI_SET :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_PJ_INTR_MASK                  0x00002000
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_PJ_INTR_SHIFT                 13

/* HDMI_INTR2 :: PCI_SET :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_PCI_SET_PACKET_FIFO_OVERFLOW_INTR_MASK     0x00001000
#define BCHP_HDMI_INTR2_PCI_SET_PACKET_FIFO_OVERFLOW_INTR_SHIFT    12

/* HDMI_INTR2 :: PCI_SET :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_AN_READY_INTR_MASK            0x00000800
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_AN_READY_INTR_SHIFT           11

/* HDMI_INTR2 :: PCI_SET :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_RI_INTR_MASK                  0x00000400
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_RI_INTR_SHIFT                 10

/* HDMI_INTR2 :: PCI_SET :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_V_MATCH_INTR_MASK             0x00000200
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_V_MATCH_INTR_SHIFT            9

/* HDMI_INTR2 :: PCI_SET :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_V_MISMATCH_INTR_MASK          0x00000100
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_V_MISMATCH_INTR_SHIFT         8

/* HDMI_INTR2 :: PCI_SET :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_REPEATER_ERR_INTR_MASK        0x00000080
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_REPEATER_ERR_INTR_SHIFT       7

/* HDMI_INTR2 :: PCI_SET :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_PCI_SET_CEC_INTR_MASK                      0x00000040
#define BCHP_HDMI_INTR2_PCI_SET_CEC_INTR_SHIFT                     6

/* HDMI_INTR2 :: PCI_SET :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_PCI_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_PCI_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: PCI_SET :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_PCI_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK  0x00000010
#define BCHP_HDMI_INTR2_PCI_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: PCI_SET :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_PCI_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK   0x00000008
#define BCHP_HDMI_INTR2_PCI_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT  3

/* HDMI_INTR2 :: PCI_SET :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_PCI_SET_DRIFT_FIFO_ALMOST_FULL_INTR_MASK   0x00000004
#define BCHP_HDMI_INTR2_PCI_SET_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT  2

/* HDMI_INTR2 :: PCI_SET :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_PCI_SET_DRIFT_FIFO_FULL_MINUS_INTR_MASK    0x00000002
#define BCHP_HDMI_INTR2_PCI_SET_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT   1

/* HDMI_INTR2 :: PCI_SET :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_PCI_SET_HOTPLUG_INTR_MASK                  0x00000001
#define BCHP_HDMI_INTR2_PCI_SET_HOTPLUG_INTR_SHIFT                 0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* HDMI_INTR2 :: PCI_CLEAR :: reserved0 [31:17] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_reserved0_MASK                   0xfffe0000
#define BCHP_HDMI_INTR2_PCI_CLEAR_reserved0_SHIFT                  17

/* HDMI_INTR2 :: PCI_CLEAR :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_RSEN_UPDATE_INTR_MASK            0x00010000
#define BCHP_HDMI_INTR2_PCI_CLEAR_RSEN_UPDATE_INTR_SHIFT           16

/* HDMI_INTR2 :: PCI_CLEAR :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_MAI_FORMAT_UPDATE_INTR_MASK      0x00008000
#define BCHP_HDMI_INTR2_PCI_CLEAR_MAI_FORMAT_UPDATE_INTR_SHIFT     15

/* HDMI_INTR2 :: PCI_CLEAR :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_CEC_LOW_INTR_MASK                0x00004000
#define BCHP_HDMI_INTR2_PCI_CLEAR_CEC_LOW_INTR_SHIFT               14

/* HDMI_INTR2 :: PCI_CLEAR :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_PJ_INTR_MASK                0x00002000
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_PJ_INTR_SHIFT               13

/* HDMI_INTR2 :: PCI_CLEAR :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_PACKET_FIFO_OVERFLOW_INTR_MASK   0x00001000
#define BCHP_HDMI_INTR2_PCI_CLEAR_PACKET_FIFO_OVERFLOW_INTR_SHIFT  12

/* HDMI_INTR2 :: PCI_CLEAR :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_AN_READY_INTR_MASK          0x00000800
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_AN_READY_INTR_SHIFT         11

/* HDMI_INTR2 :: PCI_CLEAR :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_RI_INTR_MASK                0x00000400
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_RI_INTR_SHIFT               10

/* HDMI_INTR2 :: PCI_CLEAR :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_V_MATCH_INTR_MASK           0x00000200
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_V_MATCH_INTR_SHIFT          9

/* HDMI_INTR2 :: PCI_CLEAR :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_V_MISMATCH_INTR_MASK        0x00000100
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_V_MISMATCH_INTR_SHIFT       8

/* HDMI_INTR2 :: PCI_CLEAR :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_REPEATER_ERR_INTR_MASK      0x00000080
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_REPEATER_ERR_INTR_SHIFT     7

/* HDMI_INTR2 :: PCI_CLEAR :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_CEC_INTR_MASK                    0x00000040
#define BCHP_HDMI_INTR2_PCI_CLEAR_CEC_INTR_SHIFT                   6

/* HDMI_INTR2 :: PCI_CLEAR :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_PCI_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: PCI_CLEAR :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_PCI_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: PCI_CLEAR :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_PCI_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: PCI_CLEAR :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_PCI_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: PCI_CLEAR :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_MASK  0x00000002
#define BCHP_HDMI_INTR2_PCI_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: PCI_CLEAR :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_HOTPLUG_INTR_MASK                0x00000001
#define BCHP_HDMI_INTR2_PCI_CLEAR_HOTPLUG_INTR_SHIFT               0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* HDMI_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:17] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_reserved0_MASK             0xfffe0000
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_reserved0_SHIFT            17

/* HDMI_INTR2 :: PCI_MASK_STATUS :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_RSEN_UPDATE_INTR_MASK      0x00010000
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_RSEN_UPDATE_INTR_SHIFT     16

/* HDMI_INTR2 :: PCI_MASK_STATUS :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_MAI_FORMAT_UPDATE_INTR_MASK 0x00008000
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_MAI_FORMAT_UPDATE_INTR_SHIFT 15

/* HDMI_INTR2 :: PCI_MASK_STATUS :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_CEC_LOW_INTR_MASK          0x00004000
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_CEC_LOW_INTR_SHIFT         14

/* HDMI_INTR2 :: PCI_MASK_STATUS :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_PJ_INTR_MASK          0x00002000
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_PJ_INTR_SHIFT         13

/* HDMI_INTR2 :: PCI_MASK_STATUS :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12

/* HDMI_INTR2 :: PCI_MASK_STATUS :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_AN_READY_INTR_MASK    0x00000800
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_AN_READY_INTR_SHIFT   11

/* HDMI_INTR2 :: PCI_MASK_STATUS :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_RI_INTR_MASK          0x00000400
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_RI_INTR_SHIFT         10

/* HDMI_INTR2 :: PCI_MASK_STATUS :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_V_MATCH_INTR_MASK     0x00000200
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_V_MATCH_INTR_SHIFT    9

/* HDMI_INTR2 :: PCI_MASK_STATUS :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_V_MISMATCH_INTR_MASK  0x00000100
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_V_MISMATCH_INTR_SHIFT 8

/* HDMI_INTR2 :: PCI_MASK_STATUS :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_REPEATER_ERR_INTR_MASK 0x00000080
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_REPEATER_ERR_INTR_SHIFT 7

/* HDMI_INTR2 :: PCI_MASK_STATUS :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_CEC_INTR_MASK              0x00000040
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_CEC_INTR_SHIFT             6

/* HDMI_INTR2 :: PCI_MASK_STATUS :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: PCI_MASK_STATUS :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: PCI_MASK_STATUS :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: PCI_MASK_STATUS :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: PCI_MASK_STATUS :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000002
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: PCI_MASK_STATUS :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HOTPLUG_INTR_MASK          0x00000001
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HOTPLUG_INTR_SHIFT         0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* HDMI_INTR2 :: PCI_MASK_SET :: reserved0 [31:17] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_reserved0_MASK                0xfffe0000
#define BCHP_HDMI_INTR2_PCI_MASK_SET_reserved0_SHIFT               17

/* HDMI_INTR2 :: PCI_MASK_SET :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_RSEN_UPDATE_INTR_MASK         0x00010000
#define BCHP_HDMI_INTR2_PCI_MASK_SET_RSEN_UPDATE_INTR_SHIFT        16

/* HDMI_INTR2 :: PCI_MASK_SET :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_MAI_FORMAT_UPDATE_INTR_MASK   0x00008000
#define BCHP_HDMI_INTR2_PCI_MASK_SET_MAI_FORMAT_UPDATE_INTR_SHIFT  15

/* HDMI_INTR2 :: PCI_MASK_SET :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_CEC_LOW_INTR_MASK             0x00004000
#define BCHP_HDMI_INTR2_PCI_MASK_SET_CEC_LOW_INTR_SHIFT            14

/* HDMI_INTR2 :: PCI_MASK_SET :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_PJ_INTR_MASK             0x00002000
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_PJ_INTR_SHIFT            13

/* HDMI_INTR2 :: PCI_MASK_SET :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_INTR2_PCI_MASK_SET_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12

/* HDMI_INTR2 :: PCI_MASK_SET :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_AN_READY_INTR_MASK       0x00000800
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_AN_READY_INTR_SHIFT      11

/* HDMI_INTR2 :: PCI_MASK_SET :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_RI_INTR_MASK             0x00000400
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_RI_INTR_SHIFT            10

/* HDMI_INTR2 :: PCI_MASK_SET :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_V_MATCH_INTR_MASK        0x00000200
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_V_MATCH_INTR_SHIFT       9

/* HDMI_INTR2 :: PCI_MASK_SET :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_V_MISMATCH_INTR_MASK     0x00000100
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_V_MISMATCH_INTR_SHIFT    8

/* HDMI_INTR2 :: PCI_MASK_SET :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_REPEATER_ERR_INTR_MASK   0x00000080
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_REPEATER_ERR_INTR_SHIFT  7

/* HDMI_INTR2 :: PCI_MASK_SET :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_CEC_INTR_MASK                 0x00000040
#define BCHP_HDMI_INTR2_PCI_MASK_SET_CEC_INTR_SHIFT                6

/* HDMI_INTR2 :: PCI_MASK_SET :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_PCI_MASK_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: PCI_MASK_SET :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: PCI_MASK_SET :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: PCI_MASK_SET :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: PCI_MASK_SET :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000002
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: PCI_MASK_SET :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HOTPLUG_INTR_MASK             0x00000001
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HOTPLUG_INTR_SHIFT            0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* HDMI_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:17] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_reserved0_MASK              0xfffe0000
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT             17

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_RSEN_UPDATE_INTR_MASK       0x00010000
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_RSEN_UPDATE_INTR_SHIFT      16

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_MAI_FORMAT_UPDATE_INTR_MASK 0x00008000
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_MAI_FORMAT_UPDATE_INTR_SHIFT 15

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_CEC_LOW_INTR_MASK           0x00004000
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_CEC_LOW_INTR_SHIFT          14

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_PJ_INTR_MASK           0x00002000
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_PJ_INTR_SHIFT          13

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_AN_READY_INTR_MASK     0x00000800
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_AN_READY_INTR_SHIFT    11

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_RI_INTR_MASK           0x00000400
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_RI_INTR_SHIFT          10

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_V_MATCH_INTR_MASK      0x00000200
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_V_MATCH_INTR_SHIFT     9

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_V_MISMATCH_INTR_MASK   0x00000100
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_V_MISMATCH_INTR_SHIFT  8

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_REPEATER_ERR_INTR_MASK 0x00000080
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_REPEATER_ERR_INTR_SHIFT 7

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_CEC_INTR_MASK               0x00000040
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_CEC_INTR_SHIFT              6

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000002
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HOTPLUG_INTR_MASK           0x00000001
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HOTPLUG_INTR_SHIFT          0

#endif /* #ifndef BCHP_HDMI_INTR2_H__ */

/* End of File */
