Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 13 13:51:44 2023
| Host         : hwl3-vc036 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AM_top_timing_summary_routed.rpt -pb AM_top_timing_summary_routed.pb -rpx AM_top_timing_summary_routed.rpx -warn_on_violation
| Design       : AM_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.029        0.000                      0                   30        0.201        0.000                      0                   30        2.250        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.750}        5.500           181.818         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.029        0.000                      0                   30        0.201        0.000                      0                   30        2.250        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 b_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            Pin_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 2.863ns (64.012%)  route 1.610ns (35.988%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 10.353 - 5.500 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  b_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  b_r1_reg[0]/Q
                         net (fo=8, routed)           0.685     6.257    uut1/Pin_reg[2][0]
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.324     6.581 r  uut1/Pin[2]_i_5/O
                         net (fo=2, routed)           0.470     7.050    uut1/p_0_in3_out[0]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.332     7.382 r  uut1/Pin[2]_i_9/O
                         net (fo=1, routed)           0.000     7.382    uut1/Pin[2]_i_9_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.914 r  uut1/Pin_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    uut1/Pin_reg[2]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.136 r  uut1/Pin_reg[9]_i_2/O[0]
                         net (fo=2, routed)           0.455     8.591    uut1/p_0_in0_in[3]
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.299     8.890 r  uut1/Pin[6]_i_2/O
                         net (fo=1, routed)           0.000     8.890    uut1/Pin[6]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.291 r  uut1/Pin_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.291    uut1/Pin_reg[6]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.625 r  uut1/Pin_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.625    Pa__0[8]
    SLICE_X1Y16          FDRE                                         r  Pin_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    10.353    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  Pin_reg[8]/C
                         clock pessimism              0.274    10.627    
                         clock uncertainty           -0.035    10.592    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)        0.062    10.654    Pin_reg[8]
  -------------------------------------------------------------------
                         required time                         10.654    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 a_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            Pin_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 2.474ns (56.404%)  route 1.912ns (43.596%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 10.353 - 5.500 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  a_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  a_r1_reg[0]/Q
                         net (fo=11, routed)          0.681     6.311    uut1/Q[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.295     6.606 r  uut1/Pin[2]_i_11/O
                         net (fo=2, routed)           0.276     6.882    uut1/Pin[2]_i_11_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.124     7.006 r  uut1/Pin[2]_i_10/O
                         net (fo=3, routed)           0.454     7.460    uut1/Pin[2]_i_10_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124     7.584 r  uut1/Pin[9]_i_7/O
                         net (fo=1, routed)           0.000     7.584    uut1/Pin[9]_i_7_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.154 r  uut1/Pin_reg[9]_i_2/CO[2]
                         net (fo=2, routed)           0.501     8.656    p_0_in0_in[5]
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.313     8.969 r  Pin[9]_i_3/O
                         net (fo=1, routed)           0.000     8.969    uut1/S[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.539 r  uut1/Pin_reg[9]_i_1/CO[2]
                         net (fo=1, routed)           0.000     9.539    Pa__0[9]
    SLICE_X1Y16          FDRE                                         r  Pin_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    10.353    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  Pin_reg[9]/C
                         clock pessimism              0.274    10.627    
                         clock uncertainty           -0.035    10.592    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)        0.046    10.638    Pin_reg[9]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 b_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            Pin_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 2.752ns (63.096%)  route 1.610ns (36.904%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 10.353 - 5.500 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  b_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  b_r1_reg[0]/Q
                         net (fo=8, routed)           0.685     6.257    uut1/Pin_reg[2][0]
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.324     6.581 r  uut1/Pin[2]_i_5/O
                         net (fo=2, routed)           0.470     7.050    uut1/p_0_in3_out[0]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.332     7.382 r  uut1/Pin[2]_i_9/O
                         net (fo=1, routed)           0.000     7.382    uut1/Pin[2]_i_9_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.914 r  uut1/Pin_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    uut1/Pin_reg[2]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.136 r  uut1/Pin_reg[9]_i_2/O[0]
                         net (fo=2, routed)           0.455     8.591    uut1/p_0_in0_in[3]
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.299     8.890 r  uut1/Pin[6]_i_2/O
                         net (fo=1, routed)           0.000     8.890    uut1/Pin[6]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.291 r  uut1/Pin_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.291    uut1/Pin_reg[6]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.514 r  uut1/Pin_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.514    Pa__0[7]
    SLICE_X1Y16          FDRE                                         r  Pin_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    10.353    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  Pin_reg[7]/C
                         clock pessimism              0.274    10.627    
                         clock uncertainty           -0.035    10.592    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)        0.062    10.654    Pin_reg[7]
  -------------------------------------------------------------------
                         required time                         10.654    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 b_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            Pin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 2.564ns (60.757%)  route 1.656ns (39.243%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 10.354 - 5.500 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  b_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  b_r1_reg[0]/Q
                         net (fo=8, routed)           0.685     6.257    uut1/Pin_reg[2][0]
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.324     6.581 r  uut1/Pin[2]_i_5/O
                         net (fo=2, routed)           0.470     7.050    uut1/p_0_in3_out[0]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.332     7.382 r  uut1/Pin[2]_i_9/O
                         net (fo=1, routed)           0.000     7.382    uut1/Pin[2]_i_9_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.929 r  uut1/Pin_reg[2]_i_1/O[2]
                         net (fo=2, routed)           0.501     8.430    uut1/p_0_in0_in[1]
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.302     8.732 r  uut1/Pin[6]_i_4/O
                         net (fo=1, routed)           0.000     8.732    uut1/Pin[6]_i_4_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.372 r  uut1/Pin_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.372    Pa__0[6]
    SLICE_X1Y15          FDRE                                         r  Pin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.513    10.354    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  Pin_reg[6]/C
                         clock pessimism              0.298    10.652    
                         clock uncertainty           -0.035    10.617    
    SLICE_X1Y15          FDRE (Setup_fdre_C_D)        0.062    10.679    Pin_reg[6]
  -------------------------------------------------------------------
                         required time                         10.679    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 b_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            Pin_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 2.504ns (60.191%)  route 1.656ns (39.809%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 10.354 - 5.500 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  b_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  b_r1_reg[0]/Q
                         net (fo=8, routed)           0.685     6.257    uut1/Pin_reg[2][0]
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.324     6.581 r  uut1/Pin[2]_i_5/O
                         net (fo=2, routed)           0.470     7.050    uut1/p_0_in3_out[0]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.332     7.382 r  uut1/Pin[2]_i_9/O
                         net (fo=1, routed)           0.000     7.382    uut1/Pin[2]_i_9_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.929 r  uut1/Pin_reg[2]_i_1/O[2]
                         net (fo=2, routed)           0.501     8.430    uut1/p_0_in0_in[1]
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.302     8.732 r  uut1/Pin[6]_i_4/O
                         net (fo=1, routed)           0.000     8.732    uut1/Pin[6]_i_4_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.312 r  uut1/Pin_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.312    Pa__0[5]
    SLICE_X1Y15          FDRE                                         r  Pin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.513    10.354    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  Pin_reg[5]/C
                         clock pessimism              0.298    10.652    
                         clock uncertainty           -0.035    10.617    
    SLICE_X1Y15          FDRE (Setup_fdre_C_D)        0.062    10.679    Pin_reg[5]
  -------------------------------------------------------------------
                         required time                         10.679    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 a_r2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 2.295ns (58.901%)  route 1.601ns (41.099%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 10.350 - 5.500 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  a_r2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  a_r2_reg[4]/Q
                         net (fo=6, routed)           0.838     6.507    uut2/Q[0]
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.124     6.631 r  uut2/result[4]_i_4/O
                         net (fo=1, routed)           0.000     6.631    uut2/result[4]_i_4_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.274 r  uut2/result_reg[4]_i_1/O[3]
                         net (fo=2, routed)           0.764     8.038    uut2/Isum4__0[3]
    SLICE_X2Y17          LUT3 (Prop_lut3_I2_O)        0.307     8.345 r  uut2/P0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.345    uut2/P0_carry_i_3_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.725 r  uut2/P0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.725    uut2/P0_carry_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.048 r  uut2/P0_carry__0/O[1]
                         net (fo=1, routed)           0.000     9.048    P0[5]
    SLICE_X2Y18          FDRE                                         r  result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.509    10.350    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  result_reg[10]/C
                         clock pessimism              0.274    10.624    
                         clock uncertainty           -0.035    10.589    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)        0.109    10.698    result_reg[10]
  -------------------------------------------------------------------
                         required time                         10.698    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 b_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            Pin_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 2.151ns (56.499%)  route 1.656ns (43.501%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 10.354 - 5.500 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  b_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  b_r1_reg[0]/Q
                         net (fo=8, routed)           0.685     6.257    uut1/Pin_reg[2][0]
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.324     6.581 r  uut1/Pin[2]_i_5/O
                         net (fo=2, routed)           0.470     7.050    uut1/p_0_in3_out[0]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.332     7.382 r  uut1/Pin[2]_i_9/O
                         net (fo=1, routed)           0.000     7.382    uut1/Pin[2]_i_9_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.929 r  uut1/Pin_reg[2]_i_1/O[2]
                         net (fo=2, routed)           0.501     8.430    uut1/p_0_in0_in[1]
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.302     8.732 r  uut1/Pin[6]_i_4/O
                         net (fo=1, routed)           0.000     8.732    uut1/Pin[6]_i_4_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.959 r  uut1/Pin_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.959    Pa__0[4]
    SLICE_X1Y15          FDRE                                         r  Pin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.513    10.354    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  Pin_reg[4]/C
                         clock pessimism              0.298    10.652    
                         clock uncertainty           -0.035    10.617    
    SLICE_X1Y15          FDRE (Setup_fdre_C_D)        0.062    10.679    Pin_reg[4]
  -------------------------------------------------------------------
                         required time                         10.679    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 a_r2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            result_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 2.211ns (57.995%)  route 1.601ns (42.005%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 10.350 - 5.500 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  a_r2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  a_r2_reg[4]/Q
                         net (fo=6, routed)           0.838     6.507    uut2/Q[0]
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.124     6.631 r  uut2/result[4]_i_4/O
                         net (fo=1, routed)           0.000     6.631    uut2/result[4]_i_4_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.274 r  uut2/result_reg[4]_i_1/O[3]
                         net (fo=2, routed)           0.764     8.038    uut2/Isum4__0[3]
    SLICE_X2Y17          LUT3 (Prop_lut3_I2_O)        0.307     8.345 r  uut2/P0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.345    uut2/P0_carry_i_3_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.725 r  uut2/P0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.725    uut2/P0_carry_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.964 r  uut2/P0_carry__0/O[2]
                         net (fo=1, routed)           0.000     8.964    P0[6]
    SLICE_X2Y18          FDRE                                         r  result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.509    10.350    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  result_reg[11]/C
                         clock pessimism              0.274    10.624    
                         clock uncertainty           -0.035    10.589    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)        0.109    10.698    result_reg[11]
  -------------------------------------------------------------------
                         required time                         10.698    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 a_r2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 2.191ns (57.774%)  route 1.601ns (42.226%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 10.350 - 5.500 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  a_r2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  a_r2_reg[4]/Q
                         net (fo=6, routed)           0.838     6.507    uut2/Q[0]
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.124     6.631 r  uut2/result[4]_i_4/O
                         net (fo=1, routed)           0.000     6.631    uut2/result[4]_i_4_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.274 r  uut2/result_reg[4]_i_1/O[3]
                         net (fo=2, routed)           0.764     8.038    uut2/Isum4__0[3]
    SLICE_X2Y17          LUT3 (Prop_lut3_I2_O)        0.307     8.345 r  uut2/P0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.345    uut2/P0_carry_i_3_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.725 r  uut2/P0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.725    uut2/P0_carry_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.944 r  uut2/P0_carry__0/O[0]
                         net (fo=1, routed)           0.000     8.944    P0[4]
    SLICE_X2Y18          FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.509    10.350    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  result_reg[9]/C
                         clock pessimism              0.274    10.624    
                         clock uncertainty           -0.035    10.589    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)        0.109    10.698    result_reg[9]
  -------------------------------------------------------------------
                         required time                         10.698    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 b_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            Pin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 2.049ns (56.674%)  route 1.566ns (43.326%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 10.354 - 5.500 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  b_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  b_r1_reg[0]/Q
                         net (fo=8, routed)           0.685     6.257    uut1/Pin_reg[2][0]
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.324     6.581 r  uut1/Pin[2]_i_5/O
                         net (fo=2, routed)           0.470     7.050    uut1/p_0_in3_out[0]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.332     7.382 r  uut1/Pin[2]_i_9/O
                         net (fo=1, routed)           0.000     7.382    uut1/Pin[2]_i_9_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.806 r  uut1/Pin_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.411     8.218    uut1/p_0_in0_in[0]
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.303     8.521 r  uut1/Pin[6]_i_5/O
                         net (fo=1, routed)           0.000     8.521    uut1/Pin[6]_i_5_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.768 r  uut1/Pin_reg[6]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.768    Pa__0[3]
    SLICE_X1Y15          FDRE                                         r  Pin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    W5                                                0.000     5.500 r  clk (IN)
                         net (fo=0)                   0.000     5.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.841 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.513    10.354    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  Pin_reg[3]/C
                         clock pessimism              0.298    10.652    
                         clock uncertainty           -0.035    10.617    
    SLICE_X1Y15          FDRE (Setup_fdre_C_D)        0.062    10.679    Pin_reg[3]
  -------------------------------------------------------------------
                         required time                         10.679    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  1.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 a_r2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.250ns (71.932%)  route 0.098ns (28.068%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  a_r2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  a_r2_reg[5]/Q
                         net (fo=6, routed)           0.098     1.711    uut2/Q[1]
    SLICE_X2Y17          LUT3 (Prop_lut3_I0_O)        0.045     1.756 r  uut2/P0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.756    uut2/P0_carry_i_2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.820 r  uut2/P0_carry/O[3]
                         net (fo=1, routed)           0.000     1.820    P0[3]
    SLICE_X2Y17          FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  result_reg[8]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.134     1.619    result_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 a_r2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.602%)  route 0.100ns (28.398%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  a_r2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  a_r2_reg[5]/Q
                         net (fo=6, routed)           0.100     1.713    uut2/Q[1]
    SLICE_X2Y17          LUT3 (Prop_lut3_I0_O)        0.045     1.758 r  uut2/P0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.758    uut2/P0_carry_i_3_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.823 r  uut2/P0_carry/O[2]
                         net (fo=1, routed)           0.000     1.823    P0[2]
    SLICE_X2Y17          FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  result_reg[7]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.134     1.619    result_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 b_r2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  b_r2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  b_r2_reg[0]/Q
                         net (fo=2, routed)           0.099     1.714    uut2/result_reg[11][0]
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.045     1.759 r  uut2/result[4]_i_5/O
                         net (fo=1, routed)           0.000     1.759    uut2/result[4]_i_5_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.829 r  uut2/result_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    Isum4[0]
    SLICE_X2Y15          FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  result_reg[4]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.134     1.621    result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Pin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  Pin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Pin_reg[0]/Q
                         net (fo=1, routed)           0.170     1.785    Pin[0]
    SLICE_X0Y14          FDRE                                         r  result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  result_reg[0]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.066     1.553    result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 a_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  a_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  a_r1_reg[4]/Q
                         net (fo=1, routed)           0.163     1.800    a_r1__0[4]
    SLICE_X2Y16          FDRE                                         r  a_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  a_r2_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.090     1.563    a_r2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 b_r2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.275ns (68.485%)  route 0.127ns (31.515%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  b_r2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  b_r2_reg[5]/Q
                         net (fo=2, routed)           0.127     1.764    uut2/result_reg[11][5]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.045     1.809 r  uut2/P0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.809    uut2/P0_carry__0_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.875 r  uut2/P0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.875    P0[5]
    SLICE_X2Y18          FDRE                                         r  result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  result_reg[10]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.134     1.619    result_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 a_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            Pin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.524%)  route 0.178ns (48.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  a_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  a_r1_reg[1]/Q
                         net (fo=10, routed)          0.178     1.793    a_r1[1]
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.048     1.841 r  Pin[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    Pa__0[1]
    SLICE_X1Y14          FDRE                                         r  Pin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  Pin_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.107     1.581    Pin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Pin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.539%)  route 0.180ns (58.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  Pin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  Pin_reg[1]/Q
                         net (fo=1, routed)           0.180     1.782    Pin[1]
    SLICE_X1Y16          FDRE                                         r  result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  result_reg[1]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.021     1.508    result_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 a_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a_r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  a_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  a_r1_reg[5]/Q
                         net (fo=1, routed)           0.201     1.814    a_r1__0[5]
    SLICE_X3Y17          FDRE                                         r  a_r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  a_r2_reg[5]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.066     1.538    a_r2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 a_r2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.252ns (57.725%)  route 0.185ns (42.275%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  a_r2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  a_r2_reg[5]/Q
                         net (fo=6, routed)           0.185     1.798    uut2/Q[1]
    SLICE_X2Y17          LUT3 (Prop_lut3_I0_O)        0.045     1.843 r  uut2/P0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.843    uut2/P0_carry_i_4_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.909 r  uut2/P0_carry/O[1]
                         net (fo=1, routed)           0.000     1.909    P0[1]
    SLICE_X2Y17          FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  result_reg[6]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.134     1.619    result_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.750 }
Period(ns):         5.500
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.500       3.345      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500      SLICE_X1Y14    Pin_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500      SLICE_X1Y14    Pin_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500      SLICE_X0Y15    Pin_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500      SLICE_X1Y15    Pin_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500      SLICE_X1Y15    Pin_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500      SLICE_X1Y15    Pin_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500      SLICE_X1Y15    Pin_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500      SLICE_X1Y16    Pin_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500      SLICE_X1Y16    Pin_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X2Y18    result_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X2Y18    result_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X2Y18    result_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X1Y14    Pin_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X1Y14    Pin_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X1Y14    a_r1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X3Y17    a_r1_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X3Y17    a_r2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X0Y14    b_r1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X0Y14    result_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X0Y15    Pin_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X1Y15    Pin_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X1Y15    Pin_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X1Y15    Pin_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X1Y15    Pin_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X1Y16    Pin_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X1Y16    Pin_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X1Y16    Pin_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X2Y15    a_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.750       2.250      SLICE_X3Y16    a_r1_reg[2]/C



