--- simple_hierarchy_from_uhdm.il	2025-08-15 22:11:03.419282477 -0700
+++ simple_hierarchy_from_verilog.il	2025-08-15 22:11:03.575279518 -0700
@@ -1,11 +1,12 @@
 # Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
-autoidx 13
-attribute \hdlname "submodule"
+autoidx 7
 attribute \dynports 1
-attribute \src "dut.sv:25.5-30.7"
+attribute \hdlname "submodule"
+attribute \src "dut.sv:1.1-13.10"
 module $paramod\submodule\WIDTH=s32'00000000000000000000000000001000
   parameter \WIDTH 8
-  wire width 8 $auto$rtlil.cc:3004:And$6
+  attribute \src "dut.sv:11.18-11.23"
+  wire width 8 $and$dut.sv:11$3_Y
   attribute \src "dut.sv:4.29-4.30"
   wire width 8 input 1 \a
   attribute \src "dut.sv:5.29-5.30"
@@ -14,7 +15,8 @@
   wire width 8 input 3 \c
   attribute \src "dut.sv:7.29-7.32"
   wire width 8 output 4 \out
-  cell $and $auto$expression.cpp:292:import_operation$5
+  attribute \src "dut.sv:11.18-11.23"
+  cell $and $and$dut.sv:11$3
     parameter \A_SIGNED 0
     parameter \A_WIDTH 8
     parameter \B_SIGNED 0
@@ -22,25 +24,27 @@
     parameter \Y_WIDTH 8
     connect \A \a
     connect \B \b
-    connect \Y $auto$rtlil.cc:3004:And$6
+    connect \Y $and$dut.sv:11$3_Y
   end
-  cell $and $auto$expression.cpp:292:import_operation$7
+  attribute \src "dut.sv:11.18-11.27"
+  cell $and $and$dut.sv:11$4
     parameter \A_SIGNED 0
     parameter \A_WIDTH 8
     parameter \B_SIGNED 0
     parameter \B_WIDTH 8
     parameter \Y_WIDTH 8
-    connect \A $auto$rtlil.cc:3004:And$6
+    connect \A $and$dut.sv:11$3_Y
     connect \B \c
     connect \Y \out
   end
 end
-attribute \hdlname "submodule"
 attribute \dynports 1
-attribute \src "dut.sv:41.5-46.7"
+attribute \hdlname "submodule"
+attribute \src "dut.sv:1.1-13.10"
 module $paramod\submodule\WIDTH=s32'00000000000000000000000000010000
   parameter \WIDTH 16
-  wire width 16 $auto$rtlil.cc:3004:And$10
+  attribute \src "dut.sv:11.18-11.23"
+  wire width 16 $and$dut.sv:11$5_Y
   attribute \src "dut.sv:4.29-4.30"
   wire width 16 input 1 \a
   attribute \src "dut.sv:5.29-5.30"
@@ -49,25 +53,27 @@
   wire width 16 input 3 \c
   attribute \src "dut.sv:7.29-7.32"
   wire width 16 output 4 \out
-  cell $and $auto$expression.cpp:292:import_operation$11
+  attribute \src "dut.sv:11.18-11.23"
+  cell $and $and$dut.sv:11$5
     parameter \A_SIGNED 0
     parameter \A_WIDTH 16
     parameter \B_SIGNED 0
     parameter \B_WIDTH 16
     parameter \Y_WIDTH 16
-    connect \A $auto$rtlil.cc:3004:And$10
-    connect \B \c
-    connect \Y \out
+    connect \A \a
+    connect \B \b
+    connect \Y $and$dut.sv:11$5_Y
   end
-  cell $and $auto$expression.cpp:292:import_operation$9
+  attribute \src "dut.sv:11.18-11.27"
+  cell $and $and$dut.sv:11$6
     parameter \A_SIGNED 0
     parameter \A_WIDTH 16
     parameter \B_SIGNED 0
     parameter \B_WIDTH 16
     parameter \Y_WIDTH 16
-    connect \A \a
-    connect \B \b
-    connect \Y $auto$rtlil.cc:3004:And$10
+    connect \A $and$dut.sv:11$5_Y
+    connect \B \c
+    connect \Y \out
   end
 end
 attribute \top 1
@@ -97,18 +103,21 @@
   wire width 8 output 11 \out2
   attribute \src "dut.sv:21.24-21.28"
   wire width 16 output 12 \out3
+  attribute \src "dut.sv:25.28-30.6"
   cell $paramod\submodule\WIDTH=s32'00000000000000000000000000001000 \inst1
     connect \a \a1
     connect \b \b1
     connect \c \c1
     connect \out \out1
   end
+  attribute \src "dut.sv:33.28-38.6"
   cell $paramod\submodule\WIDTH=s32'00000000000000000000000000001000 \inst2
     connect \a \a2
     connect \b \b2
     connect \c \c2
     connect \out \out2
   end
+  attribute \src "dut.sv:41.29-46.6"
   cell $paramod\submodule\WIDTH=s32'00000000000000000000000000010000 \inst3
     connect \a \a3
     connect \b \b3
