[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/DeferAssert/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/DeferAssert/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/DeferAssert/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               2
Design                                                 1
Identifier                                             1
ImmediateAssert                                        1
Initial                                                1
LogicNet                                               1
LogicTypespec                                          1
Module                                                 2
ModuleTypespec                                         1
Operation                                              1
RefObj                                                 1
RefTypespec                                            1
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DeferAssert/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/DeferAssert/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DeferAssert/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DeferAssert/dut.sv, line:1:1, endln:4:10
    |vpiName:work@top
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DeferAssert/dut.sv, line:1:1, endln:4:10
  |vpiImportTypespec:
  \_ImmediateAssert: , line:3:11, endln:3:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DeferAssert/dut.sv, line:1:1, endln:4:10
    |vpiIsDeferred:1
    |vpiExpr:
    \_Operation: , line:3:23, endln:3:29
      |vpiParent:
      \_ImmediateAssert: , line:3:11, endln:3:31
      |vpiOpType:15
      |vpiOperand:
      \_RefObj: (work@top.a), line:3:23, endln:3:24
        |vpiParent:
        \_Operation: , line:3:23, endln:3:29
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiActual:
        \_LogicNet: (work@top.a), line:2:9, endln:2:10
      |vpiOperand:
      \_Constant: , line:3:28, endln:3:29
        |vpiParent:
        \_Operation: , line:3:23, endln:3:29
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.a), line:2:9, endln:2:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DeferAssert/dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a), line:2:3, endln:2:8
      |vpiParent:
      \_LogicNet: (work@top.a), line:2:9, endln:2:10
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.a), line:2:9, endln:2:10
  |vpiProcess:
  \_Initial: , line:3:3, endln:3:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DeferAssert/dut.sv, line:1:1, endln:4:10
    |vpiStmt:
    \_ImmediateAssert: , line:3:11, endln:3:31
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DeferAssert/dut.sv, line:1:1, endln:4:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
