Analysis & Elaboration report for DUT
Mon Sep 11 00:25:00 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Parameter Settings for User Entity Instance: v_jtag:u0|sld_virtual_jtag:virtual_jtag_0
  6. Analysis & Elaboration Settings
  7. Port Connectivity Checks: "v_jtag:u0"
  8. Virtual JTAG Settings
  9. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Mon Sep 11 00:25:00 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DUT                                         ;
; Top-level Entity Name              ; TopLevel                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: v_jtag:u0|sld_virtual_jtag:virtual_jtag_0 ;
+-------------------------+------------------+-------------------------------------------+
; Parameter Name          ; Value            ; Type                                      ;
+-------------------------+------------------+-------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                    ;
; sld_instance_index      ; 0                ; Signed Integer                            ;
; sld_ir_width            ; 1                ; Signed Integer                            ;
; sld_sim_n_scan          ; 0                ; Signed Integer                            ;
; sld_sim_action          ; UNUSED           ; String                                    ;
; sld_sim_total_length    ; 0                ; Signed Integer                            ;
; lpm_type                ; sld_virtual_jtag ; String                                    ;
; lpm_hint                ; UNUSED           ; String                                    ;
+-------------------------+------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; TopLevel           ; DUT                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "v_jtag:u0"                                                                                                     ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; virtual_jtag_ir_in              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_virtual_state_e1dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_virtual_state_pdr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_virtual_state_e2dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_virtual_state_cir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_virtual_state_uir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_tms                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_tlr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_rti     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_sdrs    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_cdr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_sdr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_pdr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_e2dr    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_udr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_sirs    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_cir     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_sir     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_e1ir    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_pir     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_e2ir    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_uir     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                       ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                        ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------+
; 0              ; YES        ; N/A              ; 1        ; 0x10    ; 5               ; 0x0B                    ; v_jtag:u0|sld_virtual_jtag:virtual_jtag_0 ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Sep 11 00:24:39 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_MAX_AND_NOT_Eq -c DUT --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/asus/onedrive - indian institute of technology bombay/acads/semester-3/ee-214/scan_chain_files/scan_chain_files/scan_chain_files/v_jtag/synthesis/v_jtag.vhd
    Info (12022): Found design unit 1: v_jtag-rtl File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd Line: 44
    Info (12023): Found entity 1: v_jtag File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/asus/onedrive - indian institute of technology bombay/acads/semester-3/ee-214/scan_chain_files/scan_chain_files/scan_chain_files/v_jtag/synthesis/v_jtag.vhd
    Info (12022): Found design unit 1: v_jtag-rtl File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd Line: 44
    Info (12023): Found entity 1: v_jtag File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file toplevel.vhdl
    Info (12022): Found design unit 1: TopLevel-Struct File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 13
    Info (12023): Found entity 1: TopLevel File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhdl
    Info (12022): Found design unit 1: Testbench-Behave File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Testbench.vhdl Line: 9
    Info (12023): Found entity 1: Testbench File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Testbench.vhdl Line: 7
Info (12021): Found 17 design units, including 8 entities, in source file gates.vhdl
    Info (12022): Found design unit 1: Gates File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Gates.vhdl Line: 3
    Info (12022): Found design unit 2: INVERTER-Equations File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Gates.vhdl Line: 45
    Info (12022): Found design unit 3: AND_2-Equations File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Gates.vhdl Line: 57
    Info (12022): Found design unit 4: NAND_2-Equations File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Gates.vhdl Line: 68
    Info (12022): Found design unit 5: OR_2-Equations File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Gates.vhdl Line: 79
    Info (12022): Found design unit 6: NOR_2-Equations File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Gates.vhdl Line: 90
    Info (12022): Found design unit 7: XOR_2-Equations File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Gates.vhdl Line: 102
    Info (12022): Found design unit 8: XNOR_2-Equations File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Gates.vhdl Line: 113
    Info (12022): Found design unit 9: HALF_ADDER-Equations File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Gates.vhdl Line: 124
    Info (12023): Found entity 1: INVERTER File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Gates.vhdl Line: 41
    Info (12023): Found entity 2: AND_2 File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Gates.vhdl Line: 53
    Info (12023): Found entity 3: NAND_2 File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Gates.vhdl Line: 64
    Info (12023): Found entity 4: OR_2 File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Gates.vhdl Line: 75
    Info (12023): Found entity 5: NOR_2 File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Gates.vhdl Line: 86
    Info (12023): Found entity 6: XOR_2 File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Gates.vhdl Line: 98
    Info (12023): Found entity 7: XNOR_2 File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Gates.vhdl Line: 109
    Info (12023): Found entity 8: HALF_ADDER File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/Gates.vhdl Line: 120
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhdl
    Info (12022): Found design unit 1: DUT-DutWrap File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/DUT.vhdl Line: 13
    Info (12023): Found entity 1: DUT File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/DUT.vhdl Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file alu_max_and_not_eq.vhdl
    Info (12022): Found design unit 1: ALU_MAX_AND_NOT_Eq-a1 File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/ALU_MAX_AND_NOT_Eq.vhdl Line: 12
    Info (12023): Found entity 1: ALU_MAX_AND_NOT_Eq File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/ALU_MAX_AND_NOT_Eq.vhdl Line: 3
Info (12127): Elaborating entity "TopLevel" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(71): object "e1dr" assigned a value but never read File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 71
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(71): object "e2dr" assigned a value but never read File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 71
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(71): object "tms" assigned a value but never read File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 71
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(71): object "jsir" assigned a value but never read File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 71
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(80): signal "udr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 80
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(89): signal "sdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 89
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(89): signal "udr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 89
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(89): signal "io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 89
Warning (10037): Verilog HDL or VHDL warning at TopLevel.vhdl(90): conditional expression evaluates to a constant File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 90
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(97): signal "sdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 97
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(97): signal "udr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 97
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(97): signal "io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 97
Warning (10037): Verilog HDL or VHDL warning at TopLevel.vhdl(98): conditional expression evaluates to a constant File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 98
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(105): signal "udr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 105
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(105): signal "sdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 105
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(105): signal "io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 105
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(109): signal "cdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 109
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(109): signal "sdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 109
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(109): signal "io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 109
Info (12128): Elaborating entity "v_jtag" for hierarchy "v_jtag:u0" File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 116
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0" File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd Line: 87
Info (12130): Elaborated megafunction instantiation "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0" File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd Line: 87
Info (12133): Instantiated megafunction "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0" with the following parameter: File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd Line: 87
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "1"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 151
Info (12131): Elaborated megafunction instantiation "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 151
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DUT" for hierarchy "DUT:dut_instance" File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/TopLevel.vhdl Line: 153
Info (12128): Elaborating entity "ALU_MAX_AND_NOT_Eq" for hierarchy "DUT:dut_instance|ALU_MAX_AND_NOT_Eq:add_instance" File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/DUT.vhdl Line: 24
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.09.11.00:24:53 Progress: Loading sld0180cdd2/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0180cdd2/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/db/ip/sld0180cdd2/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0180cdd2/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/db/ip/sld0180cdd2/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0180cdd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/db/ip/sld0180cdd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0180cdd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/db/ip/sld0180cdd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0180cdd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/db/ip/sld0180cdd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/db/ip/sld0180cdd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0180cdd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Lab5_22B3936/db/ip/sld0180cdd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4788 megabytes
    Info: Processing ended: Mon Sep 11 00:25:00 2023
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:18


