// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Gamelogic2,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=0.000000,HLS_SYN_LAT=1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4,HLS_SYN_LUT=30,HLS_VERSION=2018_3}" *)

module Gamelogic2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rst,
        btn1,
        btn2,
        btn3,
        lose,
        time_remaining_out_V,
        time_remaining_in_V,
        verify1_out,
        verify2_out,
        verify3_out
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   rst;
input   btn1;
input   btn2;
input   btn3;
output   lose;
output  [9:0] time_remaining_out_V;
input  [9:0] time_remaining_in_V;
output   verify1_out;
output   verify2_out;
output   verify3_out;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] time_remaining_out_V;
reg verify1_out;
reg verify2_out;
reg verify3_out;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] btn1_read_read_fu_46_p2;
wire   [0:0] rst_read_read_fu_52_p2;
reg    verify1_out_preg;
reg    verify2_out_preg;
reg    verify3_out_preg;
reg   [9:0] time_remaining_out_V_preg;
wire    ap_CS_fsm_state2;
reg   [1:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 verify1_out_preg = 1'b0;
#0 verify2_out_preg = 1'b0;
#0 verify3_out_preg = 1'b0;
#0 time_remaining_out_V_preg = 10'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                time_remaining_out_V_preg[7] <= 1'b0;
        time_remaining_out_V_preg[9] <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (rst_read_read_fu_52_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
                        time_remaining_out_V_preg[7] <= 1'b1;
            time_remaining_out_V_preg[9] <= 1'b1;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((btn1_read_read_fu_46_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        time_remaining_out_V = 10'd200;
    end else if (((ap_start == 1'b1) & (rst_read_read_fu_52_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        time_remaining_out_V = 10'd640;
    end else begin
        time_remaining_out_V = time_remaining_out_V_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        verify1_out = 1'd0;
    end else begin
        verify1_out = verify1_out_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        verify2_out = 1'd0;
    end else begin
        verify2_out = verify2_out_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        verify3_out = 1'd0;
    end else begin
        verify3_out = verify3_out_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign btn1_read_read_fu_46_p2 = btn1;

assign lose = 1'd0;

assign rst_read_read_fu_52_p2 = rst;

always @ (posedge ap_clk) begin
    verify1_out_preg <= 1'b0;
    verify2_out_preg <= 1'b0;
    verify3_out_preg <= 1'b0;
    time_remaining_out_V_preg[6:0] <= 7'b0000000;
    time_remaining_out_V_preg[8] <= 1'b0;
end

endmodule //Gamelogic2
