ISR(TIMER1_COMPA_vect) { //timer1 interrupt
  //
}
