$date
	Sun Oct 23 06:19:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#271805
b10001 !
1"
#271806
b10001 &
b10001 %
1$
#271807
0"
#271810
b110100 &
b110100 %
#271814
b11010 &
b11010 %
#271818
b1101 &
b1101 %
#271822
b101000 &
b101000 %
#271826
b10100 &
b10100 %
#271830
b1010 &
b1010 %
#271834
b101 &
b101 %
#271838
b10000 &
b10000 %
#271842
b1000 &
b1000 %
#271846
b100 &
b100 %
#271850
b10 &
b10 %
#271854
b1 &
1#
b1 %
#271858
b0 &
b0 %
0#
0$
#1325468
b11 !
1"
#1325470
b11 &
b11 %
1$
#1325471
0"
#1325474
b1010 &
b1010 %
#1325478
b101 &
b101 %
#1325482
b10000 &
b10000 %
#1325486
b1000 &
b1000 %
#1325490
b100 &
b100 %
#1325494
b10 &
b10 %
#1325498
b1 &
b1 %
1#
#1325502
b0 &
0#
b0 %
0$
#2345918
b1110 &
b1110 %
1$
b1110 !
1"
#2345919
0"
#2345922
b111 &
b111 %
#2345926
b10110 &
b10110 %
#2345930
b1011 &
b1011 %
#2345934
b100010 &
b100010 %
#2345938
b10001 &
b10001 %
#2345942
b110100 &
b110100 %
#2345946
b11010 &
b11010 %
#2345950
b1101 &
b1101 %
#2345954
b101000 &
b101000 %
#2345958
b10100 &
b10100 %
#2345962
b1010 &
b1010 %
#2345966
b101 &
b101 %
#2345970
b10000 &
b10000 %
#2345974
b1000 &
b1000 %
#2345978
b100 &
b100 %
#2345982
b10 &
b10 %
#2345986
b1 &
b1 %
1#
#2345990
b0 &
0#
b0 %
0$
#4500012
