#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Jun  8 19:33:47 2017
# Process ID: 26411
# Current directory: /home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.runs/quad_dma_auto_pc_2_synth_1
# Command line: vivado -log quad_dma_auto_pc_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source quad_dma_auto_pc_2.tcl
# Log file: /home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.runs/quad_dma_auto_pc_2_synth_1/quad_dma_auto_pc_2.vds
# Journal file: /home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.runs/quad_dma_auto_pc_2_synth_1/vivado.jou
#-----------------------------------------------------------
source quad_dma_auto_pc_2.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1189.867 ; gain = 76.996 ; free physical = 121 ; free virtual = 7837
INFO: [Synth 8-638] synthesizing module 'quad_dma_auto_pc_2' [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_auto_pc_2/synth/quad_dma_auto_pc_2.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_axi_protocol_converter' [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_axi3_conv' [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b_downsizer' [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b_downsizer' (1#1) [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_a_axi3_conv' [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_fifo' [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_fifo_gen' [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_fifo_gen' (20#1) [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_fifo' (21#1) [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_fifo__parameterized0' [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_fifo_gen__parameterized0' [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_fifo_gen__parameterized0' (21#1) [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_fifo__parameterized0' (21#1) [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_a_axi3_conv' (22#1) [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_w_axi3_conv' [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_w_axi3_conv' (23#1) [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized0' [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_fifo__parameterized1' [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_fifo_gen__parameterized1' [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_fifo_gen__parameterized1' (23#1) [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_fifo__parameterized1' (23#1) [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized0' (23#1) [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_r_axi3_conv' [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_r_axi3_conv' (24#1) [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_axi3_conv' (25#1) [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_axi_protocol_converter' (26#1) [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'quad_dma_auto_pc_2' (27#1) [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_auto_pc_2/synth/quad_dma_auto_pc_2.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1316.367 ; gain = 203.496 ; free physical = 352 ; free virtual = 7526
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1316.367 ; gain = 203.496 ; free physical = 342 ; free virtual = 7512
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1614.711 ; gain = 0.000 ; free physical = 211 ; free virtual = 6946
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1614.711 ; gain = 501.840 ; free physical = 790 ; free virtual = 7569
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1614.711 ; gain = 501.840 ; free physical = 790 ; free virtual = 7569
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1614.711 ; gain = 501.840 ; free physical = 789 ; free virtual = 7567
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1614.711 ; gain = 501.840 ; free physical = 775 ; free virtual = 7562
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1614.711 ; gain = 501.840 ; free physical = 698 ; free virtual = 7489
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                        | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst/\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 7               | RAM32M x 2     | 
|inst/\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|inst/\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1614.711 ; gain = 501.840 ; free physical = 379 ; free virtual = 7194
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1614.711 ; gain = 501.840 ; free physical = 270 ; free virtual = 7094
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1622.719 ; gain = 509.848 ; free physical = 254 ; free virtual = 7077
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1622.719 ; gain = 509.848 ; free physical = 227 ; free virtual = 7043
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1622.719 ; gain = 509.848 ; free physical = 226 ; free virtual = 7043
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1622.719 ; gain = 509.848 ; free physical = 195 ; free virtual = 7012
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1622.719 ; gain = 509.848 ; free physical = 194 ; free virtual = 7010
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1622.719 ; gain = 509.848 ; free physical = 182 ; free virtual = 6998
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1622.719 ; gain = 509.848 ; free physical = 181 ; free virtual = 6998

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |    22|
|3     |LUT2     |    57|
|4     |LUT3     |    52|
|5     |LUT4     |    76|
|6     |LUT5     |   158|
|7     |LUT6     |    82|
|8     |RAM32M   |     3|
|9     |RAM32X1D |     1|
|10    |FDCE     |    69|
|11    |FDPE     |    63|
|12    |FDRE     |   347|
|13    |FDSE     |     5|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1622.719 ; gain = 509.848 ; free physical = 180 ; free virtual = 6997
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1622.727 ; gain = 522.441 ; free physical = 219 ; free virtual = 7040
