$date
	Mon Aug 28 13:44:06 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module blackbox_test $end
$var wire 1 ! n $end
$var reg 1 " e $end
$var reg 1 # f $end
$var reg 1 $ x $end
$scope module bb $end
$var wire 1 % e $end
$var wire 1 & f $end
$var wire 1 ! n $end
$var wire 1 ' w03 $end
$var wire 1 ( w04 $end
$var wire 1 ) w05 $end
$var wire 1 * w12 $end
$var wire 1 + w14 $end
$var wire 1 , w24 $end
$var wire 1 - w25 $end
$var wire 1 . w44 $end
$var wire 1 / w45 $end
$var wire 1 0 w52 $end
$var wire 1 1 w67 $end
$var wire 1 2 w75 $end
$var wire 1 3 w82 $end
$var wire 1 4 w85 $end
$var wire 1 5 x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
05
04
03
12
11
10
1/
1.
1-
1,
0+
1*
0)
1(
1'
0&
0%
0$
0#
0"
1!
$end
#10
0/
0)
0*
13
0.
02
1"
1%
#20
0!
01
0-
0,
1$
15
#30
14
0'
1!
00
11
1#
1&
#40
0(
1.
12
0"
0%
#50
1(
1*
1-
1,
0$
05
#60
0*
0.
02
1"
1%
#70
0(
1.
12
0-
0,
10
0"
0%
1$
15
0#
0&
#80
