Analysis & Synthesis report for Cyclone_V_revision
Sat Dec 12 17:18:34 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |BION_TOP|Framing_interface:Framing_interface_top|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component
 17. Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated
 18. Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|a_graycounter_rh6:rdptr_g1p
 19. Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|a_graycounter_nvb:wrptr_g1p
 20. Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram
 21. Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|dffpipe_u09:rs_brp
 22. Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|dffpipe_u09:rs_bwp
 23. Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp
 24. Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15
 25. Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|dffpipe_u09:ws_brp
 26. Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|dffpipe_u09:ws_bwp
 27. Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_dbl:ws_dgrp
 28. Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_dbl:ws_dgrp|dffpipe_019:dffpipe18
 29. Source assignments for sld_signaltap:auto_signaltap_0
 30. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component
 31. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component
 32. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component
 33. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component
 34. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component
 35. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component
 36. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component
 37. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component
 38. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_8|lpm_constant:LPM_CONSTANT_component
 39. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_9|lpm_constant:LPM_CONSTANT_component
 40. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_10|lpm_constant:LPM_CONSTANT_component
 41. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_11|lpm_constant:LPM_CONSTANT_component
 42. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_12|lpm_constant:LPM_CONSTANT_component
 43. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_13|lpm_constant:LPM_CONSTANT_component
 44. Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_14|lpm_constant:LPM_CONSTANT_component
 45. Parameter Settings for User Entity Instance: PLL:PLL_input|altpll:altpll_component
 46. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_bit
 47. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load
 48. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|TRS_gen:TRS_gen_q
 49. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|count_n_modul:counter_for_8_bit_data
 50. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|count_n_modul:counter_for_Align_word
 51. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2|input_serial_channel:Deserial_1|count_n_modul:counter_bit
 52. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2|input_serial_channel:Deserial_1|count_n_modul:counter_for_load
 53. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2|Aligner:Aligner_comp|TRS_gen:TRS_gen_q
 54. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2|Aligner:Aligner_comp|count_n_modul:counter_for_8_bit_data
 55. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2|Aligner:Aligner_comp|count_n_modul:counter_for_Align_word
 56. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3|input_serial_channel:Deserial_1|count_n_modul:counter_bit
 57. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3|input_serial_channel:Deserial_1|count_n_modul:counter_for_load
 58. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3|Aligner:Aligner_comp|TRS_gen:TRS_gen_q
 59. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3|Aligner:Aligner_comp|count_n_modul:counter_for_8_bit_data
 60. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3|Aligner:Aligner_comp|count_n_modul:counter_for_Align_word
 61. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4|input_serial_channel:Deserial_1|count_n_modul:counter_bit
 62. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4|input_serial_channel:Deserial_1|count_n_modul:counter_for_load
 63. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4|Aligner:Aligner_comp|TRS_gen:TRS_gen_q
 64. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4|Aligner:Aligner_comp|count_n_modul:counter_for_8_bit_data
 65. Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4|Aligner:Aligner_comp|count_n_modul:counter_for_Align_word
 66. Parameter Settings for User Entity Instance: Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam
 67. Parameter Settings for User Entity Instance: Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix
 68. Parameter Settings for User Entity Instance: Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line
 69. Parameter Settings for User Entity Instance: Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_frame
 70. Parameter Settings for User Entity Instance: Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface
 71. Parameter Settings for User Entity Instance: Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix
 72. Parameter Settings for User Entity Instance: Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line
 73. Parameter Settings for User Entity Instance: Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_frame
 74. Parameter Settings for User Entity Instance: Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient
 75. Parameter Settings for User Entity Instance: Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient
 76. Parameter Settings for User Entity Instance: Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient
 77. Parameter Settings for User Entity Instance: Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient
 78. Parameter Settings for User Entity Instance: Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component
 79. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 80. altpll Parameter Settings by Entity Instance
 81. dcfifo Parameter Settings by Entity Instance
 82. Port Connectivity Checks: "output_data_interface:output_data_interface_arch"
 83. Port Connectivity Checks: "Framing_interface:Framing_interface_top|FIFO:Buffer_data"
 84. Port Connectivity Checks: "Framing_interface:Framing_interface_top"
 85. Port Connectivity Checks: "Data_gen_cam:Data_gen_cam_4"
 86. Port Connectivity Checks: "Data_gen_cam:Data_gen_cam_3"
 87. Port Connectivity Checks: "Data_gen_cam:Data_gen_cam_2"
 88. Port Connectivity Checks: "Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient"
 89. Port Connectivity Checks: "Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0"
 90. Port Connectivity Checks: "Data_gen_cam:Data_gen_cam_1"
 91. Port Connectivity Checks: "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_frame"
 92. Port Connectivity Checks: "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line"
 93. Port Connectivity Checks: "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix"
 94. Port Connectivity Checks: "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface"
 95. Port Connectivity Checks: "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_frame"
 96. Port Connectivity Checks: "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line"
 97. Port Connectivity Checks: "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix"
 98. Port Connectivity Checks: "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam"
 99. Port Connectivity Checks: "Synth_gen_mult:Sync_gen_mult_top"
100. Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4"
101. Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3"
102. Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2"
103. Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|count_n_modul:counter_for_Align_word"
104. Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|count_n_modul:counter_for_8_bit_data"
105. Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|TRS_gen:TRS_gen_q"
106. Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp"
107. Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load"
108. Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_bit"
109. Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1"
110. Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module"
111. Port Connectivity Checks: "PLL:PLL_input"
112. Port Connectivity Checks: "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch"
113. Signal Tap Logic Analyzer Settings
114. In-System Memory Content Editor Settings
115. Post-Synthesis Netlist Statistics for Top Partition
116. Elapsed Time Per Partition
117. Connections to In-System Debugging Instance "auto_signaltap_0"
118. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Dec 12 17:18:34 2020       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; Cyclone_V_revision                          ;
; Top-level Entity Name           ; BION_TOP                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3956                                        ;
; Total pins                      ; 58                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,736,704                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA9F23C8        ;                    ;
; Top-level entity name                                                           ; BION_TOP           ; Cyclone_V_revision ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; BION_to_usb/2_ch_to_1/four_input_cameras_top.vhd                   ; yes             ; User VHDL File                               ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/four_input_cameras_top.vhd                   ;             ;
; Megafunctions/PLL.vhd                                              ; yes             ; User Wizard-Generated File                   ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/PLL.vhd                                              ;             ;
; PATHERN_GENERATOR.vhd                                              ; yes             ; User VHDL File                               ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/PATHERN_GENERATOR.vhd                                              ;             ;
; BION_to_usb/Framing_interface.vhd                                  ; yes             ; User VHDL File                               ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Framing_interface.vhd                                  ;             ;
; Megafunctions/FIFO.vhd                                             ; yes             ; User Wizard-Generated File                   ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/FIFO.vhd                                             ;             ;
; Megafunctions/const.vhd                                            ; yes             ; User Wizard-Generated File                   ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/const.vhd                                            ;             ;
; VIDEO_CONSTANTS.vhd                                                ; yes             ; User VHDL File                               ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/VIDEO_CONSTANTS.vhd                                                ;             ;
; TRS_gen.vhd                                                        ; yes             ; User VHDL File                               ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/TRS_gen.vhd                                                        ;             ;
; my_component_pkg.vhd                                               ; yes             ; User VHDL File                               ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/my_component_pkg.vhd                                               ;             ;
; count_n_modul.vhd                                                  ; yes             ; User VHDL File                               ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/count_n_modul.vhd                                                  ;             ;
; BION_to_usb/2_ch_to_1/two_ch_to_one_top.vhd                        ; yes             ; User VHDL File                               ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/two_ch_to_one_top.vhd                        ;             ;
; BION_to_usb/2_ch_to_1/input_serial_channel.vhd                     ; yes             ; User VHDL File                               ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/input_serial_channel.vhd                     ;             ;
; BION_to_usb/2_ch_to_1/Aligner.vhd                                  ; yes             ; User VHDL File                               ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd                                  ;             ;
; BION_to_usb/Synth_gen.vhd                                          ; yes             ; User VHDL File                               ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Synth_gen.vhd                                          ;             ;
; BION_to_usb/sync_gen_mult.vhd                                      ; yes             ; User VHDL File                               ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/sync_gen_mult.vhd                                      ;             ;
; BION_to_usb/output_data_interface.vhd                              ; yes             ; User VHDL File                               ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/output_data_interface.vhd                              ;             ;
; BION_to_usb/noise_gen.vhd                                          ; yes             ; User VHDL File                               ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/noise_gen.vhd                                          ;             ;
; BION_to_usb/JTAG_DEBUG_CONST.vhd                                   ; yes             ; User VHDL File                               ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/JTAG_DEBUG_CONST.vhd                                   ;             ;
; BION_to_usb/Data_gen_cam.vhd                                       ; yes             ; User VHDL File                               ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Data_gen_cam.vhd                                       ;             ;
; BION_to_usb/BION_TOP.vhd                                           ; yes             ; User VHDL File                               ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd                                           ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.tdf                                                                   ;             ;
; db/lpm_constant_ma8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/lpm_constant_ma8.tdf                                            ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                  ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                     ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                                                                         ;             ;
; aglobal191.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                                     ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                    ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                  ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                  ;             ;
; db/pll_altpll5.v                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/pll_altpll5.v                                                   ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                         ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                                       ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                  ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                       ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                     ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffpipe.inc                                                                        ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                  ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                    ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                ;             ;
; db/dcfifo_p3p1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/dcfifo_p3p1.tdf                                                 ;             ;
; db/a_gray2bin_uab.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/a_gray2bin_uab.tdf                                              ;             ;
; db/a_graycounter_rh6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/a_graycounter_rh6.tdf                                           ;             ;
; db/a_graycounter_nvb.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/a_graycounter_nvb.tdf                                           ;             ;
; db/altsyncram_gia1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/altsyncram_gia1.tdf                                             ;             ;
; db/decode_v07.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/decode_v07.tdf                                                  ;             ;
; db/mux_fr7.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/mux_fr7.tdf                                                     ;             ;
; db/dffpipe_u09.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/dffpipe_u09.tdf                                                 ;             ;
; db/alt_synch_pipe_cbl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/alt_synch_pipe_cbl.tdf                                          ;             ;
; db/dffpipe_v09.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/dffpipe_v09.tdf                                                 ;             ;
; db/alt_synch_pipe_dbl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/alt_synch_pipe_dbl.tdf                                          ;             ;
; db/dffpipe_019.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/dffpipe_019.tdf                                                 ;             ;
; db/cmpr_f06.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/cmpr_f06.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                                                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                                         ;             ;
; db/altsyncram_5l84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/altsyncram_5l84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.tdf                                                                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.inc                                                                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                                                                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                                                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                                                       ;             ;
; db/mux_hlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/mux_hlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/declut.inc                                                                         ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                                                       ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                            ;             ;
; db/cntr_4bi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/cntr_4bi.tdf                                                    ;             ;
; db/cmpr_g9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/cmpr_g9c.tdf                                                    ;             ;
; db/cntr_a2j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/cntr_a2j.tdf                                                    ;             ;
; db/cntr_49i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/cntr_49i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                        ; altera_sld  ;
; db/ip/sld88a00600/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/ip/sld88a00600/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                   ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2265                     ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 1691                     ;
;     -- 7 input functions                    ; 4                        ;
;     -- 6 input functions                    ; 509                      ;
;     -- 5 input functions                    ; 468                      ;
;     -- 4 input functions                    ; 176                      ;
;     -- <=3 input functions                  ; 534                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 3956                     ;
;                                             ;                          ;
; I/O pins                                    ; 58                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 1736704                  ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 3                        ;
;     -- PLLs                                 ; 3                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 2010                     ;
; Total fan-out                               ; 26374                    ;
; Average fan-out                             ; 4.41                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |BION_TOP                                                                                                                               ; 1691 (23)           ; 3956 (8)                  ; 1736704           ; 0          ; 58   ; 0            ; |BION_TOP                                                                                                                                                                                                                                                                                                                                            ; BION_TOP                          ; work         ;
;    |Data_gen_cam:Data_gen_cam_1|                                                                                                        ; 104 (6)             ; 83 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Data_gen_cam:Data_gen_cam_1                                                                                                                                                                                                                                                                                                                ; Data_gen_cam                      ; work         ;
;       |PATHERN_GENERATOR:Pattern_generator_cam|                                                                                         ; 98 (63)             ; 73 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam                                                                                                                                                                                                                                                                        ; PATHERN_GENERATOR                 ; work         ;
;          |count_n_modul:counter_flex_gradient|                                                                                          ; 15 (15)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient                                                                                                                                                                                                                                    ; count_n_modul                     ; work         ;
;          |noise_gen:noise_gen_0|                                                                                                        ; 20 (20)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0                                                                                                                                                                                                                                                  ; noise_gen                         ; work         ;
;    |Data_gen_cam:Data_gen_cam_2|                                                                                                        ; 63 (0)              ; 41 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Data_gen_cam:Data_gen_cam_2                                                                                                                                                                                                                                                                                                                ; Data_gen_cam                      ; work         ;
;       |PATHERN_GENERATOR:Pattern_generator_cam|                                                                                         ; 63 (63)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam                                                                                                                                                                                                                                                                        ; PATHERN_GENERATOR                 ; work         ;
;    |Data_gen_cam:Data_gen_cam_3|                                                                                                        ; 63 (0)              ; 41 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Data_gen_cam:Data_gen_cam_3                                                                                                                                                                                                                                                                                                                ; Data_gen_cam                      ; work         ;
;       |PATHERN_GENERATOR:Pattern_generator_cam|                                                                                         ; 63 (63)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam                                                                                                                                                                                                                                                                        ; PATHERN_GENERATOR                 ; work         ;
;    |Data_gen_cam:Data_gen_cam_4|                                                                                                        ; 63 (0)              ; 41 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Data_gen_cam:Data_gen_cam_4                                                                                                                                                                                                                                                                                                                ; Data_gen_cam                      ; work         ;
;       |PATHERN_GENERATOR:Pattern_generator_cam|                                                                                         ; 63 (63)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam                                                                                                                                                                                                                                                                        ; PATHERN_GENERATOR                 ; work         ;
;    |Framing_interface:Framing_interface_top|                                                                                            ; 216 (141)           ; 150 (24)                  ; 262144            ; 0          ; 0    ; 0            ; |BION_TOP|Framing_interface:Framing_interface_top                                                                                                                                                                                                                                                                                                    ; Framing_interface                 ; work         ;
;       |FIFO:Buffer_data|                                                                                                                ; 75 (0)              ; 126 (0)                   ; 262144            ; 0          ; 0    ; 0            ; |BION_TOP|Framing_interface:Framing_interface_top|FIFO:Buffer_data                                                                                                                                                                                                                                                                                   ; FIFO                              ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 75 (0)              ; 126 (0)                   ; 262144            ; 0          ; 0    ; 0            ; |BION_TOP|Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component                                                                                                                                                                                                                                                           ; dcfifo                            ; work         ;
;             |dcfifo_p3p1:auto_generated|                                                                                                ; 75 (3)              ; 126 (48)                  ; 262144            ; 0          ; 0    ; 0            ; |BION_TOP|Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated                                                                                                                                                                                                                                ; dcfifo_p3p1                       ; work         ;
;                |a_graycounter_nvb:wrptr_g1p|                                                                                            ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|a_graycounter_nvb:wrptr_g1p                                                                                                                                                                                                    ; a_graycounter_nvb                 ; work         ;
;                |a_graycounter_rh6:rdptr_g1p|                                                                                            ; 26 (26)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|a_graycounter_rh6:rdptr_g1p                                                                                                                                                                                                    ; a_graycounter_rh6                 ; work         ;
;                |alt_synch_pipe_cbl:rs_dgwp|                                                                                             ; 0 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp                                                                                                                                                                                                     ; alt_synch_pipe_cbl                ; work         ;
;                   |dffpipe_v09:dffpipe15|                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15                                                                                                                                                                               ; dffpipe_v09                       ; work         ;
;                |altsyncram_gia1:fifo_ram|                                                                                               ; 14 (2)              ; 6 (6)                     ; 262144            ; 0          ; 0    ; 0            ; |BION_TOP|Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram                                                                                                                                                                                                       ; altsyncram_gia1                   ; work         ;
;                   |decode_v07:decode12|                                                                                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|decode_v07:decode12                                                                                                                                                                                   ; decode_v07                        ; work         ;
;                   |mux_fr7:mux13|                                                                                                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|mux_fr7:mux13                                                                                                                                                                                         ; mux_fr7                           ; work         ;
;                |cmpr_f06:rdempty_eq_comp|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|cmpr_f06:rdempty_eq_comp                                                                                                                                                                                                       ; cmpr_f06                          ; work         ;
;    |JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|                                                                                             ; 360 (0)             ; 405 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch                                                                                                                                                                                                                                                                                                     ; JTAG_DEBUG_CONST                  ; work         ;
;       |const:const_8bit_0|                                                                                                              ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0                                                                                                                                                                                                                                                                                  ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                              ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                          ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 24 (10)             ; 27 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_10|                                                                                                             ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_10                                                                                                                                                                                                                                                                                 ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_10|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                             ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_10|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                         ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 24 (10)             ; 27 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_10|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_10|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                           ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_11|                                                                                                             ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_11                                                                                                                                                                                                                                                                                 ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_11|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                             ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_11|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                         ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 24 (10)             ; 27 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_11|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_11|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                           ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_12|                                                                                                             ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_12                                                                                                                                                                                                                                                                                 ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_12|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                             ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_12|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                         ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 24 (10)             ; 27 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_12|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_12|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                           ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_13|                                                                                                             ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_13                                                                                                                                                                                                                                                                                 ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_13|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                             ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_13|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                         ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 24 (10)             ; 27 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_13|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_13|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                           ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_14|                                                                                                             ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_14                                                                                                                                                                                                                                                                                 ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_14|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                             ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_14|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                         ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 24 (10)             ; 27 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_14|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_14|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                           ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_1|                                                                                                              ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1                                                                                                                                                                                                                                                                                  ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                              ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                          ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 24 (10)             ; 27 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_2|                                                                                                              ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2                                                                                                                                                                                                                                                                                  ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                              ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                          ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 24 (10)             ; 27 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_3|                                                                                                              ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3                                                                                                                                                                                                                                                                                  ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                              ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                          ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 24 (10)             ; 27 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_4|                                                                                                              ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4                                                                                                                                                                                                                                                                                  ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                              ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                          ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 24 (10)             ; 27 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_5|                                                                                                              ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5                                                                                                                                                                                                                                                                                  ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                              ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                          ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 24 (10)             ; 27 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_6|                                                                                                              ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6                                                                                                                                                                                                                                                                                  ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                              ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                          ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 24 (10)             ; 27 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_7|                                                                                                              ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7                                                                                                                                                                                                                                                                                  ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                              ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                          ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 24 (10)             ; 27 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_8|                                                                                                              ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_8                                                                                                                                                                                                                                                                                  ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_8|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                              ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_8|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                          ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 24 (10)             ; 27 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_8|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_8|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |const:const_8bit_9|                                                                                                              ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_9                                                                                                                                                                                                                                                                                  ; const                             ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_9|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                              ; lpm_constant                      ; work         ;
;             |lpm_constant_ma8:ag|                                                                                                       ; 24 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_9|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag                                                                                                                                                                                                                          ; lpm_constant_ma8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 24 (10)             ; 27 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_9|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_9|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;    |PLL:PLL_input|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|PLL:PLL_input                                                                                                                                                                                                                                                                                                                              ; PLL                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|PLL:PLL_input|altpll:altpll_component                                                                                                                                                                                                                                                                                                      ; altpll                            ; work         ;
;          |PLL_altpll5:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|PLL:PLL_input|altpll:altpll_component|PLL_altpll5:auto_generated                                                                                                                                                                                                                                                                           ; PLL_altpll5                       ; work         ;
;    |Synth_gen_mult:Sync_gen_mult_top|                                                                                                   ; 69 (0)              ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Synth_gen_mult:Sync_gen_mult_top                                                                                                                                                                                                                                                                                                           ; Synth_gen_mult                    ; work         ;
;       |Sync_gen:Sync_gen_cam|                                                                                                           ; 31 (0)              ; 49 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam                                                                                                                                                                                                                                                                                     ; Sync_gen                          ; work         ;
;          |count_n_modul:counter_for_line|                                                                                               ; 15 (15)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line                                                                                                                                                                                                                                                      ; count_n_modul                     ; work         ;
;          |count_n_modul:counter_for_pix|                                                                                                ; 16 (16)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix                                                                                                                                                                                                                                                       ; count_n_modul                     ; work         ;
;       |Sync_gen:Sync_gen_interface|                                                                                                     ; 38 (4)              ; 51 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface                                                                                                                                                                                                                                                                               ; Sync_gen                          ; work         ;
;          |count_n_modul:counter_for_line|                                                                                               ; 17 (17)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line                                                                                                                                                                                                                                                ; count_n_modul                     ; work         ;
;          |count_n_modul:counter_for_pix|                                                                                                ; 17 (17)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix                                                                                                                                                                                                                                                 ; count_n_modul                     ; work         ;
;    |four_input_cameras_top:four_input_cameras_module|                                                                                   ; 16 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|four_input_cameras_top:four_input_cameras_module                                                                                                                                                                                                                                                                                           ; four_input_cameras_top            ; work         ;
;       |two_ch_to_one_top:ser_to_par_cam_1|                                                                                              ; 13 (0)              ; 55 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1                                                                                                                                                                                                                                                        ; two_ch_to_one_top                 ; work         ;
;          |Aligner:Aligner_comp|                                                                                                         ; 9 (9)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp                                                                                                                                                                                                                                   ; Aligner                           ; work         ;
;          |input_serial_channel:Deserial_1|                                                                                              ; 4 (1)               ; 22 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1                                                                                                                                                                                                                        ; input_serial_channel              ; work         ;
;             |count_n_modul:counter_for_load|                                                                                            ; 3 (3)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load                                                                                                                                                                                         ; count_n_modul                     ; work         ;
;       |two_ch_to_one_top:ser_to_par_cam_2|                                                                                              ; 1 (0)               ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2                                                                                                                                                                                                                                                        ; two_ch_to_one_top                 ; work         ;
;          |input_serial_channel:Deserial_1|                                                                                              ; 1 (1)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2|input_serial_channel:Deserial_1                                                                                                                                                                                                                        ; input_serial_channel              ; work         ;
;       |two_ch_to_one_top:ser_to_par_cam_3|                                                                                              ; 1 (0)               ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3                                                                                                                                                                                                                                                        ; two_ch_to_one_top                 ; work         ;
;          |input_serial_channel:Deserial_1|                                                                                              ; 1 (1)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3|input_serial_channel:Deserial_1                                                                                                                                                                                                                        ; input_serial_channel              ; work         ;
;       |two_ch_to_one_top:ser_to_par_cam_4|                                                                                              ; 1 (0)               ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4                                                                                                                                                                                                                                                        ; two_ch_to_one_top                 ; work         ;
;          |input_serial_channel:Deserial_1|                                                                                              ; 1 (1)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4|input_serial_channel:Deserial_1                                                                                                                                                                                                                        ; input_serial_channel              ; work         ;
;    |output_data_interface:output_data_interface_arch|                                                                                   ; 1 (1)               ; 65 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|output_data_interface:output_data_interface_arch                                                                                                                                                                                                                                                                                           ; output_data_interface             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 243 (1)             ; 362 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 242 (0)             ; 362 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 242 (0)             ; 362 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 242 (1)             ; 362 (20)                  ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 241 (0)             ; 342 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 241 (189)           ; 342 (311)                 ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 33 (33)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 470 (2)             ; 2554 (361)                ; 1474560           ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 468 (0)             ; 2193 (0)                  ; 1474560           ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 468 (67)            ; 2193 (806)                ; 1474560           ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 82 (82)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1474560           ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_5l84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1474560           ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5l84:auto_generated                                                                                                                                                 ; altsyncram_5l84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 89 (89)             ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 223 (2)             ; 919 (2)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 180 (0)             ; 900 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 540 (540)                 ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 180 (0)             ; 360 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 40 (40)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                                      ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                  ; sld_mbpmg                         ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                               ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                            ; sld_sbpmg                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 46 (11)             ; 261 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_4bi:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4bi:auto_generated                                                             ; cntr_4bi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_a2j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                                      ; cntr_a2j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                            ; cntr_49i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 180 (180)                 ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |BION_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5l84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 180          ; 8192         ; 180          ; 1474560 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |BION_TOP|Framing_interface:Framing_interface_top|FIFO:Buffer_data                                                                                                                                                                                                            ; Megafunctions/FIFO.vhd  ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0                                                                                                                                                                                                           ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1                                                                                                                                                                                                           ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2                                                                                                                                                                                                           ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3                                                                                                                                                                                                           ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4                                                                                                                                                                                                           ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5                                                                                                                                                                                                           ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6                                                                                                                                                                                                           ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7                                                                                                                                                                                                           ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_8                                                                                                                                                                                                           ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_9                                                                                                                                                                                                           ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_10                                                                                                                                                                                                          ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_11                                                                                                                                                                                                          ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_12                                                                                                                                                                                                          ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_13                                                                                                                                                                                                          ; Megafunctions/const.vhd ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_14                                                                                                                                                                                                          ; Megafunctions/const.vhd ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |BION_TOP|PLL:PLL_input                                                                                                                                                                                                                                                       ; Megafunctions/PLL.vhd   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BION_TOP|Framing_interface:Framing_interface_top|state                                                                     ;
+--------------------------------+--------------------------------+-----------------------+----------------------------+----------------------+
; Name                           ; state.stream_in_write_wr_delay ; state.stream_in_write ; state.stream_in_wait_flagb ; state.stream_in_idle ;
+--------------------------------+--------------------------------+-----------------------+----------------------------+----------------------+
; state.stream_in_idle           ; 0                              ; 0                     ; 0                          ; 0                    ;
; state.stream_in_wait_flagb     ; 0                              ; 0                     ; 1                          ; 1                    ;
; state.stream_in_write          ; 0                              ; 1                     ; 0                          ; 1                    ;
; state.stream_in_write_wr_delay ; 1                              ; 0                     ; 0                          ; 1                    ;
+--------------------------------+--------------------------------+-----------------------+----------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe17a[14] ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe17a[15] ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe17a[12] ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe17a[13] ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe17a[11] ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe16a[14] ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe16a[15] ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe16a[12] ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe16a[13] ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe16a[11] ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 32                                                                                                                                ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                              ; Reason for Removal                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|chess_desk[0..3]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|chess_desk[0..3]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|chess_desk[0..3]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|chess_desk[0..3]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|chess_desk[5..7]                                                                       ; Merged with Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|chess_desk[4]                                                                          ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|chess_desk[5..7]                                                                       ; Merged with Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|chess_desk[4]                                                                          ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|chess_desk[5..7]                                                                       ; Merged with Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|chess_desk[4]                                                                          ;
; Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|chess_desk[5..7]                                                                       ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|chess_desk[4]                                                                          ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[2] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[2] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[2] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[2] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[2] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[2] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[1] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[1] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[1] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[1] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[1] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[1] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[0] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[0] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[0] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[0] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[0] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[0] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[2] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[2] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[2] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[2] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[2] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[2] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[1] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[1] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[1] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[1] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[1] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[1] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[0] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[0] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[0] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[0] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[0] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[0] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[3] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[3] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[3] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[3] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[3] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[3] ;
; Data_gen_cam:Data_gen_cam_2|str_active_in                                                                                                                  ; Merged with Data_gen_cam:Data_gen_cam_1|str_active_in                                                                                                                  ;
; Data_gen_cam:Data_gen_cam_3|str_active_in                                                                                                                  ; Merged with Data_gen_cam:Data_gen_cam_1|str_active_in                                                                                                                  ;
; Data_gen_cam:Data_gen_cam_4|str_active_in                                                                                                                  ; Merged with Data_gen_cam:Data_gen_cam_1|str_active_in                                                                                                                  ;
; Data_gen_cam:Data_gen_cam_2|pix_active_in                                                                                                                  ; Merged with Data_gen_cam:Data_gen_cam_1|pix_active_in                                                                                                                  ;
; Data_gen_cam:Data_gen_cam_3|pix_active_in                                                                                                                  ; Merged with Data_gen_cam:Data_gen_cam_1|pix_active_in                                                                                                                  ;
; Data_gen_cam:Data_gen_cam_4|pix_active_in                                                                                                                  ; Merged with Data_gen_cam:Data_gen_cam_1|pix_active_in                                                                                                                  ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[2]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[2]                                            ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[2]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[2]                                            ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[2]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[2]                                            ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise[0]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[0]                                                                               ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise[0]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[0]                                                                               ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise[0]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[0]                                                                               ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[3]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[3]                                            ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[3]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[3]                                            ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[3]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[3]                                            ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise[1]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[1]                                                                               ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise[1]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[1]                                                                               ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise[1]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[1]                                                                               ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[4]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[4]                                            ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[4]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[4]                                            ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[4]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[4]                                            ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise[2]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[2]                                                                               ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise[2]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[2]                                                                               ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise[2]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[2]                                                                               ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[5]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[5]                                            ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[5]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[5]                                            ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[5]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[5]                                            ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise[3]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[3]                                                                               ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise[3]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[3]                                                                               ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise[3]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[3]                                                                               ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[6]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[6]                                            ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[6]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[6]                                            ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[6]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[6]                                            ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise[4]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[4]                                                                               ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise[4]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[4]                                                                               ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise[4]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[4]                                                                               ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[7]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[7]                                            ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[7]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[7]                                            ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[7]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[7]                                            ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise[5]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[5]                                                                               ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise[5]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[5]                                                                               ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise[5]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[5]                                                                               ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[8]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[8]                                            ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[8]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[8]                                            ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[8]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[8]                                            ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise[6]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[6]                                                                               ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise[6]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[6]                                                                               ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise[6]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[6]                                                                               ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[9]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[9]                                            ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[9]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[9]                                            ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[9]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qout[9]                                            ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise[7]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[7]                                                                               ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise[7]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[7]                                                                               ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise[7]                                                                               ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise[7]                                                                               ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[2]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[2]                                            ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[2]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[2]                                            ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[2]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[2]                                            ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[0]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[0]                                                        ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[0]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[0]                                                        ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[0]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[0]                                                        ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[3]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[3]                                            ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[3]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[3]                                            ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[3]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[3]                                            ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[1]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[1]                                                        ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[1]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[1]                                                        ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[1]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[1]                                                        ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[4]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[4]                                            ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[4]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[4]                                            ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[4]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[4]                                            ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[2]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[2]                                                        ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[2]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[2]                                                        ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[2]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[2]                                                        ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[5]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[5]                                            ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[5]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[5]                                            ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[5]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[5]                                            ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[3]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[3]                                                        ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[3]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[3]                                                        ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[3]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[3]                                                        ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[6]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[6]                                            ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[6]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[6]                                            ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[6]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[6]                                            ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[4]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[4]                                                        ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[4]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[4]                                                        ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[4]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[4]                                                        ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[7]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[7]                                            ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[7]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[7]                                            ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[7]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[7]                                            ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[5]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[5]                                                        ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[5]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[5]                                                        ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[5]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[5]                                                        ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[8]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[8]                                            ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[8]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[8]                                            ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[8]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[8]                                            ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[6]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[6]                                                        ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[6]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[6]                                                        ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[6]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[6]                                                        ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[9]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[9]                                            ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[9]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[9]                                            ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[9]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[9]                                            ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[7]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[7]                                                        ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[7]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[7]                                                        ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[7]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[7]                                                        ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[11]                                           ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[11]                                           ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[11]                                           ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[11]                                           ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[11]                                           ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[11]                                           ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[10]                                           ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[10]                                           ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[10]                                           ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[10]                                           ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[10]                                           ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[10]                                           ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[1]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[1]                                            ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[1]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[1]                                            ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[1]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[1]                                            ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[0]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[0]                                            ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[0]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[0]                                            ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[0]                                            ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient|qint[0]                                            ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[8]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[8]                                                        ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[8]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[8]                                                        ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[8]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[8]                                                        ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[9]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[9]                                                        ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[9]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[9]                                                        ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[9]                                                        ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[9]                                                        ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[10]                                                       ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[10]                                                       ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[10]                                                       ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[10]                                                       ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[10]                                                       ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[10]                                                       ;
; Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[11]                                                       ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[11]                                                       ;
; Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[11]                                                       ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[11]                                                       ;
; Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[11]                                                       ; Merged with Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0|lfsr_q[11]                                                       ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[0] ; Merged with four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[0] ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qint[3] ; Lost fanout                                                                                                                                                            ;
; Total Number of Removed Registers = 177                                                                                                                    ;                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3956  ;
; Number of registers using Synchronous Clear  ; 235   ;
; Number of registers using Synchronous Load   ; 715   ;
; Number of registers using Asynchronous Clear ; 1265  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1735  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a0                                                                                                                                                                              ; 8       ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a0                                                                                                                                                                              ; 8       ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|a_graycounter_rh6:rdptr_g1p|parity6                                                                                                                                                                                 ; 5       ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load|qout[0]                                                                                                                                                                      ; 7       ;
; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|a_graycounter_nvb:wrptr_g1p|parity9                                                                                                                                                                                 ; 6       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 21                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[4]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[1]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[2]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[1]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[3]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[3]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_8|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[1]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_9|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[6]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_10|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[1]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_11|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[1]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_12|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[5]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_13|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[2]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_14|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[5]                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_8|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[1]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_9|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[1]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_10|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_11|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_12|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_13|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_14|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 16:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|data_out[3]                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|data_out[2]                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|data_out[1]                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|data_out[1]                                                                                                                                  ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|line_flag                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|horizontal_stripe[5]                                                                                                                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|line_flag                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|horizontal_stripe[4]                                                                                                                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|pix_flag                                                                                                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|horizontal_stripe[2]                                                                                                                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|pix_flag                                                                                                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|vertical_stripe[1]                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|vertical_stripe[7]                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|horizontal_stripe[0]                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|vertical_stripe[7]                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|vertical_stripe[0]                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|vertical_stripe[7]                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|horizontal_stripe[0]                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|horizontal_stripe[7]                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|vertical_stripe[0]                                                                                                                           ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|data_out[5]                                                                                                                                  ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|data_out[7]                                                                                                                                  ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|data_out[7]                                                                                                                                  ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|data_out[7]                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[3]       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[3]       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[3]       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[3]       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_8|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[3]       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_9|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_10|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_11|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_12|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_13|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |BION_TOP|JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_14|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 16 LEs               ; 1344 LEs               ; Yes        ; |BION_TOP|one_camera_ch[0]                                                                                                                                                                                                 ;
; 10:1               ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |BION_TOP|Framing_interface:Framing_interface_top|data_to_buffer[1]                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |BION_TOP|Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|mux_fr7:mux13|l2_w2_n0_mux_dataout                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |BION_TOP|Framing_interface:Framing_interface_top|Selector12                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                          ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                           ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                     ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|a_graycounter_rh6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                        ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|a_graycounter_nvb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                        ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|dffpipe_u09:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|dffpipe_u09:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|dffpipe_u09:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|dffpipe_u09:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_dbl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_dbl:ws_dgrp|dffpipe_019:dffpipe18 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_8|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_9|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_10|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                                ;
+--------------------+------------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                      ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                      ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                             ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                             ;
+--------------------+------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_11|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                                ;
+--------------------+------------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                      ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                      ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                             ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                             ;
+--------------------+------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_12|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                                ;
+--------------------+------------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                      ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                      ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                             ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                             ;
+--------------------+------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_13|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                                ;
+--------------------+------------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                      ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                      ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                             ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                             ;
+--------------------+------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_14|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                                ;
+--------------------+------------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                                                      ;
; LPM_CVALUE         ; 8                ; Signed Integer                                                                                      ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                             ;
; CBXI_PARAMETER     ; lpm_constant_ma8 ; Untyped                                                                                             ;
+--------------------+------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_input|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------------+
; Parameter Name                ; Value                 ; Type                       ;
+-------------------------------+-----------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                    ;
; PLL_TYPE                      ; AUTO                  ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                    ;
; LOCK_HIGH                     ; 1                     ; Untyped                    ;
; LOCK_LOW                      ; 1                     ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                    ;
; SKIP_VCO                      ; OFF                   ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                    ;
; BANDWIDTH                     ; 0                     ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                    ;
; DOWN_SPREAD                   ; 0                     ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer             ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 8                     ; Signed Integer             ;
; CLK1_DIVIDE_BY                ; 8                     ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer             ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                    ;
; DPA_DIVIDER                   ; 0                     ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                    ;
; VCO_MIN                       ; 0                     ; Untyped                    ;
; VCO_MAX                       ; 0                     ; Untyped                    ;
; VCO_CENTER                    ; 0                     ; Untyped                    ;
; PFD_MIN                       ; 0                     ; Untyped                    ;
; PFD_MAX                       ; 0                     ; Untyped                    ;
; M_INITIAL                     ; 0                     ; Untyped                    ;
; M                             ; 0                     ; Untyped                    ;
; N                             ; 1                     ; Untyped                    ;
; M2                            ; 1                     ; Untyped                    ;
; N2                            ; 1                     ; Untyped                    ;
; SS                            ; 1                     ; Untyped                    ;
; C0_HIGH                       ; 0                     ; Untyped                    ;
; C1_HIGH                       ; 0                     ; Untyped                    ;
; C2_HIGH                       ; 0                     ; Untyped                    ;
; C3_HIGH                       ; 0                     ; Untyped                    ;
; C4_HIGH                       ; 0                     ; Untyped                    ;
; C5_HIGH                       ; 0                     ; Untyped                    ;
; C6_HIGH                       ; 0                     ; Untyped                    ;
; C7_HIGH                       ; 0                     ; Untyped                    ;
; C8_HIGH                       ; 0                     ; Untyped                    ;
; C9_HIGH                       ; 0                     ; Untyped                    ;
; C0_LOW                        ; 0                     ; Untyped                    ;
; C1_LOW                        ; 0                     ; Untyped                    ;
; C2_LOW                        ; 0                     ; Untyped                    ;
; C3_LOW                        ; 0                     ; Untyped                    ;
; C4_LOW                        ; 0                     ; Untyped                    ;
; C5_LOW                        ; 0                     ; Untyped                    ;
; C6_LOW                        ; 0                     ; Untyped                    ;
; C7_LOW                        ; 0                     ; Untyped                    ;
; C8_LOW                        ; 0                     ; Untyped                    ;
; C9_LOW                        ; 0                     ; Untyped                    ;
; C0_INITIAL                    ; 0                     ; Untyped                    ;
; C1_INITIAL                    ; 0                     ; Untyped                    ;
; C2_INITIAL                    ; 0                     ; Untyped                    ;
; C3_INITIAL                    ; 0                     ; Untyped                    ;
; C4_INITIAL                    ; 0                     ; Untyped                    ;
; C5_INITIAL                    ; 0                     ; Untyped                    ;
; C6_INITIAL                    ; 0                     ; Untyped                    ;
; C7_INITIAL                    ; 0                     ; Untyped                    ;
; C8_INITIAL                    ; 0                     ; Untyped                    ;
; C9_INITIAL                    ; 0                     ; Untyped                    ;
; C0_MODE                       ; BYPASS                ; Untyped                    ;
; C1_MODE                       ; BYPASS                ; Untyped                    ;
; C2_MODE                       ; BYPASS                ; Untyped                    ;
; C3_MODE                       ; BYPASS                ; Untyped                    ;
; C4_MODE                       ; BYPASS                ; Untyped                    ;
; C5_MODE                       ; BYPASS                ; Untyped                    ;
; C6_MODE                       ; BYPASS                ; Untyped                    ;
; C7_MODE                       ; BYPASS                ; Untyped                    ;
; C8_MODE                       ; BYPASS                ; Untyped                    ;
; C9_MODE                       ; BYPASS                ; Untyped                    ;
; C0_PH                         ; 0                     ; Untyped                    ;
; C1_PH                         ; 0                     ; Untyped                    ;
; C2_PH                         ; 0                     ; Untyped                    ;
; C3_PH                         ; 0                     ; Untyped                    ;
; C4_PH                         ; 0                     ; Untyped                    ;
; C5_PH                         ; 0                     ; Untyped                    ;
; C6_PH                         ; 0                     ; Untyped                    ;
; C7_PH                         ; 0                     ; Untyped                    ;
; C8_PH                         ; 0                     ; Untyped                    ;
; C9_PH                         ; 0                     ; Untyped                    ;
; L0_HIGH                       ; 1                     ; Untyped                    ;
; L1_HIGH                       ; 1                     ; Untyped                    ;
; G0_HIGH                       ; 1                     ; Untyped                    ;
; G1_HIGH                       ; 1                     ; Untyped                    ;
; G2_HIGH                       ; 1                     ; Untyped                    ;
; G3_HIGH                       ; 1                     ; Untyped                    ;
; E0_HIGH                       ; 1                     ; Untyped                    ;
; E1_HIGH                       ; 1                     ; Untyped                    ;
; E2_HIGH                       ; 1                     ; Untyped                    ;
; E3_HIGH                       ; 1                     ; Untyped                    ;
; L0_LOW                        ; 1                     ; Untyped                    ;
; L1_LOW                        ; 1                     ; Untyped                    ;
; G0_LOW                        ; 1                     ; Untyped                    ;
; G1_LOW                        ; 1                     ; Untyped                    ;
; G2_LOW                        ; 1                     ; Untyped                    ;
; G3_LOW                        ; 1                     ; Untyped                    ;
; E0_LOW                        ; 1                     ; Untyped                    ;
; E1_LOW                        ; 1                     ; Untyped                    ;
; E2_LOW                        ; 1                     ; Untyped                    ;
; E3_LOW                        ; 1                     ; Untyped                    ;
; L0_INITIAL                    ; 1                     ; Untyped                    ;
; L1_INITIAL                    ; 1                     ; Untyped                    ;
; G0_INITIAL                    ; 1                     ; Untyped                    ;
; G1_INITIAL                    ; 1                     ; Untyped                    ;
; G2_INITIAL                    ; 1                     ; Untyped                    ;
; G3_INITIAL                    ; 1                     ; Untyped                    ;
; E0_INITIAL                    ; 1                     ; Untyped                    ;
; E1_INITIAL                    ; 1                     ; Untyped                    ;
; E2_INITIAL                    ; 1                     ; Untyped                    ;
; E3_INITIAL                    ; 1                     ; Untyped                    ;
; L0_MODE                       ; BYPASS                ; Untyped                    ;
; L1_MODE                       ; BYPASS                ; Untyped                    ;
; G0_MODE                       ; BYPASS                ; Untyped                    ;
; G1_MODE                       ; BYPASS                ; Untyped                    ;
; G2_MODE                       ; BYPASS                ; Untyped                    ;
; G3_MODE                       ; BYPASS                ; Untyped                    ;
; E0_MODE                       ; BYPASS                ; Untyped                    ;
; E1_MODE                       ; BYPASS                ; Untyped                    ;
; E2_MODE                       ; BYPASS                ; Untyped                    ;
; E3_MODE                       ; BYPASS                ; Untyped                    ;
; L0_PH                         ; 0                     ; Untyped                    ;
; L1_PH                         ; 0                     ; Untyped                    ;
; G0_PH                         ; 0                     ; Untyped                    ;
; G1_PH                         ; 0                     ; Untyped                    ;
; G2_PH                         ; 0                     ; Untyped                    ;
; G3_PH                         ; 0                     ; Untyped                    ;
; E0_PH                         ; 0                     ; Untyped                    ;
; E1_PH                         ; 0                     ; Untyped                    ;
; E2_PH                         ; 0                     ; Untyped                    ;
; E3_PH                         ; 0                     ; Untyped                    ;
; M_PH                          ; 0                     ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; CLK0_COUNTER                  ; G0                    ; Untyped                    ;
; CLK1_COUNTER                  ; G0                    ; Untyped                    ;
; CLK2_COUNTER                  ; G0                    ; Untyped                    ;
; CLK3_COUNTER                  ; G0                    ; Untyped                    ;
; CLK4_COUNTER                  ; G0                    ; Untyped                    ;
; CLK5_COUNTER                  ; G0                    ; Untyped                    ;
; CLK6_COUNTER                  ; E0                    ; Untyped                    ;
; CLK7_COUNTER                  ; E1                    ; Untyped                    ;
; CLK8_COUNTER                  ; E2                    ; Untyped                    ;
; CLK9_COUNTER                  ; E3                    ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                    ;
; M_TIME_DELAY                  ; 0                     ; Untyped                    ;
; N_TIME_DELAY                  ; 0                     ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                    ;
; VCO_POST_SCALE                ; 0                     ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                    ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                    ;
; CBXI_PARAMETER                ; PLL_altpll5           ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone V             ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE             ;
+-------------------------------+-----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_bit ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 15    ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|TRS_gen:TRS_gen_q ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; bit_data       ; 8     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|count_n_modul:counter_for_8_bit_data ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|count_n_modul:counter_for_Align_word ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2|input_serial_channel:Deserial_1|count_n_modul:counter_bit ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 15    ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2|input_serial_channel:Deserial_1|count_n_modul:counter_for_load ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2|Aligner:Aligner_comp|TRS_gen:TRS_gen_q ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; bit_data       ; 8     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2|Aligner:Aligner_comp|count_n_modul:counter_for_8_bit_data ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2|Aligner:Aligner_comp|count_n_modul:counter_for_Align_word ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3|input_serial_channel:Deserial_1|count_n_modul:counter_bit ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 15    ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3|input_serial_channel:Deserial_1|count_n_modul:counter_for_load ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3|Aligner:Aligner_comp|TRS_gen:TRS_gen_q ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; bit_data       ; 8     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3|Aligner:Aligner_comp|count_n_modul:counter_for_8_bit_data ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3|Aligner:Aligner_comp|count_n_modul:counter_for_Align_word ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4|input_serial_channel:Deserial_1|count_n_modul:counter_bit ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 15    ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4|input_serial_channel:Deserial_1|count_n_modul:counter_for_load ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4|Aligner:Aligner_comp|TRS_gen:TRS_gen_q ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; bit_data       ; 8     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4|Aligner:Aligner_comp|count_n_modul:counter_for_8_bit_data ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4|Aligner:Aligner_comp|count_n_modul:counter_for_Align_word ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam ;
+----------------------+-------+----------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                 ;
+----------------------+-------+----------------------------------------------------------------------+
; pix_per_line_modul   ; 2640  ; Signed Integer                                                       ;
; line_per_frame_modul ; 1125  ; Signed Integer                                                       ;
; bit_pix              ; 12    ; Signed Integer                                                       ;
; bit_strok            ; 12    ; Signed Integer                                                       ;
; bit_frame            ; 3     ; Signed Integer                                                       ;
+----------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 12    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 12    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_frame ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface ;
+----------------------+-------+----------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------+
; pix_per_line_modul   ; 2640  ; Signed Integer                                                             ;
; line_per_frame_modul ; 1125  ; Signed Integer                                                             ;
; bit_pix              ; 13    ; Signed Integer                                                             ;
; bit_strok            ; 11    ; Signed Integer                                                             ;
; bit_frame            ; 3     ; Signed Integer                                                             ;
+----------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 13    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; n              ; 11    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_frame ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; n              ; 12    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_gen_cam:Data_gen_cam_2|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; n              ; 12    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_gen_cam:Data_gen_cam_3|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; n              ; 12    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_gen_cam:Data_gen_cam_4|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; n              ; 12    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                        ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 32768       ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 15          ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                               ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                               ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                               ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                        ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                               ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                               ;
; CBXI_PARAMETER          ; dcfifo_p3p1 ; Untyped                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 180                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 180                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 567                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_storage_qualifier_bits                      ; 180                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; PLL:PLL_input|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                  ;
+----------------------------+----------------------------------------------------------------------------------+
; Name                       ; Value                                                                            ;
+----------------------------+----------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                ;
; Entity Instance            ; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                       ;
;     -- LPM_WIDTH           ; 8                                                                                ;
;     -- LPM_NUMWORDS        ; 32768                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                              ;
;     -- USE_EAB             ; ON                                                                               ;
+----------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_data_interface:output_data_interface_arch" ;
+------------------+-------+----------+----------------------------------------+
; Port             ; Type  ; Severity ; Details                                ;
+------------------+-------+----------+----------------------------------------+
; reset            ; Input ; Info     ; Stuck at GND                           ;
; debug_8bit[1..0] ; Input ; Info     ; Stuck at VCC                           ;
; debug_8bit[7..2] ; Input ; Info     ; Stuck at GND                           ;
+------------------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Framing_interface:Framing_interface_top|FIFO:Buffer_data"                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Framing_interface:Framing_interface_top"                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset          ; Input  ; Info     ; Stuck at GND                                                                        ;
; pix_active_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_gen_cam:Data_gen_cam_4"                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; reset      ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable_cam ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pix_active ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; str_active ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; valid_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_gen_cam:Data_gen_cam_3"                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; reset      ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable_cam ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pix_active ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; str_active ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; valid_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_gen_cam:Data_gen_cam_2"                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; reset      ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable_cam ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pix_active ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; str_active ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; valid_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|count_n_modul:counter_flex_gradient" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------+
; reset        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; en           ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; modul[8..7]  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; modul[3..0]  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; modul[11]    ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; modul[10]    ; Input  ; Info     ; Stuck at GND                                                                                     ;
; modul[9]     ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; modul[6]     ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; modul[5]     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; modul[4]     ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; qout[11..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
; qout[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
; cout         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0"    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_in[11]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; crc_en         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; crc_out[11..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_gen_cam:Data_gen_cam_1"                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; reset      ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable_cam ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pix_active ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; str_active ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; valid_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_frame" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line" ;
+-------------+-------+----------+----------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                ;
+-------------+-------+----------+----------------------------------------------------------------------------------------+
; modul[6..5] ; Input ; Info     ; Stuck at VCC                                                                           ;
; modul[9..7] ; Input ; Info     ; Stuck at GND                                                                           ;
; modul[4..3] ; Input ; Info     ; Stuck at GND                                                                           ;
; modul[10]   ; Input ; Info     ; Stuck at VCC                                                                           ;
; modul[2]    ; Input ; Info     ; Stuck at VCC                                                                           ;
; modul[1]    ; Input ; Info     ; Stuck at GND                                                                           ;
; modul[0]    ; Input ; Info     ; Stuck at VCC                                                                           ;
+-------------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix" ;
+-------------+-------+----------+---------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                               ;
+-------------+-------+----------+---------------------------------------------------------------------------------------+
; modul[8..7] ; Input ; Info     ; Stuck at GND                                                                          ;
; modul[3..0] ; Input ; Info     ; Stuck at GND                                                                          ;
; modul[12]   ; Input ; Info     ; Stuck at GND                                                                          ;
; modul[11]   ; Input ; Info     ; Stuck at VCC                                                                          ;
; modul[10]   ; Input ; Info     ; Stuck at GND                                                                          ;
; modul[9]    ; Input ; Info     ; Stuck at VCC                                                                          ;
; modul[6]    ; Input ; Info     ; Stuck at VCC                                                                          ;
; modul[5]    ; Input ; Info     ; Stuck at GND                                                                          ;
; modul[4]    ; Input ; Info     ; Stuck at VCC                                                                          ;
+-------------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface"                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; frame_modul[2..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; frame_modul[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; frame_number      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_frame" ;
+------+--------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line" ;
+-------------+-------+----------+----------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                          ;
+-------------+-------+----------+----------------------------------------------------------------------------------+
; modul[6..5] ; Input ; Info     ; Stuck at VCC                                                                     ;
; modul[9..7] ; Input ; Info     ; Stuck at GND                                                                     ;
; modul[4..3] ; Input ; Info     ; Stuck at GND                                                                     ;
; modul[11]   ; Input ; Info     ; Stuck at GND                                                                     ;
; modul[10]   ; Input ; Info     ; Stuck at VCC                                                                     ;
; modul[2]    ; Input ; Info     ; Stuck at VCC                                                                     ;
; modul[1]    ; Input ; Info     ; Stuck at GND                                                                     ;
; modul[0]    ; Input ; Info     ; Stuck at VCC                                                                     ;
+-------------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix" ;
+-------------+-------+----------+---------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                         ;
+-------------+-------+----------+---------------------------------------------------------------------------------+
; modul[8..7] ; Input ; Info     ; Stuck at GND                                                                    ;
; modul[3..0] ; Input ; Info     ; Stuck at GND                                                                    ;
; modul[11]   ; Input ; Info     ; Stuck at VCC                                                                    ;
; modul[10]   ; Input ; Info     ; Stuck at GND                                                                    ;
; modul[9]    ; Input ; Info     ; Stuck at VCC                                                                    ;
; modul[6]    ; Input ; Info     ; Stuck at VCC                                                                    ;
; modul[5]    ; Input ; Info     ; Stuck at GND                                                                    ;
; modul[4]    ; Input ; Info     ; Stuck at VCC                                                                    ;
+-------------+-------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam"                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; frame_modul[2..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; frame_modul[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; frame_number      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk_four_less     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; frame_flag        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Synth_gen_mult:Sync_gen_mult_top"                                                                       ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; enable_for_pix_cam       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; enable_for_pix_interface ; Input  ; Info     ; Stuck at VCC                                                                        ;
; frame_number_interface   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_4"               ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset               ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable_ch1          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; enable_ch2          ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_sync_counters ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_3"               ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset               ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable_ch1          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; enable_ch2          ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_sync_counters ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_2"               ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset               ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable_ch1          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; enable_ch2          ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_sync_counters ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|count_n_modul:counter_for_Align_word" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; reset       ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; modul[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; modul[3]    ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; qout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; cout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|count_n_modul:counter_for_8_bit_data" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; reset       ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; en          ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; modul[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; modul[3]    ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; qout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; cout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|TRS_gen:TRS_gen_q" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                             ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; trs_sync_3ff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; trs_sync_0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; trs_f0_v0_h0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; trs_f0_v0_h1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; trs_f0_v1_h0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; trs_f0_v1_h1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; trs_f1_v0_h0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; trs_f1_v0_h1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; trs_f1_v1_h0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; trs_f1_v1_h1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; align_word ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; en          ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; modul[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; modul[3]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; qout[3]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; cout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_bit" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                               ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; reset         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; en            ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; modul[8..7]   ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; modul[12..11] ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; modul[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; modul[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; modul[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; modul[10]     ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; modul[9]      ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; qout          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; cout          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1" ;
+------------+-------+----------+---------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                         ;
+------------+-------+----------+---------------------------------------------------------------------------------+
; reset      ; Input ; Info     ; Stuck at GND                                                                    ;
; enable_ch1 ; Input ; Info     ; Stuck at VCC                                                                    ;
; enable_ch2 ; Input ; Info     ; Stuck at GND                                                                    ;
+------------+-------+----------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "four_input_cameras_top:four_input_cameras_module" ;
+--------+-------+----------+--------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                          ;
+--------+-------+----------+--------------------------------------------------+
; reset  ; Input ; Info     ; Stuck at GND                                     ;
; enable ; Input ; Info     ; Stuck at VCC                                     ;
+--------+-------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:PLL_input"                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch"                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_8bit_8        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_8bit_9[7..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_8bit_10[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 180                 ; 180              ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                       ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                 ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0              ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag  ;
; 1              ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag  ;
; 2              ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_2|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag  ;
; 3              ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_3|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag  ;
; 4              ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_4|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag  ;
; 5              ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_5|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag  ;
; 6              ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_6|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag  ;
; 7              ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_7|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag  ;
; 8              ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_8|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag  ;
; 9              ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_9|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag  ;
; 10             ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_10|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag ;
; 11             ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_11|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag ;
; 12             ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_12|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag ;
; 13             ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_13|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag ;
; 14             ; Sw          ; 8     ; 1     ; Read/Write ; JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_14|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1040                        ;
;     CLR               ; 45                          ;
;     CLR SCLR          ; 25                          ;
;     ENA               ; 430                         ;
;     ENA CLR SCLR      ; 23                          ;
;     ENA SCLR          ; 3                           ;
;     ENA SLD           ; 120                         ;
;     SCLR              ; 44                          ;
;     SLD               ; 8                           ;
;     plain             ; 342                         ;
; arriav_lcell_comb     ; 977                         ;
;     arith             ; 117                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 108                         ;
;         2 data inputs ; 3                           ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 859                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 50                          ;
;         3 data inputs ; 145                         ;
;         4 data inputs ; 136                         ;
;         5 data inputs ; 160                         ;
;         6 data inputs ; 331                         ;
; boundary_port         ; 591                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 1.70                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                              ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                         ; Details                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data_processing_interface:Data_processing_interface_top|data_ch_1[0]                                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_ch_1[0]                                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_ch_1[1]                                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_ch_1[1]                                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_ch_1[2]                                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_ch_1[2]                                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_ch_1[3]                                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_ch_1[3]                                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_ch_1[4]                                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_ch_1[4]                                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_ch_1[5]                                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_ch_1[5]                                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_ch_1[6]                                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_ch_1[6]                                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_ch_1[7]                                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_ch_1[7]                                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_out[0]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_out[0]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_out[1]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_out[1]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_out[2]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_out[2]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_out[3]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_out[3]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_out[4]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_out[4]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_out[5]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_out[5]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_out[6]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_out[6]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_out[7]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Data_processing_interface:Data_processing_interface_top|data_out[7]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FLAGA                                                                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FLAGA                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; FLAGA                                                                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FLAGA                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; FLAGB                                                                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FLAGB                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; FLAGB                                                                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FLAGB                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; PCLK                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|clk_four_less_in                                                                                             ; N/A                                                                                                                                                            ;
; PCLK                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|clk_four_less_in                                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[0]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[0]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[0]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[0]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[10]                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[10]                                                                            ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[10]                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[10]                                                                            ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[11]                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[11]                                                                            ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[11]                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[11]                                                                            ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[1]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[1]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[1]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[1]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[2]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[2]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[2]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[2]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[3]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[3]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[3]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[3]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[4]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[4]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[4]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[4]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[5]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[5]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[5]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[5]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[6]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[6]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[6]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[6]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[7]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[7]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[7]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[7]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[8]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[8]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[8]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[8]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[9]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[9]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_cam[9]                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_line|qout[9]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[0]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[0]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[0]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[0]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[10]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[10]                                                                      ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[10]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[10]                                                                      ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[1]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[1]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[1]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[1]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[2]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[2]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[2]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[2]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[3]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[3]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[3]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[3]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[4]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[4]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[4]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[4]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[5]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[5]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[5]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[5]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[6]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[6]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[6]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[6]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[7]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[7]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[7]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[7]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[8]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[8]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[8]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[8]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[9]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[9]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Line_per_frame_interface[9]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line|qout[9]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[0]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[0]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[0]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[0]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[10]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[10]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[10]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[10]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[11]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[11]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[11]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[11]                                                                             ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[1]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[1]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[1]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[1]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[2]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[2]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[2]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[2]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[3]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[3]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[3]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[3]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[4]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[4]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[4]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[4]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[5]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[5]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[5]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[5]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[6]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[6]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[6]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[6]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[7]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[7]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[7]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[7]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[8]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[8]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[8]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[8]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[9]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[9]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_cam[9]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix|qout[9]                                                                              ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[0]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[0]                                                                        ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[0]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[0]                                                                        ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[10]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[10]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[10]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[10]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[11]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[11]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[11]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[11]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[12]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[12]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[12]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[12]                                                                       ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[1]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[1]                                                                        ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[1]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[1]                                                                        ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[2]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[2]                                                                        ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[2]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[2]                                                                        ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[3]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[3]                                                                        ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[3]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[3]                                                                        ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[4]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[4]                                                                        ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[4]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[4]                                                                        ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[5]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[5]                                                                        ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[5]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[5]                                                                        ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[6]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[6]                                                                        ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[6]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[6]                                                                        ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[7]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[7]                                                                        ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[7]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[7]                                                                        ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[8]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[8]                                                                        ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[8]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[8]                                                                        ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[9]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[9]                                                                        ; N/A                                                                                                                                                            ;
; Synth_gen_mult:Sync_gen_mult_top|Pix_per_line_interface[9]                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix|qout[9]                                                                        ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[0]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[0]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[10]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[10]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[11]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[11]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[12]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[12]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[13]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[13]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[14]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[14]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[15]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[15]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[16]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[16]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[17]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[17]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[18]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[18]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[19]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[19]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[1]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[1]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[20]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[20]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[21]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[21]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[22]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[22]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[23]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[23]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[24]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[24]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[25]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[25]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[26]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[26]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[27]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[27]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[28]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[28]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[29]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[29]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[2]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[2]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[30]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[30]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[31]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[31]                                         ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[3]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[3]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[4]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[4]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[5]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[5]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[6]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[6]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[7]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[7]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[8]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[8]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[9]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|array_of_check_words[9]                                          ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|ch_1_par[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|data_out_Parallel[0]                                  ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|ch_1_par[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|data_out_Parallel[0]                                  ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|ch_1_par[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|data_out_Parallel[1]                                  ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|ch_1_par[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|data_out_Parallel[1]                                  ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|ch_1_par[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|data_out_Parallel[2]                                  ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|ch_1_par[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|data_out_Parallel[2]                                  ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|ch_1_par[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|data_out_Parallel[3]                                  ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|ch_1_par[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|data_out_Parallel[3]                                  ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|ch_1_par[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|data_out_Parallel[4]                                  ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|ch_1_par[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|data_out_Parallel[4]                                  ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|ch_1_par[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|data_out_Parallel[5]                                  ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|ch_1_par[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|data_out_Parallel[5]                                  ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|ch_1_par[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|data_out_Parallel[6]                                  ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|ch_1_par[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|data_out_Parallel[6]                                  ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|ch_1_par[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|data_out_Parallel[7]                                  ; N/A                                                                                                                                                            ;
; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|ch_1_par[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|data_out_Parallel[7]                                  ; N/A                                                                                                                                                            ;
; out1                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux9~3                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; out2                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux8~4                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|data_8_bit[0]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|mux_fr7:mux13|l2_w0_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|data_8_bit[0]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|mux_fr7:mux13|l2_w0_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|data_8_bit[1]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|mux_fr7:mux13|l2_w1_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|data_8_bit[1]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|mux_fr7:mux13|l2_w1_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|data_8_bit[2]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|mux_fr7:mux13|l2_w2_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|data_8_bit[2]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|mux_fr7:mux13|l2_w2_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|data_8_bit[3]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|mux_fr7:mux13|l2_w3_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|data_8_bit[3]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|mux_fr7:mux13|l2_w3_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|data_8_bit[4]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|mux_fr7:mux13|l2_w4_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|data_8_bit[4]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|mux_fr7:mux13|l2_w4_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|data_8_bit[5]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|mux_fr7:mux13|l2_w5_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|data_8_bit[5]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|mux_fr7:mux13|l2_w5_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|data_8_bit[6]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|mux_fr7:mux13|l2_w6_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|data_8_bit[6]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|mux_fr7:mux13|l2_w6_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|data_8_bit[7]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|mux_fr7:mux13|l2_w7_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|data_8_bit[7]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|mux_fr7:mux13|l2_w7_n0_mux_dataout~0 ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[0]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[0]                                                                                                               ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[0]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[0]                                                                                                               ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[10]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[10]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[10]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[10]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[11]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[11]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[11]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[11]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[12]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[12]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[12]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[12]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[13]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[13]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[13]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[13]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[14]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[14]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[14]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[14]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[15]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[15]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[15]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[15]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[16]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[16]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[16]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[16]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[17]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[17]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[17]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[17]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[18]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[18]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[18]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[18]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[19]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[19]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[19]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[19]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[1]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[1]                                                                                                               ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[1]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[1]                                                                                                               ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[20]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[20]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[20]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[20]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[21]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[21]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[21]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[21]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[22]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[22]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[22]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[22]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[23]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[23]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[23]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[23]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[24]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[24]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[24]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[24]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[25]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[25]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[25]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[25]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[26]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[26]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[26]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[26]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[27]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[27]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[27]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[27]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[28]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[28]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[28]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[28]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[29]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[29]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[29]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[29]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[2]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[2]                                                                                                               ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[2]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[2]                                                                                                               ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[30]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[30]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[30]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[30]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[31]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[31]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[31]                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[31]                                                                                                              ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[3]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[3]                                                                                                               ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[3]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[3]                                                                                                               ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[4]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[4]                                                                                                               ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[4]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[4]                                                                                                               ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[5]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[5]                                                                                                               ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[5]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[5]                                                                                                               ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[6]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[6]                                                                                                               ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[6]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[6]                                                                                                               ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[7]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[7]                                                                                                               ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[7]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[7]                                                                                                               ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[8]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[8]                                                                                                               ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[8]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[8]                                                                                                               ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[9]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[9]                                                                                                               ; N/A                                                                                                                                                            ;
; output_data_interface:output_data_interface_arch|databus[9]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; output_data_interface:output_data_interface_arch|databus[9]                                                                                                               ; N/A                                                                                                                                                            ;
; slwr                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Framing_interface:Framing_interface_top|enable_for_read_buffer~_wirecell                                                                                                  ; N/A                                                                                                                                                            ;
; slwr                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Framing_interface:Framing_interface_top|enable_for_read_buffer~_wirecell                                                                                                  ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_1|data_out[0]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_1|data_out[0]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_1|data_out[0]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_1|data_out[0]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_1|data_out[1]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_1|data_out[1]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_1|data_out[1]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_1|data_out[1]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_1|data_out[2]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_1|data_out[2]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_1|data_out[2]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_1|data_out[2]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_1|data_out[3]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_1|data_out[3]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_1|data_out[3]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_1|data_out[3]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_1|data_out[4]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_1|data_out[4]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_1|data_out[4]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_1|data_out[4]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_1|data_out[5]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_1|data_out[5]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_1|data_out[5]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_1|data_out[5]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_1|data_out[6]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_1|data_out[6]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_1|data_out[6]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_1|data_out[6]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_1|data_out[7]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_1|data_out[7]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_1|data_out[7]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_1|data_out[7]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_2|data_out[0]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_2|data_out[0]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_2|data_out[0]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_2|data_out[0]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_2|data_out[1]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_2|data_out[1]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_2|data_out[1]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_2|data_out[1]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_2|data_out[2]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_2|data_out[2]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_2|data_out[2]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_2|data_out[2]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_2|data_out[3]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_2|data_out[3]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_2|data_out[3]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_2|data_out[3]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_2|data_out[4]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_2|data_out[4]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_2|data_out[4]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_2|data_out[4]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_2|data_out[5]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_2|data_out[5]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_2|data_out[5]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_2|data_out[5]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_2|data_out[6]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_2|data_out[6]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_2|data_out[6]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_2|data_out[6]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_2|data_out[7]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_2|data_out[7]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_2|data_out[7]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_2|data_out[7]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_3|data_out[0]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_3|data_out[0]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_3|data_out[0]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_3|data_out[0]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_3|data_out[1]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_3|data_out[1]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_3|data_out[1]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_3|data_out[1]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_3|data_out[2]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_3|data_out[2]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_3|data_out[2]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_3|data_out[2]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_3|data_out[3]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_3|data_out[3]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_3|data_out[3]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_3|data_out[3]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_3|data_out[4]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_3|data_out[4]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_3|data_out[4]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_3|data_out[4]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_3|data_out[5]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_3|data_out[5]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_3|data_out[5]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_3|data_out[5]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_3|data_out[6]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_3|data_out[6]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_3|data_out[6]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_3|data_out[6]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_3|data_out[7]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_3|data_out[7]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_3|data_out[7]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_3|data_out[7]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_4|data_out[0]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_4|data_out[0]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_4|data_out[0]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_4|data_out[0]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_4|data_out[1]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_4|data_out[1]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_4|data_out[1]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_4|data_out[1]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_4|data_out[2]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_4|data_out[2]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_4|data_out[2]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_4|data_out[2]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_4|data_out[3]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_4|data_out[3]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_4|data_out[3]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_4|data_out[3]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_4|data_out[4]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_4|data_out[4]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_4|data_out[4]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_4|data_out[4]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_4|data_out[5]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_4|data_out[5]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_4|data_out[5]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_4|data_out[5]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_4|data_out[6]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_4|data_out[6]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_4|data_out[6]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_4|data_out[6]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_4|data_out[7]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_4|data_out[7]                                                                                                                                   ; N/A                                                                                                                                                            ;
; Data_gen_cam:Data_gen_cam_4|data_out[7]                                                                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Data_gen_cam:Data_gen_cam_4|data_out[7]                                                                                                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                       ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                       ; N/A                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sat Dec 12 17:18:00 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KPA_usb_3_0 -c Cyclone_V_revision
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/four_input_cameras_top.vhd
    Info (12022): Found design unit 1: four_input_cameras_top-four_input_cameras_top_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/four_input_cameras_top.vhd Line: 34
    Info (12023): Found entity 1: four_input_cameras_top File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/four_input_cameras_top.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file megafunctions/pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/PLL.vhd Line: 55
    Info (12023): Found entity 1: PLL File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/PLL.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pathern_generator.vhd
    Info (12022): Found design unit 1: PATHERN_GENERATOR-beh File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/PATHERN_GENERATOR.vhd Line: 35
    Info (12023): Found entity 1: PATHERN_GENERATOR File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/PATHERN_GENERATOR.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/framing_interface.vhd
    Info (12022): Found design unit 1: Framing_interface-Framing_interface_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Framing_interface.vhd Line: 32
    Info (12023): Found entity 1: Framing_interface File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Framing_interface.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/data_processing_interface.vhd
    Info (12022): Found design unit 1: Data_processing_interface-Data_processing_interface_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Data_processing_interface.vhd Line: 33
    Info (12023): Found entity 1: Data_processing_interface File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Data_processing_interface.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file megafunctions/fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/FIFO.vhd Line: 62
    Info (12023): Found entity 1: FIFO File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/FIFO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file megafunctions/const.vhd
    Info (12022): Found design unit 1: const-SYN File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/const.vhd Line: 51
    Info (12023): Found entity 1: const File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/const.vhd Line: 43
Info (12021): Found 1 design units, including 0 entities, in source file video_constants.vhd
    Info (12022): Found design unit 1: VIDEO_CONSTANTS File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/VIDEO_CONSTANTS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file trs_gen.vhd
    Info (12022): Found design unit 1: TRS_gen-beh File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/TRS_gen.vhd Line: 31
    Info (12023): Found entity 1: TRS_gen File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/TRS_gen.vhd Line: 10
Info (12021): Found 1 design units, including 0 entities, in source file my_component_pkg.vhd
    Info (12022): Found design unit 1: My_component_pkg File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/my_component_pkg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file count_n_modul.vhd
    Info (12022): Found design unit 1: count_n_modul-beh File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/count_n_modul.vhd Line: 17
    Info (12023): Found entity 1: count_n_modul File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/count_n_modul.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/two_channel_input_serial.vhd
    Info (12022): Found design unit 1: Two_channel_input_serial-Two_channel_input_serial_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Two_channel_input_serial.vhd Line: 26
    Info (12023): Found entity 1: Two_channel_input_serial File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Two_channel_input_serial.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/two_ch_to_one_top.vhd
    Info (12022): Found design unit 1: two_ch_to_one_top-two_ch_to_one_top_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/two_ch_to_one_top.vhd Line: 26
    Info (12023): Found entity 1: two_ch_to_one_top File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/two_ch_to_one_top.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/mux_2_ch.vhd
    Info (12022): Found design unit 1: mux_2_ch-mux_2_ch_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/mux_2_ch.vhd Line: 22
    Info (12023): Found entity 1: mux_2_ch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/mux_2_ch.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/input_serial_channel.vhd
    Info (12022): Found design unit 1: input_serial_channel-input_serial_channel_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/input_serial_channel.vhd Line: 26
    Info (12023): Found entity 1: input_serial_channel File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/input_serial_channel.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/count_fast.vhd
    Info (12022): Found design unit 1: count_fast-beh File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/count_fast.vhd Line: 21
    Info (12023): Found entity 1: count_fast File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/count_fast.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/2_ch_to_1/aligner.vhd
    Info (12022): Found design unit 1: Aligner-Aligner_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 25
    Info (12023): Found entity 1: Aligner File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/synth_gen.vhd
    Info (12022): Found design unit 1: Sync_gen-Sync_gen_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Synth_gen.vhd Line: 34
    Info (12023): Found entity 1: Sync_gen File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Synth_gen.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/sync_gen_mult.vhd
    Info (12022): Found design unit 1: Synth_gen_mult-Synth_gen_mult_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/sync_gen_mult.vhd Line: 33
    Info (12023): Found entity 1: Synth_gen_mult File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/sync_gen_mult.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/output_data_interface.vhd
    Info (12022): Found design unit 1: output_data_interface-output_data_interface_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/output_data_interface.vhd Line: 21
    Info (12023): Found entity 1: output_data_interface File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/output_data_interface.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/noise_gen.vhd
    Info (12022): Found design unit 1: noise_gen-beh File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/noise_gen.vhd Line: 25
    Info (12023): Found entity 1: noise_gen File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/noise_gen.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/jtag_debug_const.vhd
    Info (12022): Found design unit 1: JTAG_DEBUG_CONST-beh File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/JTAG_DEBUG_CONST.vhd Line: 32
    Info (12023): Found entity 1: JTAG_DEBUG_CONST File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/JTAG_DEBUG_CONST.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/data_gen_cam.vhd
    Info (12022): Found design unit 1: Data_gen_cam-Data_gen_cam_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Data_gen_cam.vhd Line: 28
    Info (12023): Found entity 1: Data_gen_cam File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Data_gen_cam.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/bion_top.vhd
    Info (12022): Found design unit 1: BION_TOP-BION_TOP_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 41
    Info (12023): Found entity 1: BION_TOP File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/button_debounce/debounce.vhd
    Info (12022): Found design unit 1: debounce-logic File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/button_debounce/debounce.vhd Line: 44
    Info (12023): Found entity 1: debounce File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/button_debounce/debounce.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file bion_to_usb/button_debounce/button_work.vhd
    Info (12022): Found design unit 1: Button_work-Button_work_arch File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/button_debounce/Button_work.vhd Line: 27
    Info (12023): Found entity 1: Button_work File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/button_debounce/Button_work.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file ram_2_ports.vhd
    Info (12022): Found design unit 1: ram_2_ports-SYN File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/RAM_2_ports.vhd Line: 58
    Info (12023): Found entity 1: RAM_2_ports File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/RAM_2_ports.vhd Line: 43
Info (12127): Elaborating entity "BION_TOP" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at BION_TOP.vhd(30): used implicit default value for signal "reset_FX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at BION_TOP.vhd(75): object "pix_active_cam" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 75
Warning (10036): Verilog HDL or VHDL warning at BION_TOP.vhd(76): object "str_active_cam" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 76
Warning (10036): Verilog HDL or VHDL warning at BION_TOP.vhd(77): object "valid_data_cam" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 77
Warning (10036): Verilog HDL or VHDL warning at BION_TOP.vhd(78): object "pix_active_interface" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 78
Warning (10036): Verilog HDL or VHDL warning at BION_TOP.vhd(87): object "debug_8" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 87
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(326): signal "clk_pix_cam" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 326
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(327): signal "Pix_per_line_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 327
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(328): signal "stroka_interface_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 328
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(329): signal "Pix_per_line_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 329
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(330): signal "clk_pix_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 330
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(331): signal "mode_switcher" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 331
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(332): signal "button_left" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 332
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(333): signal "button_right" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 333
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(334): signal "Pix_per_line_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 334
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(335): signal "Pix_per_line_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 335
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(336): signal "Pix_per_line_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 336
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(337): signal "Line_per_frame_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 337
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(338): signal "Line_per_frame_interface" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 338
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(339): signal "clk_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 339
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(346): signal "stroka_cam_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 346
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(347): signal "stroka_interface_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 347
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(348): signal "FLAGB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 348
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(349): signal "FLAGA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 349
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(350): signal "slwr_in_arch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 350
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(351): signal "frame_cam_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 351
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(352): signal "frame_interface_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 352
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(353): signal "button_right" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 353
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(354): signal "PCLK_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 354
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(355): signal "reset_sync_counters" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 355
Warning (10492): VHDL Process Statement warning at BION_TOP.vhd(356): signal "stroka_cam_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 356
Info (12128): Elaborating entity "JTAG_DEBUG_CONST" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 105
Info (12128): Elaborating entity "const" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/JTAG_DEBUG_CONST.vhd Line: 42
Info (12128): Elaborating entity "lpm_constant" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/const.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/const.vhd Line: 72
Info (12133): Instantiated megafunction "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/const.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "8"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Sw"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_ma8.tdf
    Info (12023): Found entity 1: lpm_constant_ma8 File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/lpm_constant_ma8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_ma8" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/lpm_constant_ma8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/lpm_constant_ma8.tdf Line: 31
Info (12133): Instantiated megafunction "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/lpm_constant_ma8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00001000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1400307712"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "JTAG_DEBUG_CONST:JTAG_DEBUG_CONST_arch|const:const_8bit_0|lpm_constant:LPM_CONSTANT_component|lpm_constant_ma8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_input" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 126
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL_input|altpll:altpll_component" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/PLL.vhd Line: 155
Info (12130): Elaborated megafunction instantiation "PLL:PLL_input|altpll:altpll_component" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/PLL.vhd Line: 155
Info (12133): Instantiated megafunction "PLL:PLL_input|altpll:altpll_component" with the following parameter: File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/PLL.vhd Line: 155
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "8"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "8"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll5.v
    Info (12023): Found entity 1: PLL_altpll5 File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/pll_altpll5.v Line: 30
Info (12128): Elaborating entity "PLL_altpll5" for hierarchy "PLL:PLL_input|altpll:altpll_component|PLL_altpll5:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "four_input_cameras_top" for hierarchy "four_input_cameras_top:four_input_cameras_module" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 138
Info (12128): Elaborating entity "two_ch_to_one_top" for hierarchy "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/four_input_cameras_top.vhd Line: 49
Info (12128): Elaborating entity "input_serial_channel" for hierarchy "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/two_ch_to_one_top.vhd Line: 67
Warning (10036): Verilog HDL or VHDL warning at input_serial_channel.vhd(36): object "bit_count" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/input_serial_channel.vhd Line: 36
Info (12128): Elaborating entity "count_n_modul" for hierarchy "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_bit" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/input_serial_channel.vhd Line: 68
Info (12128): Elaborating entity "count_n_modul" for hierarchy "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|input_serial_channel:Deserial_1|count_n_modul:counter_for_load" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/input_serial_channel.vhd Line: 78
Info (12128): Elaborating entity "Aligner" for hierarchy "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/two_ch_to_one_top.vhd Line: 92
Warning (10541): VHDL Signal Declaration warning at Aligner.vhd(20): used implicit default value for signal "Align_word" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 20
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(28): object "counter_for_data" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 28
Warning (10541): VHDL Signal Declaration warning at Aligner.vhd(30): used implicit default value for signal "increment_Align_word" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(31): object "Align_word_in" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 31
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(33): object "TRS_F0_V0_H0" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 33
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(34): object "TRS_F0_V0_H1" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 34
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(35): object "TRS_F0_V1_H0" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(36): object "TRS_F0_V1_H1" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 36
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(37): object "TRS_SYNC_3FF" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(38): object "TRS_SYNC_0" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(40): object "Up_left_of_frame" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(41): object "Up_right_of_frame" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 41
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(42): object "Down_left_of_frame" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 42
Warning (10036): Verilog HDL or VHDL warning at Aligner.vhd(43): object "Down_right_of_frame" assigned a value but never read File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 43
Info (12128): Elaborating entity "TRS_gen" for hierarchy "four_input_cameras_top:four_input_cameras_module|two_ch_to_one_top:ser_to_par_cam_1|Aligner:Aligner_comp|TRS_gen:TRS_gen_q" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/2_ch_to_1/Aligner.vhd Line: 76
Info (12128): Elaborating entity "Synth_gen_mult" for hierarchy "Synth_gen_mult:Sync_gen_mult_top" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 163
Warning (10541): VHDL Signal Declaration warning at sync_gen_mult.vhd(23): used implicit default value for signal "frame_number_interface" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/sync_gen_mult.vhd Line: 23
Warning (10541): VHDL Signal Declaration warning at sync_gen_mult.vhd(27): used implicit default value for signal "frame_cam_flag" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/sync_gen_mult.vhd Line: 27
Info (12128): Elaborating entity "Sync_gen" for hierarchy "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/sync_gen_mult.vhd Line: 56
Info (12128): Elaborating entity "count_n_modul" for hierarchy "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_pix" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Synth_gen.vhd Line: 66
Info (12128): Elaborating entity "count_n_modul" for hierarchy "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_cam|count_n_modul:counter_for_frame" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Synth_gen.vhd Line: 93
Info (12128): Elaborating entity "Sync_gen" for hierarchy "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/sync_gen_mult.vhd Line: 77
Info (12128): Elaborating entity "count_n_modul" for hierarchy "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_pix" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Synth_gen.vhd Line: 66
Info (12128): Elaborating entity "count_n_modul" for hierarchy "Synth_gen_mult:Sync_gen_mult_top|Sync_gen:Sync_gen_interface|count_n_modul:counter_for_line" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Synth_gen.vhd Line: 80
Info (12128): Elaborating entity "Data_gen_cam" for hierarchy "Data_gen_cam:Data_gen_cam_1" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 183
Info (12128): Elaborating entity "PATHERN_GENERATOR" for hierarchy "Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Data_gen_cam.vhd Line: 45
Info (12128): Elaborating entity "noise_gen" for hierarchy "Data_gen_cam:Data_gen_cam_1|PATHERN_GENERATOR:Pattern_generator_cam|noise_gen:noise_gen_0" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/PATHERN_GENERATOR.vhd Line: 99
Info (12128): Elaborating entity "Framing_interface" for hierarchy "Framing_interface:Framing_interface_top" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 273
Info (12128): Elaborating entity "FIFO" for hierarchy "Framing_interface:Framing_interface_top|FIFO:Buffer_data" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/Framing_interface.vhd Line: 133
Info (12128): Elaborating entity "dcfifo" for hierarchy "Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/FIFO.vhd Line: 113
Info (12130): Elaborated megafunction instantiation "Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/FIFO.vhd Line: 113
Info (12133): Instantiated megafunction "Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component" with the following parameter: File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/Megafunctions/FIFO.vhd Line: 113
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "32768"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "15"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_p3p1.tdf
    Info (12023): Found entity 1: dcfifo_p3p1 File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/dcfifo_p3p1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_p3p1" for hierarchy "Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_uab.tdf
    Info (12023): Found entity 1: a_gray2bin_uab File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/a_gray2bin_uab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_uab" for hierarchy "Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|a_gray2bin_uab:rdptr_g_gray2bin" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/dcfifo_p3p1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rh6.tdf
    Info (12023): Found entity 1: a_graycounter_rh6 File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/a_graycounter_rh6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_rh6" for hierarchy "Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|a_graycounter_rh6:rdptr_g1p" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/dcfifo_p3p1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nvb.tdf
    Info (12023): Found entity 1: a_graycounter_nvb File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/a_graycounter_nvb.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_nvb" for hierarchy "Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|a_graycounter_nvb:wrptr_g1p" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/dcfifo_p3p1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gia1.tdf
    Info (12023): Found entity 1: altsyncram_gia1 File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/altsyncram_gia1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_gia1" for hierarchy "Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/dcfifo_p3p1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_v07.tdf
    Info (12023): Found entity 1: decode_v07 File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/decode_v07.tdf Line: 23
Info (12128): Elaborating entity "decode_v07" for hierarchy "Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|decode_v07:decode12" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/altsyncram_gia1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_fr7.tdf
    Info (12023): Found entity 1: mux_fr7 File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/mux_fr7.tdf Line: 23
Info (12128): Elaborating entity "mux_fr7" for hierarchy "Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|altsyncram_gia1:fifo_ram|mux_fr7:mux13" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/altsyncram_gia1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_u09.tdf
    Info (12023): Found entity 1: dffpipe_u09 File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/dffpipe_u09.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_u09" for hierarchy "Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|dffpipe_u09:rs_brp" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/dcfifo_p3p1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cbl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cbl File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/alt_synch_pipe_cbl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_cbl" for hierarchy "Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/dcfifo_p3p1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_v09.tdf
    Info (12023): Found entity 1: dffpipe_v09 File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/dffpipe_v09.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_v09" for hierarchy "Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_cbl:rs_dgwp|dffpipe_v09:dffpipe15" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/alt_synch_pipe_cbl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dbl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dbl File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/alt_synch_pipe_dbl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_dbl" for hierarchy "Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_dbl:ws_dgrp" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/dcfifo_p3p1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_019.tdf
    Info (12023): Found entity 1: dffpipe_019 File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/dffpipe_019.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_019" for hierarchy "Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|alt_synch_pipe_dbl:ws_dgrp|dffpipe_019:dffpipe18" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/alt_synch_pipe_dbl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f06.tdf
    Info (12023): Found entity 1: cmpr_f06 File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/cmpr_f06.tdf Line: 23
Info (12128): Elaborating entity "cmpr_f06" for hierarchy "Framing_interface:Framing_interface_top|FIFO:Buffer_data|dcfifo:dcfifo_component|dcfifo_p3p1:auto_generated|cmpr_f06:rdempty_eq_comp" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/dcfifo_p3p1.tdf Line: 82
Info (12128): Elaborating entity "output_data_interface" for hierarchy "output_data_interface:output_data_interface_arch" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 292
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5l84.tdf
    Info (12023): Found entity 1: altsyncram_5l84 File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/altsyncram_5l84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf
    Info (12023): Found entity 1: mux_hlc File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/mux_hlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4bi.tdf
    Info (12023): Found entity 1: cntr_4bi File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/cntr_4bi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/cmpr_g9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf
    Info (12023): Found entity 1: cntr_a2j File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/cntr_a2j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/cntr_49i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.12.12.17:18:18 Progress: Loading sld88a00600/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld88a00600/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/ip/sld88a00600/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 702
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/ip/sld88a00600/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "A[0]" is stuck at GND File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 25
    Warning (13410): Pin "A[1]" is stuck at GND File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 25
    Warning (13410): Pin "slrd" is stuck at VCC File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 26
    Warning (13410): Pin "sloe" is stuck at VCC File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 28
    Warning (13410): Pin "pktend" is stuck at VCC File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 29
    Warning (13410): Pin "reset_FX" is stuck at GND File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 30
    Warning (13410): Pin "slcs" is stuck at GND File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 31
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 362 of its 394 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 32 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance PLL:PLL_input|altpll:altpll_component|PLL_altpll5:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/pll_altpll5.v Line: 63
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance PLL:PLL_input|altpll:altpll_component|PLL_altpll5:auto_generated|generic_pll3. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/pll_altpll5.v Line: 91
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance PLL:PLL_input|altpll:altpll_component|PLL_altpll5:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/db/pll_altpll5.v Line: 77
    Info: Must be connected
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FLAGC" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 14
    Warning (15610): No output dependent on input pin "FLAGD" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 15
    Warning (15610): No output dependent on input pin "reset" File: D:/Dima/Desktop/NIIT_tasks/USB_3_0_KPA_for_reliz/USB_3_0_KPA_4_cameras/BION_to_usb/BION_TOP.vhd Line: 16
Info (21057): Implemented 5078 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 46 output pins
    Info (21061): Implemented 4800 logic cells
    Info (21064): Implemented 212 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 5002 megabytes
    Info: Processing ended: Sat Dec 12 17:18:34 2020
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:55


