
**** 12/02/22 07:15:43 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-root_tran7"  [ D:\cad\cadence\EED3009-PSpiceFiles\root\root_tran7.sim ] 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "root_tran7.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.INC "C:/Users/Abdurrahman/Desktop/cd4007/cd4007.lib" 
* From [PSPICE NETLIST] section of D:\cad\cadence\cdssetup\OrCAD_PSpice\17.4.0\PSpice.ini file:

**** INCLUDING cd4007.lib ****
.model nnMOS NMOS (LEVEL=2 VTo=1.4 Kp=.6m LAMBDA=0.005)
.model ppMOS PMOS (LEVEL=2 VTo=-1.0 KP=.6m LAMBDA=0.01)

**** RESUMING root_tran7.cir ****
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 10ms 0 SKIPBP 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\root.net" 



**** INCLUDING root.net ****
* source EED3009
C_C_eq         N293890 VO-  1.82nF  TC=0,0 
R_R6         N29421 N29217  54.66k TC=0,0 
R_R7         N29853 VDD  89k TC=0,0 
M_M4         VO+ SOUND VDD VDD ppMOS           
M_M3         VO+ SOUND 0 0 nnMOS           
R_R5         N29217 VDD  1k TC=0,0 
R_R8         N29991 N29853  3.6k TC=0,0 
C_C4         0 N29421  330pF IC=1.65V TC=0,0 
X_U3         0 N29991 N29999 VDD N30031 N29991 N29853 VDD 555C
V_V1         VDD 0 5V
M_M6         VO- /SOUND VDD VDD ppMOS           
X_U1A         N29999 TRANSMIT $G_DPWR $G_DGND 74HC14 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
M_M1         /SOUND SOUND 0 0 nnMOS           
X_U2         0 N29421 SOUND TRANSMIT N29551 N29421 N29217 VDD 555C
M_M2         /SOUND SOUND VDD VDD ppMOS           
C_C7         0 N30031  10n  TC=0,0 
C_C5         0 N29551  10n  TC=0,0 
M_M5         VO- /SOUND 0 0 nnMOS           
R_R_esr         VO+ N293890  10 TC=0,0 
C_C6         0 N29991  100nF IC=1.65V TC=0,0 
R_R2         0 N31319  330k TC=0,0 
R_R1         N68879 N312390  33k TC=0,0 
D_D1         N312390 N31319 MBR0520LT1 
C_C2         0 N31319  1n  TC=0,0 
X_U4B         N31341 ECHO $G_DPWR $G_DGND 74HC14 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4A         N31319 N31341 $G_DPWR $G_DGND 74HC14 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_CD4026_1_U3         CD4026_1_N004852 C_CLK N32613 M_UN0001 $G_DPWR $G_DGND
+  DFF
X_CD4026_1_U2         N32655 N32667 CD4026_1_N004852  $G_DPWR $G_DGND AND2
X_CD4026_1_U1A         C_CLK N32745 $D_HI N32655 N32659 N32663 N32667
+  $G_CD4000_VDD $G_CD4000_VSS CD4518B PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_CD4026_2_U3         CD4026_2_N004852 N32613 N84729 M_UN0002 $G_DPWR $G_DGND
+  DFF
X_CD4026_2_U2         N32671 N32683 CD4026_2_N004852  $G_DPWR $G_DGND AND2
X_CD4026_2_U1A         N32613 N32745 $D_HI N32671 N32675 N32679 N32683
+  $G_CD4000_VDD $G_CD4000_VSS CD4518B PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
R_R15         0 N68651  10k TC=0,0 
R_R3         N68861 VDD  10k TC=0,0 
R_R10         N68669 VDD  10k TC=0,0 
R_R13         0 N68669  10k TC=0,0 
R_R17         N74666 N74582  3.3k TC=0,0 
C_C8         0 N74666  1nF IC=1.65V TC=0,0 
R_R4         0 N68861  10k TC=0,0 
C_C9         0 N74696  10n  TC=0,0 
V_V2         N68767 0  
+SIN 0V 50mV 40kHz 0 0 0
X_U7         ECHO TR_PULSE N32745 $G_DPWR $G_DGND OR2
R_R11         VDD N68651  10k TC=0,0 
X_U5A         N68861 N68585 N68597 VDD 0 awblm358 PARAMS: AVOL=1E+5 VOS=2E-3
+  GBW=1E+6 IBOS=5E-9 IB=45E-9 CMRR=3.16228E+3 PSRR=1E+5 SR=0.5E+6 ISOURCE=40E-3
+  VPDIF=1
R_R16         N74582 VDD  3890 TC=0,0 
R_R14         N68879 N68651  20k TC=0,0 
R_R9         N68585 N68597  22k TC=0,0 
X_U6         0 N74666 C_CLK VDD N74696 N74666 N74582 VDD 555C
R_R12         N68669 N68585  1k TC=0,0 
C_C1         N68767 N68669  1uF  TC=0,0 
X_U5B         N68651 N68597 N68879 VDD 0 awblm358 PARAMS: AVOL=1E+5 VOS=2E-3
+  GBW=1E+6 IBOS=5E-9 IB=45E-9 CMRR=3.16228E+3 PSRR=1E+5 SR=0.5E+6 ISOURCE=40E-3
+  VPDIF=1
X_D2         N84981 0 LED PARAMS: IS=1.7603e-27 RS=2  BV=5 IBV=10e-6         
R_R18         N84981 N84729  10k TC=0,0 

**** RESUMING root_tran7.cir ****
.END


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node N31319
*
* Moving X_U4A.U1:IN1 from analog node N31319 to new digital node N31319$AtoD
X$N31319_AtoD1
+ N31319
+ N31319$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoD_HC_ST
+       PARAMS: CAPACITANCE=   3.5000E-12
*
* Analog/Digital interface for node N84729
*
* Moving X_CD4026_2_U3.U1:Q1 from analog node N84729 to new digital node N84729$DtoA
X$N84729_DtoA1
+ N84729$DtoA
+ N84729
+ $G_DPWR
+ $G_DGND
+ DtoAdefault
+       PARAMS: DRVH=  50     DRVL=  50     CAPACITANCE=   0     
*
* Analog/Digital interface for node N29999
*
* Moving X_U1A.U1:IN1 from analog node N29999 to new digital node N29999$AtoD
X$N29999_AtoD1
+ N29999
+ N29999$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoD_HC_ST
+       PARAMS: CAPACITANCE=   3.5000E-12
*
* Analog/Digital interface for node TRANSMIT
*
* Moving X_U1A.U1:OUT1 from analog node TRANSMIT to new digital node TRANSMIT$DtoA
X$TRANSMIT_DtoA1
+ TRANSMIT$DtoA
+ TRANSMIT
+ $G_DPWR
+ $G_DGND
+ DtoA_HC
+       PARAMS: DRVH=  87     DRVL=  87     CAPACITANCE=   0     
*
* Analog/Digital interface for node C_CLK
*
* Moving X_CD4026_1_U1A.UCD4518BLOG:IN1 from analog node C_CLK to new digital node C_CLK$AtoD
X$C_CLK_AtoD1
+ C_CLK
+ C_CLK$AtoD
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_CD4026_1_U3.U1:CLK from analog node C_CLK to new digital node C_CLK$AtoD2
X$C_CLK_AtoD2
+ C_CLK
+ C_CLK$AtoD2
+ $G_DPWR
+ $G_DGND
+ AtoDdefault
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*
X$CD4000_PWR 0 CD4000_PWR
X$DIGIFPWR 0 DIGIFPWR


**** 12/02/22 07:15:43 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-root_tran7"  [ D:\cad\cadence\EED3009-PSpiceFiles\root\root_tran7.sim ] 


 ****     Diode MODEL PARAMETERS


******************************************************************************




               MBR0520LT1      X_U3.DIODE      X_U2.DIODE      X_U6.DIODE      
          IS    1.000000E-06   10.000000E-15   10.000000E-15   10.000000E-15 
           N     .874519                                                     
          BV   20                                                            
         IBV   20.000000E-06                                                 
          RS     .125754         .01             .01             .01         
          TT    1.000000E-09                                                 
         CJO  202.130000E-12                                                 
          VJ     .386524                                                     
           M     .463876                                                     
          EG     .6                                                          
         XTI    2.49881                                                      


               X_D2.model201   D74CLMP         
          IS    1.760300E-27    1.000000E-15 
           N    2                            
          BV    5                            
         IBV   10.000000E-06                 
          RS    2               2            
         CJO                    2.000000E-12 


**** 12/02/22 07:15:43 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-root_tran7"  [ D:\cad\cadence\EED3009-PSpiceFiles\root\root_tran7.sim ] 


 ****     Junction FET MODEL PARAMETERS


******************************************************************************




               X_U3.JNEMOD     X_U2.JNEMOD     X_U6.JNEMOD     
               NJF             NJF             NJF             
         VTO   -2.5            -2.5            -2.5          
        BETA    5.120000E-06    5.120000E-06    5.120000E-06 


**** 12/02/22 07:15:43 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-root_tran7"  [ D:\cad\cadence\EED3009-PSpiceFiles\root\root_tran7.sim ] 


 ****     MOSFET MODEL PARAMETERS


******************************************************************************




               nnMOS           ppMOS           X_U3.PCHAN555   X_U3.NCHAN555   
               NMOS            PMOS            PMOS            NMOS            
       LEVEL    2               2               1               1            
           L  100.000000E-06  100.000000E-06  100.000000E-06  100.000000E-06 
           W  100.000000E-06  100.000000E-06  100.000000E-06  100.000000E-06 
         VTO    1.4            -1               -.2              .2          
          KP  600.000000E-06  600.000000E-06   20.000000E-06   20.000000E-06 
       GAMMA    0               0               0               0            
         PHI     .6              .6              .6              .6          
      LAMBDA    5.000000E-03     .01            0               0            
          IS   10.000000E-15   10.000000E-15   10.000000E-15   10.000000E-15 
          JS    0               0               0               0            
          PB     .8              .8              .8              .8          
        PBSW     .8              .8              .8              .8          
          CJ    0               0               0               0            
        CJSW    0               0               0               0            
        CGSO    0               0               1.000000E-12    1.000000E-12 
        CGDO    0               0               1.000000E-12    1.000000E-12 
        CGBO    0               0               1.000000E-12    1.000000E-12 
         TOX  100.000000E-09  100.000000E-09    0               0            
          XJ    0               0               0               0            
       UCRIT   10.000000E+03   10.000000E+03   10.000000E+03   10.000000E+03 
      DIOMOD    1               1               1               1            
         VFB    0               0               0               0            
        LETA    0               0               0               0            
        WETA    0               0               0               0            
          U0    0               0               0               0            
        TEMP    0               0               0               0            
         VDD    5               5               5               5            
       XPART    0               0               0               0            


               X_U3.PCHAN555_OUT               X_U2.PCHAN555   X_U2.NCHAN555   
               PMOS                            PMOS            NMOS            
       LEVEL    1                               1               1            
           L  100.000000E-06                  100.000000E-06  100.000000E-06 
           W  100.000000E-06                  100.000000E-06  100.000000E-06 
         VTO    -.2                             -.2              .2          
          KP   20.000000E-06                   20.000000E-06   20.000000E-06 
       GAMMA    0                               0               0            
         PHI     .6                              .6              .6          
      LAMBDA    0                               0               0            
          IS   10.000000E-15                   10.000000E-15   10.000000E-15 
          JS    0                               0               0            
          PB     .8                              .8              .8          
        PBSW     .8                              .8              .8          
         CBD  200.000000E-12                                                 
          CJ    0                               0               0            
        CJSW    0                               0               0            
        CGSO    1.000000E-12                    1.000000E-12    1.000000E-12 
        CGDO    1.000000E-12                    1.000000E-12    1.000000E-12 
        CGBO    1.000000E-12                    1.000000E-12    1.000000E-12 
         TOX    0                               0               0            
          XJ    0                               0               0            
       UCRIT   10.000000E+03                   10.000000E+03   10.000000E+03 
      DIOMOD    1                               1               1            
         VFB    0                               0               0            
        LETA    0                               0               0            
        WETA    0                               0               0            
          U0    0                               0               0            
        TEMP    0                               0               0            
         VDD    5                               5               5            
       XPART    0                               0               0            


               X_U2.PCHAN555_OUT               X_U6.PCHAN555   X_U6.NCHAN555   
               PMOS                            PMOS            NMOS            
       LEVEL    1                               1               1            
           L  100.000000E-06                  100.000000E-06  100.000000E-06 
           W  100.000000E-06                  100.000000E-06  100.000000E-06 
         VTO    -.2                             -.2              .2          
          KP   20.000000E-06                   20.000000E-06   20.000000E-06 
       GAMMA    0                               0               0            
         PHI     .6                              .6              .6          
      LAMBDA    0                               0               0            
          IS   10.000000E-15                   10.000000E-15   10.000000E-15 
          JS    0                               0               0            
          PB     .8                              .8              .8          
        PBSW     .8                              .8              .8          
         CBD  200.000000E-12                                                 
          CJ    0                               0               0            
        CJSW    0                               0               0            
        CGSO    1.000000E-12                    1.000000E-12    1.000000E-12 
        CGDO    1.000000E-12                    1.000000E-12    1.000000E-12 
        CGBO    1.000000E-12                    1.000000E-12    1.000000E-12 
         TOX    0                               0               0            
          XJ    0                               0               0            
       UCRIT   10.000000E+03                   10.000000E+03   10.000000E+03 
      DIOMOD    1                               1               1            
         VFB    0                               0               0            
        LETA    0                               0               0            
        WETA    0                               0               0            
          U0    0                               0               0            
        TEMP    0                               0               0            
         VDD    5                               5               5            
       XPART    0                               0               0            


               X_U6.PCHAN555_OUT 
               PMOS            
       LEVEL    1            
           L  100.000000E-06 
           W  100.000000E-06 
         VTO    -.2          
          KP   20.000000E-06 
       GAMMA    0            
         PHI     .6          
      LAMBDA    0            
          IS   10.000000E-15 
          JS    0            
          PB     .8          
        PBSW     .8          
         CBD  200.000000E-12 
          CJ    0            
        CJSW    0            
        CGSO    1.000000E-12 
        CGDO    1.000000E-12 
        CGBO    1.000000E-12 
         TOX    0            
          XJ    0            
       UCRIT   10.000000E+03 
      DIOMOD    1            
         VFB    0            
        LETA    0            
        WETA    0            
          U0    0            
        TEMP    0            
         VDD    5            
       XPART    0            


**** 12/02/22 07:15:43 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-root_tran7"  [ D:\cad\cadence\EED3009-PSpiceFiles\root\root_tran7.sim ] 


 ****     Digital Input MODEL PARAMETERS


******************************************************************************




               DIN74           DIN74HC         
      S0NAME 0               0               
       S0TSW    3.500000E-09    5.000000E-09 
       S0RLO    7.13            1            
       S0RHI  389             100.000000E+03 
      S1NAME 1               1               
       S1TSW    5.500000E-09    5.000000E-09 
       S1RLO  467             100.000000E+03 
       S1RHI  200               1            
      S2NAME X               X               
       S2TSW    3.500000E-09    5.000000E-09 
       S2RLO   42.9           110            
       S2RHI  116             100            
      S3NAME R               R               
       S3TSW    3.500000E-09    5.000000E-09 
       S3RLO   42.9           110            
       S3RHI  116             100            
      S4NAME F               F               
       S4TSW    3.500000E-09    5.000000E-09 
       S4RLO   42.9           110            
       S4RHI  116             100            
      S5NAME Z               Z               
       S5TSW    3.500000E-09    5.000000E-09 
       S5RLO  200.000000E+03  200.000000E+03 
       S5RHI  200.000000E+03  200.000000E+03 


**** 12/02/22 07:15:43 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-root_tran7"  [ D:\cad\cadence\EED3009-PSpiceFiles\root\root_tran7.sim ] 


 ****     Digital Output MODEL PARAMETERS


******************************************************************************




               DO74HC_ST       DO4000B         DO74            
    TIMESTEP  100.000000E-12  100.000000E-12  100.000000E-12 
      S0NAME 0               X               X               
       S0VHI     .55             .5             2            
       S0VLO   -1.3             -.5              .8          
      S1NAME 1               0               0               
       S1VHI    1.3             -.5              .8          
       S1VLO     .33           -3              -1.5          
      S2NAME                 R               R               
       S2VHI                     .05            1.4          
       S2VLO                    -.5              .8          
      S3NAME                 R               R               
       S3VHI                     .5             2            
       S3VLO                    -.05            1.3          
      S4NAME                 X               X               
       S4VHI                     .5             2            
       S4VLO                    -.5              .8          
      S5NAME                 1               1               
       S5VHI                    3               7            
       S5VLO                     .5             2            
      S6NAME                 F               F               
       S6VHI                     .5             2            
       S6VLO                    -.05            1.3          
      S7NAME                 F               F               
       S7VHI                     .05            1.4          
       S7VLO                    -.5              .8          


**** 12/02/22 07:15:43 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-root_tran7"  [ D:\cad\cadence\EED3009-PSpiceFiles\root\root_tran7.sim ] 


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_HC14          D0_GATE         D_PLD_GATE      
      TPLHMN    4.800000E-09    0               0            
      TPLHTY   12.000000E-09    0               0            
      TPLHMX   31.000000E-09    0               0            
      TPHLMN    4.800000E-09    0               0            
      TPHLTY   12.000000E-09    0               0            
      TPHLMX   31.000000E-09    0               0            


**** 12/02/22 07:15:43 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-root_tran7"  [ D:\cad\cadence\EED3009-PSpiceFiles\root\root_tran7.sim ] 


 ****     Digital Edge Triggered FF MODEL PARAMETERS


******************************************************************************




               D0_EFF          D_PLD_EFF       
  TPCLKQLHMN    0               0            
  TPCLKQLHTY    0               0            
  TPCLKQLHMX    0               0            
  TPCLKQHLMN    0               0            
  TPCLKQHLTY    0               0            
  TPCLKQHLMX    0               0            
   TPPCQLHMN    0               0            
   TPPCQLHTY    0               0            
   TPPCQLHMX    0               0            
   TPPCQHLMN    0               0            
   TPPCQHLTY    0               0            
   TPPCQHLMX    0               0            
    TWCLKLMN    0               0            
    TWCLKLTY    0               0            
    TWCLKLMX    0               0            
    TWCLKHMN    0               0            
    TWCLKHTY    0               0            
    TWCLKHMX    0               0            
     TWPCLMN    0               0            
     TWPCLTY    0               0            
     TWPCLMX    0               0            
   TSUDCLKMN    0               0            
   TSUDCLKTY    0               0            
   TSUDCLKMX    0               0            
 TSUPCCLKHMN    0               0            
 TSUPCCLKHTY    0               0            
 TSUPCCLKHMX    0               0            
    THDCLKMN    0               0            
    THDCLKTY    0               0            
    THDCLKMX    0               0            
  TSUCECLKMN    0               0            
  TSUCECLKTY    0               0            
  TSUCECLKMX    0               0            
   THCECLKMN    0               0            
   THCECLKTY    0               0            
   THCECLKMX    0               0            


**** 12/02/22 07:15:43 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-root_tran7"  [ D:\cad\cadence\EED3009-PSpiceFiles\root\root_tran7.sim ] 


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_HC_ST        IO_4000B        IO_PLD          IO_HC           
        INLD    3.500000E-12                                    3.500000E-12 
        DRVL   87               1.443000E+03                   87            
        DRVH   87               1.443000E+03                   87            
       AtoD1 AtoD_HC_ST      AtoD_4000B                      AtoD_HC         
       AtoD2 AtoD_HC_ST      AtoD_4000B_NX                   AtoD_HC_NX      
       AtoD3 AtoD_HC_ST      AtoD_4000B                      AtoD_HC         
       AtoD4 AtoD_HC_ST      AtoD_4000B_NX                   AtoD_HC_NX      
       DtoA1 DtoA_HC         DtoA_4000B                      DtoA_HC         
       DtoA2 DtoA_HC         DtoA_4000B                      DtoA_HC         
       DtoA3 DtoA_HC_E       DtoA_4000B                      DtoA_HC_E       
       DtoA4 DtoA_HC_E       DtoA_4000B                      DtoA_HC_E       
    DIGPOWER                 CD4000_PWR                                      
      TSWHL1    2.742000E-09    7.720000E-09                    2.742000E-09 
      TSWHL2    2.742000E-09    7.860000E-09                    2.742000E-09 
      TSWHL3    2.751000E-09    9.710000E-09                    2.751000E-09 
      TSWHL4    2.751000E-09    9.630000E-09                    2.751000E-09 
      TSWLH1    2.758000E-09    7.560000E-09                    2.758000E-09 
      TSWLH2    2.758000E-09    7.400000E-09                    2.758000E-09 
      TSWLH3    2.763000E-09    9.410000E-09                    2.763000E-09 
      TSWLH4    2.763000E-09    9.240000E-09                    2.763000E-09 
       TPWRT    2.000000E-09  100.000000E+03  100.000000E+03    2.000000E-09 


               IO_DFT          IO_HC_DTOA      
       AtoD1 AtoD_STD                        
       AtoD2 AtoD_STD_NX                     
       AtoD3 AtoD_STD                        
       AtoD4 AtoD_STD_NX                     
       DtoA1 DtoA_STD                        
       DtoA2 DtoA_STD                        
       DtoA3 DtoA_STD                        
       DtoA4 DtoA_STD                        
       TPWRT  100.000000E+03  100.000000E+03 


**** 12/02/22 07:15:43 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-root_tran7"  [ D:\cad\cadence\EED3009-PSpiceFiles\root\root_tran7.sim ] 


 ****     SIMULATION ERRORS


******************************************************************************




DIGITAL Message ID#1 (WARNING):
WIDTH/MIN-HIGH Violation at time 7.8ns
  Device: X_CD4026_1_U1A.UCD4518BDLY
  Minimum high WIDTH = 200ns
  NODE: X_CD4026_1_U1A.CLK, measured WIDTH = 7.7ns


DIGITAL Message ID#2 (WARNING):
WIDTH/MIN-HIGH Violation at time 16.1478us
  Device: X_CD4026_1_U1A.UCD4518BDLY
  Minimum high WIDTH = 200ns
  NODE: X_CD4026_1_U1A.CLK, measured WIDTH = 54.3ns


DIGITAL Message ID#3 (WARNING):
WIDTH/MIN-HIGH Violation at time 21.3053us
  Device: X_CD4026_1_U1A.UCD4518BDLY
  Minimum high WIDTH = 200ns
  NODE: X_CD4026_1_U1A.CLK, measured WIDTH = 64.4ns


DIGITAL Message ID#4 (WARNING):
WIDTH/MIN-HIGH Violation at time 25.6459us
  Device: X_CD4026_1_U1A.UCD4518BDLY
  Minimum high WIDTH = 200ns
  NODE: X_CD4026_1_U1A.CLK, measured WIDTH = 74.4ns


DIGITAL Message ID#5 (WARNING):
WIDTH/MIN-HIGH Violation at time 29.5944us
  Device: X_CD4026_1_U1A.UCD4518BDLY
  Minimum high WIDTH = 200ns
  NODE: X_CD4026_1_U1A.CLK, measured WIDTH = 84.4ns


DIGITAL Message ID#6 (WARNING):
WIDTH/MIN-HIGH Violation at time 33.3171us
  Device: X_CD4026_1_U1A.UCD4518BDLY
  Minimum high WIDTH = 200ns
  NODE: X_CD4026_1_U1A.CLK, measured WIDTH = 92.4ns


DIGITAL Message ID#7 (WARNING):
WIDTH/MIN-HIGH Violation at time 36.8739us
  Device: X_CD4026_1_U1A.UCD4518BDLY
  Minimum high WIDTH = 200ns
  NODE: X_CD4026_1_U1A.CLK, measured WIDTH = 101.5ns


DIGITAL Message ID#8 (WARNING):
WIDTH/MIN-HIGH Violation at time 40.3183us
  Device: X_CD4026_1_U1A.UCD4518BDLY
  Minimum high WIDTH = 200ns
  NODE: X_CD4026_1_U1A.CLK, measured WIDTH = 109.3ns


DIGITAL Message ID#9 (WARNING):
WIDTH/MIN-HIGH Violation at time 43.6607us
  Device: X_CD4026_1_U1A.UCD4518BDLY
  Minimum high WIDTH = 200ns
  NODE: X_CD4026_1_U1A.CLK, measured WIDTH = 117.6ns


DIGITAL Message ID#10 (WARNING):
WIDTH/MIN-HIGH Violation at time 46.9504us
  Device: X_CD4026_1_U1A.UCD4518BDLY
  Minimum high WIDTH = 200ns
  NODE: X_CD4026_1_U1A.CLK, measured WIDTH = 125.3ns


DIGITAL Message ID#11 (WARNING):
WIDTH/MIN-HIGH Violation at time 50.1809us
  Device: X_CD4026_1_U1A.UCD4518BDLY
  Minimum high WIDTH = 200ns
  NODE: X_CD4026_1_U1A.CLK, measured WIDTH = 133.1ns


DIGITAL Message ID#12 (WARNING):
WIDTH/MIN-HIGH Violation at time 53.3683us
  Device: X_CD4026_1_U1A.UCD4518BDLY
  Minimum high WIDTH = 200ns
  NODE: X_CD4026_1_U1A.CLK, measured WIDTH = 140.8ns


DIGITAL Message ID#13 (WARNING):
WIDTH/MIN-HIGH Violation at time 56.5137us
  Device: X_CD4026_1_U1A.UCD4518BDLY
  Minimum high WIDTH = 200ns
  NODE: X_CD4026_1_U1A.CLK, measured WIDTH = 148.5ns


DIGITAL Message ID#14 (WARNING):
WIDTH/MIN-HIGH Violation at time 59.6316us
  Device: X_CD4026_1_U1A.UCD4518BDLY
  Minimum high WIDTH = 200ns
  NODE: X_CD4026_1_U1A.CLK, measured WIDTH = 155.9ns


DIGITAL Message ID#15 (WARNING):
WIDTH/MIN-HIGH Violation at time 62.719us
  Device: X_CD4026_1_U1A.UCD4518BDLY
  Minimum high WIDTH = 200ns
  NODE: X_CD4026_1_U1A.CLK, measured WIDTH = 163ns


DIGITAL Message ID#16 (WARNING):
WIDTH/MIN-HIGH Violation at time 65.7792us
  Device: X_CD4026_1_U1A.UCD4518BDLY
  Minimum high WIDTH = 200ns
  NODE: X_CD4026_1_U1A.CLK, measured WIDTH = 170.6ns


DIGITAL Message ID#17 (WARNING):
WIDTH/MIN-HIGH Violation at time 68.8223us
  Device: X_CD4026_1_U1A.UCD4518BDLY
  Minimum high WIDTH = 200ns
  NODE: X_CD4026_1_U1A.CLK, measured WIDTH = 178.9ns


DIGITAL Message ID#18 (WARNING):
WIDTH/MIN-HIGH Violation at time 71.8494us
  Device: X_CD4026_1_U1A.UCD4518BDLY
  Minimum high WIDTH = 200ns
  NODE: X_CD4026_1_U1A.CLK, measured WIDTH = 186.8ns


DIGITAL Message ID#19 (WARNING):
WIDTH/MIN-HIGH Violation at time 74.8624us
  Device: X_CD4026_1_U1A.UCD4518BDLY
  Minimum high WIDTH = 200ns
  NODE: X_CD4026_1_U1A.CLK, measured WIDTH = 193.6ns


          JOB ABORTED

**** 12/02/22 07:15:43 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-root_tran7"  [ D:\cad\cadence\EED3009-PSpiceFiles\root\root_tran7.sim ] 


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time (using Solver 1)   =        7.50
