Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1172
design__instance__area,10933
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,44
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,14
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00016798131400719285
power__switching__total,0.0001107545176637359
power__leakage__total,1.1757630424824583E-8
power__total,0.00027874758234247565
clock__skew__worst_hold__corner:nom_tt_025C_1v80,19.817263058138273
clock__skew__worst_setup__corner:nom_tt_025C_1v80,19.817263058138273
timing__hold__ws__corner:nom_tt_025C_1v80,0.36089254828276807
timing__setup__ws__corner:nom_tt_025C_1v80,54.60110385037568
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,168
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,14
design__max_cap_violation__count__corner:nom_ss_100C_1v60,6
clock__skew__worst_hold__corner:nom_ss_100C_1v60,19.743927940306413
clock__skew__worst_setup__corner:nom_ss_100C_1v60,19.743927940306413
timing__hold__ws__corner:nom_ss_100C_1v60,0.9586620657542928
timing__setup__ws__corner:nom_ss_100C_1v60,49.806556733119805
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,29
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,14
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,19.867594354249306
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,19.867594354249306
timing__hold__ws__corner:nom_ff_n40C_1v95,0.13775025954239492
timing__setup__ws__corner:nom_ff_n40C_1v95,56.4630882475229
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,221
design__max_fanout_violation__count,14
design__max_cap_violation__count,6
clock__skew__worst_hold,19.867594354249306
clock__skew__worst_setup,19.732715575619014
timing__hold__ws,0.12655882255959927
timing__setup__ws,49.277337383130984
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1172
design__instance__area__stdcell,10933
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.662874
design__instance__utilization__stdcell,0.662874
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,45507.4
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,138
antenna__violating__nets,4
antenna__violating__pins,4
route__antenna_violation__count,4
route__net,951
route__net__special,2
route__drc_errors__iter:1,4379
route__wirelength__iter:1,62663
route__drc_errors__iter:2,2127
route__wirelength__iter:2,61325
route__drc_errors__iter:3,2095
route__wirelength__iter:3,60387
route__drc_errors__iter:4,1724
route__wirelength__iter:4,60363
route__drc_errors__iter:5,1590
route__wirelength__iter:5,60426
route__drc_errors__iter:6,1507
route__wirelength__iter:6,60391
route__drc_errors__iter:7,1299
route__wirelength__iter:7,60469
route__drc_errors__iter:8,1254
route__wirelength__iter:8,60456
route__drc_errors__iter:9,1214
route__wirelength__iter:9,60355
route__drc_errors__iter:10,1167
route__wirelength__iter:10,60228
route__drc_errors__iter:11,703
route__wirelength__iter:11,59958
route__drc_errors__iter:12,536
route__wirelength__iter:12,59717
route__drc_errors__iter:13,370
route__wirelength__iter:13,59575
route__drc_errors__iter:14,286
route__wirelength__iter:14,59548
route__drc_errors__iter:15,216
route__wirelength__iter:15,59520
route__drc_errors__iter:16,216
route__wirelength__iter:16,59521
route__drc_errors__iter:17,193
route__wirelength__iter:17,59529
route__drc_errors__iter:18,680
route__wirelength__iter:18,59429
route__drc_errors__iter:19,193
route__wirelength__iter:19,59353
route__drc_errors__iter:20,88
route__wirelength__iter:20,59364
route__drc_errors__iter:21,56
route__wirelength__iter:21,59384
route__drc_errors__iter:22,49
route__wirelength__iter:22,59474
route__drc_errors__iter:23,31
route__wirelength__iter:23,59495
route__drc_errors__iter:24,31
route__wirelength__iter:24,59495
route__drc_errors__iter:25,24
route__wirelength__iter:25,59478
route__drc_errors__iter:26,24
route__wirelength__iter:26,59478
route__drc_errors__iter:27,22
route__wirelength__iter:27,59503
route__drc_errors__iter:28,18
route__wirelength__iter:28,59502
route__drc_errors__iter:29,18
route__wirelength__iter:29,59502
route__drc_errors__iter:30,18
route__wirelength__iter:30,59502
route__drc_errors__iter:31,18
route__wirelength__iter:31,59502
route__drc_errors__iter:32,18
route__wirelength__iter:32,59502
route__drc_errors__iter:33,17
route__wirelength__iter:33,59501
route__drc_errors__iter:34,17
route__wirelength__iter:34,59501
route__drc_errors__iter:35,15
route__wirelength__iter:35,59575
route__drc_errors__iter:36,11
route__wirelength__iter:36,59593
route__drc_errors__iter:37,9
route__wirelength__iter:37,59597
route__drc_errors__iter:38,9
route__wirelength__iter:38,59597
route__drc_errors__iter:39,9
route__wirelength__iter:39,59597
route__drc_errors__iter:40,9
route__wirelength__iter:40,59597
route__drc_errors__iter:41,5
route__wirelength__iter:41,59648
route__drc_errors__iter:42,5
route__wirelength__iter:42,59648
route__drc_errors__iter:43,4
route__wirelength__iter:43,59646
route__drc_errors__iter:44,0
route__wirelength__iter:44,59664
route__drc_errors,0
route__wirelength,59664
route__vias,10152
route__vias__singlecut,10152
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,503.33
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,41
design__max_fanout_violation__count__corner:min_tt_025C_1v80,14
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,19.813321322200164
clock__skew__worst_setup__corner:min_tt_025C_1v80,19.813321322200164
timing__hold__ws__corner:min_tt_025C_1v80,0.34456871664542993
timing__setup__ws__corner:min_tt_025C_1v80,54.9219139046445
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,139
design__max_fanout_violation__count__corner:min_ss_100C_1v60,14
design__max_cap_violation__count__corner:min_ss_100C_1v60,4
clock__skew__worst_hold__corner:min_ss_100C_1v60,19.732715575619014
clock__skew__worst_setup__corner:min_ss_100C_1v60,19.732715575619014
timing__hold__ws__corner:min_ss_100C_1v60,0.9294032473358255
timing__setup__ws__corner:min_ss_100C_1v60,50.41295168453589
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,29
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,14
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,19.865789575649433
clock__skew__worst_setup__corner:min_ff_n40C_1v95,19.865789575649433
timing__hold__ws__corner:min_ff_n40C_1v95,0.12655882255959927
timing__setup__ws__corner:min_ff_n40C_1v95,56.67080476405595
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,44
design__max_fanout_violation__count__corner:max_tt_025C_1v80,14
design__max_cap_violation__count__corner:max_tt_025C_1v80,2
clock__skew__worst_hold__corner:max_tt_025C_1v80,19.81496622867997
clock__skew__worst_setup__corner:max_tt_025C_1v80,19.81496622867997
timing__hold__ws__corner:max_tt_025C_1v80,0.3750763694684663
timing__setup__ws__corner:max_tt_025C_1v80,54.31982839504268
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,221
design__max_fanout_violation__count__corner:max_ss_100C_1v60,14
design__max_cap_violation__count__corner:max_ss_100C_1v60,6
clock__skew__worst_hold__corner:max_ss_100C_1v60,19.742037896575837
clock__skew__worst_setup__corner:max_ss_100C_1v60,19.742037896575837
timing__hold__ws__corner:max_ss_100C_1v60,0.9827611225198866
timing__setup__ws__corner:max_ss_100C_1v60,49.277337383130984
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,34
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,14
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,19.865237128656755
clock__skew__worst_setup__corner:max_ff_n40C_1v95,19.865237128656755
timing__hold__ws__corner:max_ff_n40C_1v95,0.14766660534534654
timing__setup__ws__corner:max_ff_n40C_1v95,56.2738103155043
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000172548
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000195715
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000463924
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000195715
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000046600000000000002761701457798526604392463923431932926177978515625
ir__drop__worst,0.000017300000000000000381812637062495241480064578354358673095703125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
