<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › kernel › cpu › intel_cacheinfo.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>intel_cacheinfo.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *	Routines to indentify caches on Intel CPU.</span>
<span class="cm"> *</span>
<span class="cm"> *	Changes:</span>
<span class="cm"> *	Venkatesh Pallipadi	: Adding cache identification through cpuid(4)</span>
<span class="cm"> *	Ashok Raj &lt;ashok.raj@intel.com&gt;: Work with CPU hotplug infrastructure.</span>
<span class="cm"> *	Andi Kleen / Andreas Herrmann	: CPUID4 emulation on AMD.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/compiler.h&gt;</span>
<span class="cp">#include &lt;linux/cpu.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>

<span class="cp">#include &lt;asm/processor.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;asm/amd_nb.h&gt;</span>
<span class="cp">#include &lt;asm/smp.h&gt;</span>

<span class="cp">#define LVL_1_INST	1</span>
<span class="cp">#define LVL_1_DATA	2</span>
<span class="cp">#define LVL_2		3</span>
<span class="cp">#define LVL_3		4</span>
<span class="cp">#define LVL_TRACE	5</span>

<span class="k">struct</span> <span class="n">_cache_table</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">descriptor</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">cache_type</span><span class="p">;</span>
	<span class="kt">short</span> <span class="n">size</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define MB(x)	((x) * 1024)</span>

<span class="cm">/* All the cache descriptor types we care about (no TLB or</span>
<span class="cm">   trace cache entries) */</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">_cache_table</span> <span class="n">__cpuinitconst</span> <span class="n">cache_table</span><span class="p">[]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">{</span> <span class="mh">0x06</span><span class="p">,</span> <span class="n">LVL_1_INST</span><span class="p">,</span> <span class="mi">8</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, 32 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x08</span><span class="p">,</span> <span class="n">LVL_1_INST</span><span class="p">,</span> <span class="mi">16</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, 32 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x09</span><span class="p">,</span> <span class="n">LVL_1_INST</span><span class="p">,</span> <span class="mi">32</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x0a</span><span class="p">,</span> <span class="n">LVL_1_DATA</span><span class="p">,</span> <span class="mi">8</span> <span class="p">},</span>	<span class="cm">/* 2 way set assoc, 32 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="n">LVL_1_DATA</span><span class="p">,</span> <span class="mi">16</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, 32 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x0d</span><span class="p">,</span> <span class="n">LVL_1_DATA</span><span class="p">,</span> <span class="mi">16</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x0e</span><span class="p">,</span> <span class="n">LVL_1_DATA</span><span class="p">,</span> <span class="mi">24</span> <span class="p">},</span>	<span class="cm">/* 6-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x21</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="mi">256</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x22</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="mi">512</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, sectored cache, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x23</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, sectored cache, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x25</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, sectored cache, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x29</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, sectored cache, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x2c</span><span class="p">,</span> <span class="n">LVL_1_DATA</span><span class="p">,</span> <span class="mi">32</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x30</span><span class="p">,</span> <span class="n">LVL_1_INST</span><span class="p">,</span> <span class="mi">32</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x39</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="mi">128</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, sectored cache, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x3a</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="mi">192</span> <span class="p">},</span>	<span class="cm">/* 6-way set assoc, sectored cache, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x3b</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="mi">128</span> <span class="p">},</span>	<span class="cm">/* 2-way set assoc, sectored cache, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x3c</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="mi">256</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, sectored cache, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x3d</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="mi">384</span> <span class="p">},</span>	<span class="cm">/* 6-way set assoc, sectored cache, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x3e</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="mi">512</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, sectored cache, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x3f</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="mi">256</span> <span class="p">},</span>	<span class="cm">/* 2-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x41</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="mi">128</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, 32 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x42</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="mi">256</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, 32 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x43</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="mi">512</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, 32 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x44</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, 32 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x45</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, 32 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x46</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x47</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">8</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x48</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 12-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x49</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 16-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x4a</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">6</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 12-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x4b</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">8</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 16-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x4c</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">12</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 12-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x4d</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">16</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 16-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x4e</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">6</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 24-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x60</span><span class="p">,</span> <span class="n">LVL_1_DATA</span><span class="p">,</span> <span class="mi">16</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, sectored cache, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x66</span><span class="p">,</span> <span class="n">LVL_1_DATA</span><span class="p">,</span> <span class="mi">8</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, sectored cache, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x67</span><span class="p">,</span> <span class="n">LVL_1_DATA</span><span class="p">,</span> <span class="mi">16</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, sectored cache, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x68</span><span class="p">,</span> <span class="n">LVL_1_DATA</span><span class="p">,</span> <span class="mi">32</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, sectored cache, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x70</span><span class="p">,</span> <span class="n">LVL_TRACE</span><span class="p">,</span>  <span class="mi">12</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc */</span>
	<span class="p">{</span> <span class="mh">0x71</span><span class="p">,</span> <span class="n">LVL_TRACE</span><span class="p">,</span>  <span class="mi">16</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc */</span>
	<span class="p">{</span> <span class="mh">0x72</span><span class="p">,</span> <span class="n">LVL_TRACE</span><span class="p">,</span>  <span class="mi">32</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc */</span>
	<span class="p">{</span> <span class="mh">0x73</span><span class="p">,</span> <span class="n">LVL_TRACE</span><span class="p">,</span>  <span class="mi">64</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc */</span>
	<span class="p">{</span> <span class="mh">0x78</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x79</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="mi">128</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, sectored cache, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x7a</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="mi">256</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, sectored cache, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x7b</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="mi">512</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, sectored cache, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x7c</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, sectored cache, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x7d</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x7f</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="mi">512</span> <span class="p">},</span>	<span class="cm">/* 2-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x80</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="mi">512</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x82</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="mi">256</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, 32 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x83</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="mi">512</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, 32 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x84</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, 32 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x85</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, 32 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x86</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="mi">512</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x87</span><span class="p">,</span> <span class="n">LVL_2</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0xd0</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="mi">512</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0xd1</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0xd2</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 4-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0xd6</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0xd7</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 8-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0xd8</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 12-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0xdc</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 12-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0xdd</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 12-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0xde</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">8</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 12-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0xe2</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 16-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0xe3</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 16-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0xe4</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">8</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 16-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0xea</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">12</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 24-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0xeb</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">18</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 24-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0xec</span><span class="p">,</span> <span class="n">LVL_3</span><span class="p">,</span>      <span class="n">MB</span><span class="p">(</span><span class="mi">24</span><span class="p">)</span> <span class="p">},</span>	<span class="cm">/* 24-way set assoc, 64 byte line size */</span>
	<span class="p">{</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">}</span>
<span class="p">};</span>


<span class="k">enum</span> <span class="n">_cache_type</span> <span class="p">{</span>
	<span class="n">CACHE_TYPE_NULL</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">CACHE_TYPE_DATA</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">CACHE_TYPE_INST</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">CACHE_TYPE_UNIFIED</span> <span class="o">=</span> <span class="mi">3</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">_cpuid4_leaf_eax</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="k">enum</span> <span class="n">_cache_type</span>	<span class="n">type</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">level</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">is_self_initializing</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">is_fully_associative</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">reserved</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">num_threads_sharing</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">num_cores_on_die</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">split</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">full</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">_cpuid4_leaf_ebx</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">coherency_line_size</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">physical_line_partition</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">ways_of_associativity</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">split</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">full</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">_cpuid4_leaf_ecx</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">number_of_sets</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">split</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">full</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">_cpuid4_info_regs</span> <span class="p">{</span>
	<span class="k">union</span> <span class="n">_cpuid4_leaf_eax</span> <span class="n">eax</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">_cpuid4_leaf_ebx</span> <span class="n">ebx</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">_cpuid4_leaf_ecx</span> <span class="n">ecx</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">amd_northbridge</span> <span class="o">*</span><span class="n">nb</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">_cpuid4_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">_cpuid4_info_regs</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">DECLARE_BITMAP</span><span class="p">(</span><span class="n">shared_cpu_map</span><span class="p">,</span> <span class="n">NR_CPUS</span><span class="p">);</span>
<span class="p">};</span>

<span class="kt">unsigned</span> <span class="kt">short</span>			<span class="n">num_cache_leaves</span><span class="p">;</span>

<span class="cm">/* AMD doesn&#39;t have CPUID4. Emulate it here to report the same</span>
<span class="cm">   information to the user.  This makes some assumptions about the machine:</span>
<span class="cm">   L2 not shared, no SMT etc. that is currently true on AMD CPUs.</span>

<span class="cm">   In theory the TLBs could be reported as fake type (they are in &quot;dummy&quot;).</span>
<span class="cm">   Maybe later */</span>
<span class="k">union</span> <span class="n">l1_cache</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="n">line_size</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="n">lines_per_tag</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="n">assoc</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="n">size_in_kb</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="kt">unsigned</span> <span class="n">val</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">l2_cache</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="n">line_size</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="n">lines_per_tag</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="n">assoc</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="n">size_in_kb</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="kt">unsigned</span> <span class="n">val</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">l3_cache</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="n">line_size</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="n">lines_per_tag</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="n">assoc</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="n">res</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="n">size_encoded</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="kt">unsigned</span> <span class="n">val</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">__cpuinitconst</span> <span class="n">assocs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0xa</span><span class="p">]</span> <span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0xb</span><span class="p">]</span> <span class="o">=</span> <span class="mi">48</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0xc</span><span class="p">]</span> <span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0xd</span><span class="p">]</span> <span class="o">=</span> <span class="mi">96</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0xe</span><span class="p">]</span> <span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0xf</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xffff</span> <span class="cm">/* fully associative - no way to show this currently */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">__cpuinitconst</span> <span class="n">levels</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">__cpuinitconst</span> <span class="n">types</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span> <span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span>
<span class="nf">amd_cpuid4</span><span class="p">(</span><span class="kt">int</span> <span class="n">leaf</span><span class="p">,</span> <span class="k">union</span> <span class="n">_cpuid4_leaf_eax</span> <span class="o">*</span><span class="n">eax</span><span class="p">,</span>
		     <span class="k">union</span> <span class="n">_cpuid4_leaf_ebx</span> <span class="o">*</span><span class="n">ebx</span><span class="p">,</span>
		     <span class="k">union</span> <span class="n">_cpuid4_leaf_ecx</span> <span class="o">*</span><span class="n">ecx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">dummy</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">line_size</span><span class="p">,</span> <span class="n">lines_per_tag</span><span class="p">,</span> <span class="n">assoc</span><span class="p">,</span> <span class="n">size_in_kb</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">l1_cache</span> <span class="n">l1i</span><span class="p">,</span> <span class="n">l1d</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">l2_cache</span> <span class="n">l2</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">l3_cache</span> <span class="n">l3</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">l1_cache</span> <span class="o">*</span><span class="n">l1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">l1d</span><span class="p">;</span>

	<span class="n">eax</span><span class="o">-&gt;</span><span class="n">full</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ebx</span><span class="o">-&gt;</span><span class="n">full</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ecx</span><span class="o">-&gt;</span><span class="n">full</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">cpuid</span><span class="p">(</span><span class="mh">0x80000005</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dummy</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dummy</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">l1d</span><span class="p">.</span><span class="n">val</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">l1i</span><span class="p">.</span><span class="n">val</span><span class="p">);</span>
	<span class="n">cpuid</span><span class="p">(</span><span class="mh">0x80000006</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dummy</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dummy</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">l2</span><span class="p">.</span><span class="n">val</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">l3</span><span class="p">.</span><span class="n">val</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">leaf</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">l1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">l1i</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">l1</span><span class="o">-&gt;</span><span class="n">val</span><span class="p">)</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="n">assoc</span> <span class="o">=</span> <span class="n">assocs</span><span class="p">[</span><span class="n">l1</span><span class="o">-&gt;</span><span class="n">assoc</span><span class="p">];</span>
		<span class="n">line_size</span> <span class="o">=</span> <span class="n">l1</span><span class="o">-&gt;</span><span class="n">line_size</span><span class="p">;</span>
		<span class="n">lines_per_tag</span> <span class="o">=</span> <span class="n">l1</span><span class="o">-&gt;</span><span class="n">lines_per_tag</span><span class="p">;</span>
		<span class="n">size_in_kb</span> <span class="o">=</span> <span class="n">l1</span><span class="o">-&gt;</span><span class="n">size_in_kb</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">l2</span><span class="p">.</span><span class="n">val</span><span class="p">)</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="n">assoc</span> <span class="o">=</span> <span class="n">assocs</span><span class="p">[</span><span class="n">l2</span><span class="p">.</span><span class="n">assoc</span><span class="p">];</span>
		<span class="n">line_size</span> <span class="o">=</span> <span class="n">l2</span><span class="p">.</span><span class="n">line_size</span><span class="p">;</span>
		<span class="n">lines_per_tag</span> <span class="o">=</span> <span class="n">l2</span><span class="p">.</span><span class="n">lines_per_tag</span><span class="p">;</span>
		<span class="cm">/* cpu_data has errata corrections for K7 applied */</span>
		<span class="n">size_in_kb</span> <span class="o">=</span> <span class="n">__this_cpu_read</span><span class="p">(</span><span class="n">cpu_info</span><span class="p">.</span><span class="n">x86_cache_size</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">l3</span><span class="p">.</span><span class="n">val</span><span class="p">)</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="n">assoc</span> <span class="o">=</span> <span class="n">assocs</span><span class="p">[</span><span class="n">l3</span><span class="p">.</span><span class="n">assoc</span><span class="p">];</span>
		<span class="n">line_size</span> <span class="o">=</span> <span class="n">l3</span><span class="p">.</span><span class="n">line_size</span><span class="p">;</span>
		<span class="n">lines_per_tag</span> <span class="o">=</span> <span class="n">l3</span><span class="p">.</span><span class="n">lines_per_tag</span><span class="p">;</span>
		<span class="n">size_in_kb</span> <span class="o">=</span> <span class="n">l3</span><span class="p">.</span><span class="n">size_encoded</span> <span class="o">*</span> <span class="mi">512</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_has</span><span class="p">(</span><span class="n">X86_FEATURE_AMD_DCM</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">size_in_kb</span> <span class="o">=</span> <span class="n">size_in_kb</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">assoc</span> <span class="o">=</span> <span class="n">assoc</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">eax</span><span class="o">-&gt;</span><span class="n">split</span><span class="p">.</span><span class="n">is_self_initializing</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">eax</span><span class="o">-&gt;</span><span class="n">split</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">types</span><span class="p">[</span><span class="n">leaf</span><span class="p">];</span>
	<span class="n">eax</span><span class="o">-&gt;</span><span class="n">split</span><span class="p">.</span><span class="n">level</span> <span class="o">=</span> <span class="n">levels</span><span class="p">[</span><span class="n">leaf</span><span class="p">];</span>
	<span class="n">eax</span><span class="o">-&gt;</span><span class="n">split</span><span class="p">.</span><span class="n">num_threads_sharing</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">eax</span><span class="o">-&gt;</span><span class="n">split</span><span class="p">.</span><span class="n">num_cores_on_die</span> <span class="o">=</span> <span class="n">__this_cpu_read</span><span class="p">(</span><span class="n">cpu_info</span><span class="p">.</span><span class="n">x86_max_cores</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>


	<span class="k">if</span> <span class="p">(</span><span class="n">assoc</span> <span class="o">==</span> <span class="mh">0xffff</span><span class="p">)</span>
		<span class="n">eax</span><span class="o">-&gt;</span><span class="n">split</span><span class="p">.</span><span class="n">is_fully_associative</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">ebx</span><span class="o">-&gt;</span><span class="n">split</span><span class="p">.</span><span class="n">coherency_line_size</span> <span class="o">=</span> <span class="n">line_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">ebx</span><span class="o">-&gt;</span><span class="n">split</span><span class="p">.</span><span class="n">ways_of_associativity</span> <span class="o">=</span> <span class="n">assoc</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">ebx</span><span class="o">-&gt;</span><span class="n">split</span><span class="p">.</span><span class="n">physical_line_partition</span> <span class="o">=</span> <span class="n">lines_per_tag</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">ecx</span><span class="o">-&gt;</span><span class="n">split</span><span class="p">.</span><span class="n">number_of_sets</span> <span class="o">=</span> <span class="p">(</span><span class="n">size_in_kb</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">)</span> <span class="o">/</span> <span class="n">line_size</span> <span class="o">/</span>
		<span class="p">(</span><span class="n">ebx</span><span class="o">-&gt;</span><span class="n">split</span><span class="p">.</span><span class="n">ways_of_associativity</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">_cache_attr</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">attribute</span> <span class="n">attr</span><span class="p">;</span>
	<span class="kt">ssize_t</span> <span class="p">(</span><span class="o">*</span><span class="n">show</span><span class="p">)(</span><span class="k">struct</span> <span class="n">_cpuid4_info</span> <span class="o">*</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span><span class="p">);</span>
	<span class="kt">ssize_t</span> <span class="p">(</span><span class="o">*</span><span class="n">store</span><span class="p">)(</span><span class="k">struct</span> <span class="n">_cpuid4_info</span> <span class="o">*</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">int</span><span class="p">);</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_AMD_NB</span>

<span class="cm">/*</span>
<span class="cm"> * L3 cache descriptors</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">amd_calc_l3_indices</span><span class="p">(</span><span class="k">struct</span> <span class="n">amd_northbridge</span> <span class="o">*</span><span class="n">nb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">amd_l3_cache</span> <span class="o">*</span><span class="n">l3</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">nb</span><span class="o">-&gt;</span><span class="n">l3_cache</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sc0</span><span class="p">,</span> <span class="n">sc1</span><span class="p">,</span> <span class="n">sc2</span><span class="p">,</span> <span class="n">sc3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">nb</span><span class="o">-&gt;</span><span class="n">misc</span><span class="p">,</span> <span class="mh">0x1C4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>

	<span class="cm">/* calculate subcache sizes */</span>
	<span class="n">l3</span><span class="o">-&gt;</span><span class="n">subcaches</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">sc0</span> <span class="o">=</span> <span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="n">l3</span><span class="o">-&gt;</span><span class="n">subcaches</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">sc1</span> <span class="o">=</span> <span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">4</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86</span> <span class="o">==</span> <span class="mh">0x15</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">l3</span><span class="o">-&gt;</span><span class="n">subcaches</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">sc0</span> <span class="o">+=</span> <span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
		<span class="n">l3</span><span class="o">-&gt;</span><span class="n">subcaches</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">sc1</span> <span class="o">+=</span> <span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">5</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">l3</span><span class="o">-&gt;</span><span class="n">subcaches</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">sc2</span> <span class="o">=</span> <span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">8</span><span class="p">))</span>  <span class="o">+</span> <span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">9</span><span class="p">));</span>
	<span class="n">l3</span><span class="o">-&gt;</span><span class="n">subcaches</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">sc3</span> <span class="o">=</span> <span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">12</span><span class="p">))</span> <span class="o">+</span> <span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">13</span><span class="p">));</span>

	<span class="n">l3</span><span class="o">-&gt;</span><span class="n">indices</span> <span class="o">=</span> <span class="p">(</span><span class="n">max</span><span class="p">(</span><span class="n">max3</span><span class="p">(</span><span class="n">sc0</span><span class="p">,</span> <span class="n">sc1</span><span class="p">,</span> <span class="n">sc2</span><span class="p">),</span> <span class="n">sc3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">amd_init_l3_cache</span><span class="p">(</span><span class="k">struct</span> <span class="n">_cpuid4_info_regs</span> <span class="o">*</span><span class="n">this_leaf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">node</span><span class="p">;</span>

	<span class="cm">/* only for L3, and not in virtualized environments */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">index</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">node</span> <span class="o">=</span> <span class="n">amd_get_nb_id</span><span class="p">(</span><span class="n">smp_processor_id</span><span class="p">());</span>
	<span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">nb</span> <span class="o">=</span> <span class="n">node_to_amd_nb</span><span class="p">(</span><span class="n">node</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">nb</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">nb</span><span class="o">-&gt;</span><span class="n">l3_cache</span><span class="p">.</span><span class="n">indices</span><span class="p">)</span>
		<span class="n">amd_calc_l3_indices</span><span class="p">(</span><span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">nb</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * check whether a slot used for disabling an L3 index is occupied.</span>
<span class="cm"> * @l3: L3 cache descriptor</span>
<span class="cm"> * @slot: slot number (0..1)</span>
<span class="cm"> *</span>
<span class="cm"> * @returns: the disabled index if used or negative value if slot free.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">amd_get_l3_disable_slot</span><span class="p">(</span><span class="k">struct</span> <span class="n">amd_northbridge</span> <span class="o">*</span><span class="n">nb</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">slot</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">nb</span><span class="o">-&gt;</span><span class="n">misc</span><span class="p">,</span> <span class="mh">0x1BC</span> <span class="o">+</span> <span class="n">slot</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>

	<span class="cm">/* check whether this slot is activated already */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">3UL</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0xfff</span><span class="p">;</span>

	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">show_cache_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">_cpuid4_info</span> <span class="o">*</span><span class="n">this_leaf</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slot</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">nb</span> <span class="o">||</span> <span class="o">!</span><span class="n">amd_nb_has_feature</span><span class="p">(</span><span class="n">AMD_NB_L3_INDEX_DISABLE</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">index</span> <span class="o">=</span> <span class="n">amd_get_l3_disable_slot</span><span class="p">(</span><span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">nb</span><span class="p">,</span> <span class="n">slot</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">index</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;FREE</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define SHOW_CACHE_DISABLE(slot)					\</span>
<span class="cp">static ssize_t								\</span>
<span class="cp">show_cache_disable_##slot(struct _cpuid4_info *this_leaf, char *buf,	\</span>
<span class="cp">			  unsigned int cpu)				\</span>
<span class="cp">{									\</span>
<span class="cp">	return show_cache_disable(this_leaf, buf, slot);		\</span>
<span class="cp">}</span>
<span class="n">SHOW_CACHE_DISABLE</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
<span class="n">SHOW_CACHE_DISABLE</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">amd_l3_disable_index</span><span class="p">(</span><span class="k">struct</span> <span class="n">amd_northbridge</span> <span class="o">*</span><span class="n">nb</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span>
				 <span class="kt">unsigned</span> <span class="n">slot</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">idx</span> <span class="o">|=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">30</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 *  disable index in all 4 subcaches</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">idx</span> <span class="o">|</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nb</span><span class="o">-&gt;</span><span class="n">l3_cache</span><span class="p">.</span><span class="n">subcaches</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">nb</span><span class="o">-&gt;</span><span class="n">misc</span><span class="p">,</span> <span class="mh">0x1BC</span> <span class="o">+</span> <span class="n">slot</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * We need to WBINVD on a core on the node containing the L3</span>
<span class="cm">		 * cache which indices we disable therefore a simple wbinvd()</span>
<span class="cm">		 * is not sufficient.</span>
<span class="cm">		 */</span>
		<span class="n">wbinvd_on_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>

		<span class="n">reg</span> <span class="o">|=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">31</span><span class="p">);</span>
		<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">nb</span><span class="o">-&gt;</span><span class="n">misc</span><span class="p">,</span> <span class="mh">0x1BC</span> <span class="o">+</span> <span class="n">slot</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * disable a L3 cache index by using a disable-slot</span>
<span class="cm"> *</span>
<span class="cm"> * @l3:    L3 cache descriptor</span>
<span class="cm"> * @cpu:   A CPU on the node containing the L3 cache</span>
<span class="cm"> * @slot:  slot number (0..1)</span>
<span class="cm"> * @index: index to disable</span>
<span class="cm"> *</span>
<span class="cm"> * @return: 0 on success, error status on failure</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">amd_set_l3_disable_slot</span><span class="p">(</span><span class="k">struct</span> <span class="n">amd_northbridge</span> <span class="o">*</span><span class="n">nb</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">slot</span><span class="p">,</span>
			    <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*  check if @slot is already used or the index is already disabled */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">amd_get_l3_disable_slot</span><span class="p">(</span><span class="n">nb</span><span class="p">,</span> <span class="n">slot</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EEXIST</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">index</span> <span class="o">&gt;</span> <span class="n">nb</span><span class="o">-&gt;</span><span class="n">l3_cache</span><span class="p">.</span><span class="n">indices</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* check whether the other slot has disabled the same index already */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">index</span> <span class="o">==</span> <span class="n">amd_get_l3_disable_slot</span><span class="p">(</span><span class="n">nb</span><span class="p">,</span> <span class="o">!</span><span class="n">slot</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EEXIST</span><span class="p">;</span>

	<span class="n">amd_l3_disable_index</span><span class="p">(</span><span class="n">nb</span><span class="p">,</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">slot</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="n">store_cache_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">_cpuid4_info</span> <span class="o">*</span><span class="n">this_leaf</span><span class="p">,</span>
				  <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slot</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">capable</span><span class="p">(</span><span class="n">CAP_SYS_ADMIN</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">nb</span> <span class="o">||</span> <span class="o">!</span><span class="n">amd_nb_has_feature</span><span class="p">(</span><span class="n">AMD_NB_L3_INDEX_DISABLE</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">cpu</span> <span class="o">=</span> <span class="n">cpumask_first</span><span class="p">(</span><span class="n">to_cpumask</span><span class="p">(</span><span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">shared_cpu_map</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">strict_strtoul</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">amd_set_l3_disable_slot</span><span class="p">(</span><span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">nb</span><span class="p">,</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">slot</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">==</span> <span class="o">-</span><span class="n">EEXIST</span><span class="p">)</span>
			<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;L3 slot %d in use/index already disabled!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				   <span class="n">slot</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define STORE_CACHE_DISABLE(slot)					\</span>
<span class="cp">static ssize_t								\</span>
<span class="cp">store_cache_disable_##slot(struct _cpuid4_info *this_leaf,		\</span>
<span class="cp">			   const char *buf, size_t count,		\</span>
<span class="cp">			   unsigned int cpu)				\</span>
<span class="cp">{									\</span>
<span class="cp">	return store_cache_disable(this_leaf, buf, count, slot);	\</span>
<span class="cp">}</span>
<span class="n">STORE_CACHE_DISABLE</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
<span class="n">STORE_CACHE_DISABLE</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">_cache_attr</span> <span class="n">cache_disable_0</span> <span class="o">=</span> <span class="n">__ATTR</span><span class="p">(</span><span class="n">cache_disable_0</span><span class="p">,</span> <span class="mo">0644</span><span class="p">,</span>
		<span class="n">show_cache_disable_0</span><span class="p">,</span> <span class="n">store_cache_disable_0</span><span class="p">);</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">_cache_attr</span> <span class="n">cache_disable_1</span> <span class="o">=</span> <span class="n">__ATTR</span><span class="p">(</span><span class="n">cache_disable_1</span><span class="p">,</span> <span class="mo">0644</span><span class="p">,</span>
		<span class="n">show_cache_disable_1</span><span class="p">,</span> <span class="n">store_cache_disable_1</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">ssize_t</span>
<span class="nf">show_subcaches</span><span class="p">(</span><span class="k">struct</span> <span class="n">_cpuid4_info</span> <span class="o">*</span><span class="n">this_leaf</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">nb</span> <span class="o">||</span> <span class="o">!</span><span class="n">amd_nb_has_feature</span><span class="p">(</span><span class="n">AMD_NB_L3_PARTITIONING</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">amd_get_subcaches</span><span class="p">(</span><span class="n">cpu</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span>
<span class="nf">store_subcaches</span><span class="p">(</span><span class="k">struct</span> <span class="n">_cpuid4_info</span> <span class="o">*</span><span class="n">this_leaf</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">capable</span><span class="p">(</span><span class="n">CAP_SYS_ADMIN</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">nb</span> <span class="o">||</span> <span class="o">!</span><span class="n">amd_nb_has_feature</span><span class="p">(</span><span class="n">AMD_NB_L3_PARTITIONING</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">strict_strtoul</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">amd_set_subcaches</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">val</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">_cache_attr</span> <span class="n">subcaches</span> <span class="o">=</span>
	<span class="n">__ATTR</span><span class="p">(</span><span class="n">subcaches</span><span class="p">,</span> <span class="mo">0644</span><span class="p">,</span> <span class="n">show_subcaches</span><span class="p">,</span> <span class="n">store_subcaches</span><span class="p">);</span>

<span class="cp">#else	</span><span class="cm">/* CONFIG_AMD_NB */</span><span class="cp"></span>
<span class="cp">#define amd_init_l3_cache(x, y)</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_AMD_NB */</span><span class="cp"></span>

<span class="k">static</span> <span class="kt">int</span>
<span class="n">__cpuinit</span> <span class="nf">cpuid4_cache_lookup_regs</span><span class="p">(</span><span class="kt">int</span> <span class="n">index</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">_cpuid4_info_regs</span> <span class="o">*</span><span class="n">this_leaf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">_cpuid4_leaf_eax</span>	<span class="n">eax</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">_cpuid4_leaf_ebx</span>	<span class="n">ebx</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">_cpuid4_leaf_ecx</span>	<span class="n">ecx</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">edx</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_vendor</span> <span class="o">==</span> <span class="n">X86_VENDOR_AMD</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">amd_cpuid4</span><span class="p">(</span><span class="n">index</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">eax</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ebx</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ecx</span><span class="p">);</span>
		<span class="n">amd_init_l3_cache</span><span class="p">(</span><span class="n">this_leaf</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">cpuid_count</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">eax</span><span class="p">.</span><span class="n">full</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ebx</span><span class="p">.</span><span class="n">full</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ecx</span><span class="p">.</span><span class="n">full</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">edx</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">eax</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">type</span> <span class="o">==</span> <span class="n">CACHE_TYPE_NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span> <span class="cm">/* better error ? */</span>

	<span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">eax</span> <span class="o">=</span> <span class="n">eax</span><span class="p">;</span>
	<span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">ebx</span> <span class="o">=</span> <span class="n">ebx</span><span class="p">;</span>
	<span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">ecx</span> <span class="o">=</span> <span class="n">ecx</span><span class="p">;</span>
	<span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">=</span> <span class="p">(</span><span class="n">ecx</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">number_of_sets</span>          <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span>
			  <span class="p">(</span><span class="n">ebx</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">coherency_line_size</span>     <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span>
			  <span class="p">(</span><span class="n">ebx</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">physical_line_partition</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span>
			  <span class="p">(</span><span class="n">ebx</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">ways_of_associativity</span>   <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">find_num_cache_leaves</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">eax</span><span class="p">,</span> <span class="n">ebx</span><span class="p">,</span> <span class="n">ecx</span><span class="p">,</span> <span class="n">edx</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">_cpuid4_leaf_eax</span>	<span class="n">cache_eax</span><span class="p">;</span>
	<span class="kt">int</span> 			<span class="n">i</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="o">++</span><span class="n">i</span><span class="p">;</span>
		<span class="cm">/* Do cpuid(4) loop to find out num_cache_leaves */</span>
		<span class="n">cpuid_count</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">eax</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ebx</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ecx</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">edx</span><span class="p">);</span>
		<span class="n">cache_eax</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">eax</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">cache_eax</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">type</span> <span class="o">!=</span> <span class="n">CACHE_TYPE_NULL</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">init_intel_cacheinfo</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Cache sizes */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">trace</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">l1i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">l1d</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">l2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">l3</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">new_l1d</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">new_l1i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* Cache sizes from cpuid(4) */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">new_l2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">new_l3</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span> <span class="cm">/* Cache sizes from cpuid(4) */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">l2_id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">l3_id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">num_threads_sharing</span><span class="p">,</span> <span class="n">index_msb</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_X86_HT</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">cpu_index</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">cpuid_level</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">static</span> <span class="kt">int</span> <span class="n">is_initialized</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">is_initialized</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Init num_cache_leaves from boot CPU */</span>
			<span class="n">num_cache_leaves</span> <span class="o">=</span> <span class="n">find_num_cache_leaves</span><span class="p">();</span>
			<span class="n">is_initialized</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/*</span>
<span class="cm">		 * Whenever possible use cpuid(4), deterministic cache</span>
<span class="cm">		 * parameters cpuid leaf to find the cache details</span>
<span class="cm">		 */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_cache_leaves</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">_cpuid4_info_regs</span> <span class="n">this_leaf</span><span class="p">;</span>
			<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

			<span class="n">retval</span> <span class="o">=</span> <span class="n">cpuid4_cache_lookup_regs</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">this_leaf</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">switch</span> <span class="p">(</span><span class="n">this_leaf</span><span class="p">.</span><span class="n">eax</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">level</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">case</span> <span class="mi">1</span>:
					<span class="k">if</span> <span class="p">(</span><span class="n">this_leaf</span><span class="p">.</span><span class="n">eax</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">type</span> <span class="o">==</span>
							<span class="n">CACHE_TYPE_DATA</span><span class="p">)</span>
						<span class="n">new_l1d</span> <span class="o">=</span> <span class="n">this_leaf</span><span class="p">.</span><span class="n">size</span><span class="o">/</span><span class="mi">1024</span><span class="p">;</span>
					<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">this_leaf</span><span class="p">.</span><span class="n">eax</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">type</span> <span class="o">==</span>
							<span class="n">CACHE_TYPE_INST</span><span class="p">)</span>
						<span class="n">new_l1i</span> <span class="o">=</span> <span class="n">this_leaf</span><span class="p">.</span><span class="n">size</span><span class="o">/</span><span class="mi">1024</span><span class="p">;</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="k">case</span> <span class="mi">2</span>:
					<span class="n">new_l2</span> <span class="o">=</span> <span class="n">this_leaf</span><span class="p">.</span><span class="n">size</span><span class="o">/</span><span class="mi">1024</span><span class="p">;</span>
					<span class="n">num_threads_sharing</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">this_leaf</span><span class="p">.</span><span class="n">eax</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">num_threads_sharing</span><span class="p">;</span>
					<span class="n">index_msb</span> <span class="o">=</span> <span class="n">get_count_order</span><span class="p">(</span><span class="n">num_threads_sharing</span><span class="p">);</span>
					<span class="n">l2_id</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">apicid</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">index_msb</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="k">case</span> <span class="mi">3</span>:
					<span class="n">new_l3</span> <span class="o">=</span> <span class="n">this_leaf</span><span class="p">.</span><span class="n">size</span><span class="o">/</span><span class="mi">1024</span><span class="p">;</span>
					<span class="n">num_threads_sharing</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">this_leaf</span><span class="p">.</span><span class="n">eax</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">num_threads_sharing</span><span class="p">;</span>
					<span class="n">index_msb</span> <span class="o">=</span> <span class="n">get_count_order</span><span class="p">(</span>
							<span class="n">num_threads_sharing</span><span class="p">);</span>
					<span class="n">l3_id</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">apicid</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">index_msb</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="nl">default:</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/*</span>
<span class="cm">	 * Don&#39;t use cpuid2 if cpuid4 is supported. For P4, we use cpuid2 for</span>
<span class="cm">	 * trace cache</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">num_cache_leaves</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">15</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">cpuid_level</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* supports eax=2  call */</span>
		<span class="kt">int</span> <span class="n">j</span><span class="p">,</span> <span class="n">n</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">regs</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
		<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">dp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">regs</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">only_trace</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">num_cache_leaves</span> <span class="o">!=</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">15</span><span class="p">)</span>
			<span class="n">only_trace</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="cm">/* Number of times to iterate */</span>
		<span class="n">n</span> <span class="o">=</span> <span class="n">cpuid_eax</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">n</span> <span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cpuid</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">regs</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">regs</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">regs</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>

			<span class="cm">/* If bit 31 is set, this is an unknown format */</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="mi">3</span> <span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">regs</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">))</span>
					<span class="n">regs</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

			<span class="cm">/* Byte 0 is level count, not a descriptor */</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="mi">16</span> <span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">des</span> <span class="o">=</span> <span class="n">dp</span><span class="p">[</span><span class="n">j</span><span class="p">];</span>
				<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

				<span class="cm">/* look up this descriptor in the table */</span>
				<span class="k">while</span> <span class="p">(</span><span class="n">cache_table</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">descriptor</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">cache_table</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">descriptor</span> <span class="o">==</span> <span class="n">des</span><span class="p">)</span> <span class="p">{</span>
						<span class="k">if</span> <span class="p">(</span><span class="n">only_trace</span> <span class="o">&amp;&amp;</span> <span class="n">cache_table</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">cache_type</span> <span class="o">!=</span> <span class="n">LVL_TRACE</span><span class="p">)</span>
							<span class="k">break</span><span class="p">;</span>
						<span class="k">switch</span> <span class="p">(</span><span class="n">cache_table</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">cache_type</span><span class="p">)</span> <span class="p">{</span>
						<span class="k">case</span> <span class="n">LVL_1_INST</span>:
							<span class="n">l1i</span> <span class="o">+=</span> <span class="n">cache_table</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">size</span><span class="p">;</span>
							<span class="k">break</span><span class="p">;</span>
						<span class="k">case</span> <span class="n">LVL_1_DATA</span>:
							<span class="n">l1d</span> <span class="o">+=</span> <span class="n">cache_table</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">size</span><span class="p">;</span>
							<span class="k">break</span><span class="p">;</span>
						<span class="k">case</span> <span class="n">LVL_2</span>:
							<span class="n">l2</span> <span class="o">+=</span> <span class="n">cache_table</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">size</span><span class="p">;</span>
							<span class="k">break</span><span class="p">;</span>
						<span class="k">case</span> <span class="n">LVL_3</span>:
							<span class="n">l3</span> <span class="o">+=</span> <span class="n">cache_table</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">size</span><span class="p">;</span>
							<span class="k">break</span><span class="p">;</span>
						<span class="k">case</span> <span class="n">LVL_TRACE</span>:
							<span class="n">trace</span> <span class="o">+=</span> <span class="n">cache_table</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">size</span><span class="p">;</span>
							<span class="k">break</span><span class="p">;</span>
						<span class="p">}</span>

						<span class="k">break</span><span class="p">;</span>
					<span class="p">}</span>

					<span class="n">k</span><span class="o">++</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">new_l1d</span><span class="p">)</span>
		<span class="n">l1d</span> <span class="o">=</span> <span class="n">new_l1d</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">new_l1i</span><span class="p">)</span>
		<span class="n">l1i</span> <span class="o">=</span> <span class="n">new_l1i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">new_l2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">l2</span> <span class="o">=</span> <span class="n">new_l2</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_X86_HT</span>
		<span class="n">per_cpu</span><span class="p">(</span><span class="n">cpu_llc_id</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="n">l2_id</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">new_l3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">l3</span> <span class="o">=</span> <span class="n">new_l3</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_X86_HT</span>
		<span class="n">per_cpu</span><span class="p">(</span><span class="n">cpu_llc_id</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="n">l3_id</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="p">}</span>

	<span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_cache_size</span> <span class="o">=</span> <span class="n">l3</span> <span class="o">?</span> <span class="n">l3</span> <span class="o">:</span> <span class="p">(</span><span class="n">l2</span> <span class="o">?</span> <span class="n">l2</span> <span class="o">:</span> <span class="p">(</span><span class="n">l1i</span><span class="o">+</span><span class="n">l1d</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">l2</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_SYSFS</span>

<span class="cm">/* pointer to _cpuid4_info array (for each cache leaf) */</span>
<span class="k">static</span> <span class="n">DEFINE_PER_CPU</span><span class="p">(</span><span class="k">struct</span> <span class="n">_cpuid4_info</span> <span class="o">*</span><span class="p">,</span> <span class="n">ici_cpuid4_info</span><span class="p">);</span>
<span class="cp">#define CPUID4_INFO_IDX(x, y)	(&amp;((per_cpu(ici_cpuid4_info, x))[y]))</span>

<span class="cp">#ifdef CONFIG_SMP</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">cache_shared_amd_cpu_map_setup</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">_cpuid4_info</span> <span class="o">*</span><span class="n">this_leaf</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">sibling</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cpu_data</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">index</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">for_each_cpu</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">cpu_llc_shared_mask</span><span class="p">(</span><span class="n">cpu</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_cpuid4_info</span><span class="p">,</span> <span class="n">i</span><span class="p">))</span>
				<span class="k">continue</span><span class="p">;</span>
			<span class="n">this_leaf</span> <span class="o">=</span> <span class="n">CPUID4_INFO_IDX</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>
			<span class="n">for_each_cpu</span><span class="p">(</span><span class="n">sibling</span><span class="p">,</span> <span class="n">cpu_llc_shared_mask</span><span class="p">(</span><span class="n">cpu</span><span class="p">))</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_online</span><span class="p">(</span><span class="n">sibling</span><span class="p">))</span>
					<span class="k">continue</span><span class="p">;</span>
				<span class="n">set_bit</span><span class="p">(</span><span class="n">sibling</span><span class="p">,</span> <span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">shared_cpu_map</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mh">0x15</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">index</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">index</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">for_each_cpu</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">cpu_sibling_mask</span><span class="p">(</span><span class="n">cpu</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_cpuid4_info</span><span class="p">,</span> <span class="n">i</span><span class="p">))</span>
				<span class="k">continue</span><span class="p">;</span>
			<span class="n">this_leaf</span> <span class="o">=</span> <span class="n">CPUID4_INFO_IDX</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>
			<span class="n">for_each_cpu</span><span class="p">(</span><span class="n">sibling</span><span class="p">,</span> <span class="n">cpu_sibling_mask</span><span class="p">(</span><span class="n">cpu</span><span class="p">))</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_online</span><span class="p">(</span><span class="n">sibling</span><span class="p">))</span>
					<span class="k">continue</span><span class="p">;</span>
				<span class="n">set_bit</span><span class="p">(</span><span class="n">sibling</span><span class="p">,</span> <span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">shared_cpu_map</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">cache_shared_cpu_map_setup</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">_cpuid4_info</span> <span class="o">*</span><span class="n">this_leaf</span><span class="p">,</span> <span class="o">*</span><span class="n">sibling_leaf</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">num_threads_sharing</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index_msb</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cpu_data</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_vendor</span> <span class="o">==</span> <span class="n">X86_VENDOR_AMD</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cache_shared_amd_cpu_map_setup</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">index</span><span class="p">))</span>
			<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">this_leaf</span> <span class="o">=</span> <span class="n">CPUID4_INFO_IDX</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>
	<span class="n">num_threads_sharing</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">eax</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">num_threads_sharing</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">num_threads_sharing</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">cpumask_set_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">to_cpumask</span><span class="p">(</span><span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">shared_cpu_map</span><span class="p">));</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">index_msb</span> <span class="o">=</span> <span class="n">get_count_order</span><span class="p">(</span><span class="n">num_threads_sharing</span><span class="p">);</span>

		<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cpu_data</span><span class="p">(</span><span class="n">i</span><span class="p">).</span><span class="n">apicid</span> <span class="o">&gt;&gt;</span> <span class="n">index_msb</span> <span class="o">==</span>
			    <span class="n">c</span><span class="o">-&gt;</span><span class="n">apicid</span> <span class="o">&gt;&gt;</span> <span class="n">index_msb</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">cpumask_set_cpu</span><span class="p">(</span><span class="n">i</span><span class="p">,</span>
					<span class="n">to_cpumask</span><span class="p">(</span><span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">shared_cpu_map</span><span class="p">));</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">!=</span> <span class="n">cpu</span> <span class="o">&amp;&amp;</span> <span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_cpuid4_info</span><span class="p">,</span> <span class="n">i</span><span class="p">))</span>  <span class="p">{</span>
					<span class="n">sibling_leaf</span> <span class="o">=</span>
						<span class="n">CPUID4_INFO_IDX</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>
					<span class="n">cpumask_set_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">to_cpumask</span><span class="p">(</span>
						<span class="n">sibling_leaf</span><span class="o">-&gt;</span><span class="n">shared_cpu_map</span><span class="p">));</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">cache_remove_shared_cpu_map</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">_cpuid4_info</span>	<span class="o">*</span><span class="n">this_leaf</span><span class="p">,</span> <span class="o">*</span><span class="n">sibling_leaf</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">sibling</span><span class="p">;</span>

	<span class="n">this_leaf</span> <span class="o">=</span> <span class="n">CPUID4_INFO_IDX</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>
	<span class="n">for_each_cpu</span><span class="p">(</span><span class="n">sibling</span><span class="p">,</span> <span class="n">to_cpumask</span><span class="p">(</span><span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">shared_cpu_map</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">sibling_leaf</span> <span class="o">=</span> <span class="n">CPUID4_INFO_IDX</span><span class="p">(</span><span class="n">sibling</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>
		<span class="n">cpumask_clear_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span>
				  <span class="n">to_cpumask</span><span class="p">(</span><span class="n">sibling_leaf</span><span class="o">-&gt;</span><span class="n">shared_cpu_map</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">cache_shared_cpu_map_setup</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">cache_remove_shared_cpu_map</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">free_cache_attributes</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_cache_leaves</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">cache_remove_shared_cpu_map</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="n">kfree</span><span class="p">(</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_cpuid4_info</span><span class="p">,</span> <span class="n">cpu</span><span class="p">));</span>
	<span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_cpuid4_info</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">get_cpu_leaves</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">_retval</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">j</span><span class="p">,</span> <span class="o">*</span><span class="n">retval</span> <span class="o">=</span> <span class="n">_retval</span><span class="p">,</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>

	<span class="cm">/* Do cpuid and store the results */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">num_cache_leaves</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">_cpuid4_info</span> <span class="o">*</span><span class="n">this_leaf</span> <span class="o">=</span> <span class="n">CPUID4_INFO_IDX</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">j</span><span class="p">);</span>

		<span class="o">*</span><span class="n">retval</span> <span class="o">=</span> <span class="n">cpuid4_cache_lookup_regs</span><span class="p">(</span><span class="n">j</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">*</span><span class="n">retval</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">j</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
				<span class="n">cache_remove_shared_cpu_map</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">cache_shared_cpu_map_setup</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">j</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">detect_cache_attributes</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span>			<span class="n">retval</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">num_cache_leaves</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>

	<span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_cpuid4_info</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span>
	    <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">_cpuid4_info</span><span class="p">)</span> <span class="o">*</span> <span class="n">num_cache_leaves</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_cpuid4_info</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">smp_call_function_single</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">get_cpu_leaves</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">retval</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_cpuid4_info</span><span class="p">,</span> <span class="n">cpu</span><span class="p">));</span>
		<span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_cpuid4_info</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#include &lt;linux/kobject.h&gt;</span>
<span class="cp">#include &lt;linux/sysfs.h&gt;</span>
<span class="cp">#include &lt;linux/cpu.h&gt;</span>

<span class="cm">/* pointer to kobject for cpuX/cache */</span>
<span class="k">static</span> <span class="n">DEFINE_PER_CPU</span><span class="p">(</span><span class="k">struct</span> <span class="n">kobject</span> <span class="o">*</span><span class="p">,</span> <span class="n">ici_cache_kobject</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">_index_kobject</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">kobject</span> <span class="n">kobj</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">index</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* pointer to array of kobjects for cpuX/cache/indexY */</span>
<span class="k">static</span> <span class="n">DEFINE_PER_CPU</span><span class="p">(</span><span class="k">struct</span> <span class="n">_index_kobject</span> <span class="o">*</span><span class="p">,</span> <span class="n">ici_index_kobject</span><span class="p">);</span>
<span class="cp">#define INDEX_KOBJECT_PTR(x, y)		(&amp;((per_cpu(ici_index_kobject, x))[y]))</span>

<span class="cp">#define show_one_plus(file_name, object, val)				\</span>
<span class="cp">static ssize_t show_##file_name(struct _cpuid4_info *this_leaf, char *buf, \</span>
<span class="cp">				unsigned int cpu)			\</span>
<span class="cp">{									\</span>
<span class="cp">	return sprintf(buf, &quot;%lu\n&quot;, (unsigned long)this_leaf-&gt;object + val); \</span>
<span class="cp">}</span>

<span class="n">show_one_plus</span><span class="p">(</span><span class="n">level</span><span class="p">,</span> <span class="n">base</span><span class="p">.</span><span class="n">eax</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">level</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="n">show_one_plus</span><span class="p">(</span><span class="n">coherency_line_size</span><span class="p">,</span> <span class="n">base</span><span class="p">.</span><span class="n">ebx</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">coherency_line_size</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="n">show_one_plus</span><span class="p">(</span><span class="n">physical_line_partition</span><span class="p">,</span> <span class="n">base</span><span class="p">.</span><span class="n">ebx</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">physical_line_partition</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="n">show_one_plus</span><span class="p">(</span><span class="n">ways_of_associativity</span><span class="p">,</span> <span class="n">base</span><span class="p">.</span><span class="n">ebx</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">ways_of_associativity</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="n">show_one_plus</span><span class="p">(</span><span class="n">number_of_sets</span><span class="p">,</span> <span class="n">base</span><span class="p">.</span><span class="n">ecx</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">number_of_sets</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">show_size</span><span class="p">(</span><span class="k">struct</span> <span class="n">_cpuid4_info</span> <span class="o">*</span><span class="n">this_leaf</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;%luK</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">size</span> <span class="o">/</span> <span class="mi">1024</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">show_shared_cpu_map_func</span><span class="p">(</span><span class="k">struct</span> <span class="n">_cpuid4_info</span> <span class="o">*</span><span class="n">this_leaf</span><span class="p">,</span>
					<span class="kt">int</span> <span class="n">type</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">ptrdiff_t</span> <span class="n">len</span> <span class="o">=</span> <span class="n">PTR_ALIGN</span><span class="p">(</span><span class="n">buf</span> <span class="o">+</span> <span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">)</span> <span class="o">-</span> <span class="n">buf</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">n</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">mask</span><span class="p">;</span>

		<span class="n">mask</span> <span class="o">=</span> <span class="n">to_cpumask</span><span class="p">(</span><span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">shared_cpu_map</span><span class="p">);</span>
		<span class="n">n</span> <span class="o">=</span> <span class="n">type</span> <span class="o">?</span>
			<span class="n">cpulist_scnprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">len</span><span class="o">-</span><span class="mi">2</span><span class="p">,</span> <span class="n">mask</span><span class="p">)</span> <span class="o">:</span>
			<span class="n">cpumask_scnprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">len</span><span class="o">-</span><span class="mi">2</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
		<span class="n">buf</span><span class="p">[</span><span class="n">n</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="sc">&#39;\n&#39;</span><span class="p">;</span>
		<span class="n">buf</span><span class="p">[</span><span class="n">n</span><span class="p">]</span> <span class="o">=</span> <span class="sc">&#39;\0&#39;</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">n</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">ssize_t</span> <span class="nf">show_shared_cpu_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">_cpuid4_info</span> <span class="o">*</span><span class="n">leaf</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
					  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">show_shared_cpu_map_func</span><span class="p">(</span><span class="n">leaf</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">ssize_t</span> <span class="nf">show_shared_cpu_list</span><span class="p">(</span><span class="k">struct</span> <span class="n">_cpuid4_info</span> <span class="o">*</span><span class="n">leaf</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
					   <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">show_shared_cpu_map_func</span><span class="p">(</span><span class="n">leaf</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">show_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">_cpuid4_info</span> <span class="o">*</span><span class="n">this_leaf</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">eax</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CACHE_TYPE_DATA</span>:
		<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;Data</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">CACHE_TYPE_INST</span>:
		<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;Instruction</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">CACHE_TYPE_UNIFIED</span>:
		<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;Unified</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;Unknown</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#define to_object(k)	container_of(k, struct _index_kobject, kobj)</span>
<span class="cp">#define to_attr(a)	container_of(a, struct _cache_attr, attr)</span>

<span class="cp">#define define_one_ro(_name) \</span>
<span class="cp">static struct _cache_attr _name = \</span>
<span class="cp">	__ATTR(_name, 0444, show_##_name, NULL)</span>

<span class="n">define_one_ro</span><span class="p">(</span><span class="n">level</span><span class="p">);</span>
<span class="n">define_one_ro</span><span class="p">(</span><span class="n">type</span><span class="p">);</span>
<span class="n">define_one_ro</span><span class="p">(</span><span class="n">coherency_line_size</span><span class="p">);</span>
<span class="n">define_one_ro</span><span class="p">(</span><span class="n">physical_line_partition</span><span class="p">);</span>
<span class="n">define_one_ro</span><span class="p">(</span><span class="n">ways_of_associativity</span><span class="p">);</span>
<span class="n">define_one_ro</span><span class="p">(</span><span class="n">number_of_sets</span><span class="p">);</span>
<span class="n">define_one_ro</span><span class="p">(</span><span class="n">size</span><span class="p">);</span>
<span class="n">define_one_ro</span><span class="p">(</span><span class="n">shared_cpu_map</span><span class="p">);</span>
<span class="n">define_one_ro</span><span class="p">(</span><span class="n">shared_cpu_list</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">attribute</span> <span class="o">*</span><span class="n">default_attrs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">type</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">level</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">coherency_line_size</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">physical_line_partition</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ways_of_associativity</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">number_of_sets</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">size</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">shared_cpu_map</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">shared_cpu_list</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="nb">NULL</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_AMD_NB</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">attribute</span> <span class="o">**</span> <span class="n">__cpuinit</span> <span class="nf">amd_l3_attrs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">struct</span> <span class="n">attribute</span> <span class="o">**</span><span class="n">attrs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">n</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">attrs</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">attrs</span><span class="p">;</span>

	<span class="n">n</span> <span class="o">=</span> <span class="k">sizeof</span> <span class="p">(</span><span class="n">default_attrs</span><span class="p">)</span> <span class="o">/</span> <span class="k">sizeof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">attribute</span> <span class="o">*</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">amd_nb_has_feature</span><span class="p">(</span><span class="n">AMD_NB_L3_INDEX_DISABLE</span><span class="p">))</span>
		<span class="n">n</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">amd_nb_has_feature</span><span class="p">(</span><span class="n">AMD_NB_L3_PARTITIONING</span><span class="p">))</span>
		<span class="n">n</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">attrs</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="n">n</span> <span class="o">*</span> <span class="k">sizeof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">attribute</span> <span class="o">*</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">attrs</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">attrs</span> <span class="o">=</span> <span class="n">default_attrs</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">n</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">default_attrs</span><span class="p">[</span><span class="n">n</span><span class="p">];</span> <span class="n">n</span><span class="o">++</span><span class="p">)</span>
		<span class="n">attrs</span><span class="p">[</span><span class="n">n</span><span class="p">]</span> <span class="o">=</span> <span class="n">default_attrs</span><span class="p">[</span><span class="n">n</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">amd_nb_has_feature</span><span class="p">(</span><span class="n">AMD_NB_L3_INDEX_DISABLE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">attrs</span><span class="p">[</span><span class="n">n</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cache_disable_0</span><span class="p">.</span><span class="n">attr</span><span class="p">;</span>
		<span class="n">attrs</span><span class="p">[</span><span class="n">n</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cache_disable_1</span><span class="p">.</span><span class="n">attr</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">amd_nb_has_feature</span><span class="p">(</span><span class="n">AMD_NB_L3_PARTITIONING</span><span class="p">))</span>
		<span class="n">attrs</span><span class="p">[</span><span class="n">n</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">subcaches</span><span class="p">.</span><span class="n">attr</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">attrs</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">show</span><span class="p">(</span><span class="k">struct</span> <span class="n">kobject</span> <span class="o">*</span><span class="n">kobj</span><span class="p">,</span> <span class="k">struct</span> <span class="n">attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">_cache_attr</span> <span class="o">*</span><span class="n">fattr</span> <span class="o">=</span> <span class="n">to_attr</span><span class="p">(</span><span class="n">attr</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">_index_kobject</span> <span class="o">*</span><span class="n">this_leaf</span> <span class="o">=</span> <span class="n">to_object</span><span class="p">(</span><span class="n">kobj</span><span class="p">);</span>
	<span class="kt">ssize_t</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">fattr</span><span class="o">-&gt;</span><span class="n">show</span> <span class="o">?</span>
		<span class="n">fattr</span><span class="o">-&gt;</span><span class="n">show</span><span class="p">(</span><span class="n">CPUID4_INFO_IDX</span><span class="p">(</span><span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">cpu</span><span class="p">,</span> <span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">),</span>
			<span class="n">buf</span><span class="p">,</span> <span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">cpu</span><span class="p">)</span> <span class="o">:</span>
		<span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">store</span><span class="p">(</span><span class="k">struct</span> <span class="n">kobject</span> <span class="o">*</span><span class="n">kobj</span><span class="p">,</span> <span class="k">struct</span> <span class="n">attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
		     <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">_cache_attr</span> <span class="o">*</span><span class="n">fattr</span> <span class="o">=</span> <span class="n">to_attr</span><span class="p">(</span><span class="n">attr</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">_index_kobject</span> <span class="o">*</span><span class="n">this_leaf</span> <span class="o">=</span> <span class="n">to_object</span><span class="p">(</span><span class="n">kobj</span><span class="p">);</span>
	<span class="kt">ssize_t</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">fattr</span><span class="o">-&gt;</span><span class="n">store</span> <span class="o">?</span>
		<span class="n">fattr</span><span class="o">-&gt;</span><span class="n">store</span><span class="p">(</span><span class="n">CPUID4_INFO_IDX</span><span class="p">(</span><span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">cpu</span><span class="p">,</span> <span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">),</span>
			<span class="n">buf</span><span class="p">,</span> <span class="n">count</span><span class="p">,</span> <span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">cpu</span><span class="p">)</span> <span class="o">:</span>
		<span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sysfs_ops</span> <span class="n">sysfs_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">show</span>   <span class="o">=</span> <span class="n">show</span><span class="p">,</span>
	<span class="p">.</span><span class="n">store</span>  <span class="o">=</span> <span class="n">store</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">kobj_type</span> <span class="n">ktype_cache</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sysfs_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sysfs_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">default_attrs</span>	<span class="o">=</span> <span class="n">default_attrs</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">kobj_type</span> <span class="n">ktype_percpu_entry</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sysfs_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sysfs_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">cpuid4_cache_sysfs_exit</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_cache_kobject</span><span class="p">,</span> <span class="n">cpu</span><span class="p">));</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_index_kobject</span><span class="p">,</span> <span class="n">cpu</span><span class="p">));</span>
	<span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_cache_kobject</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_index_kobject</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">free_cache_attributes</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">cpuid4_cache_sysfs_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">num_cache_leaves</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">detect_cache_attributes</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="cm">/* Allocate all required memory */</span>
	<span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_cache_kobject</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)</span> <span class="o">=</span>
		<span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">kobject</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_cache_kobject</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">err_out</span><span class="p">;</span>

	<span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_index_kobject</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span>
	    <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">_index_kobject</span><span class="p">)</span> <span class="o">*</span> <span class="n">num_cache_leaves</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_index_kobject</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">err_out</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_out:</span>
	<span class="n">cpuid4_cache_sysfs_exit</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">DECLARE_BITMAP</span><span class="p">(</span><span class="n">cache_dev_map</span><span class="p">,</span> <span class="n">NR_CPUS</span><span class="p">);</span>

<span class="cm">/* Add/Remove cache interface for CPU device */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">cache_add_dev</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">_index_kobject</span> <span class="o">*</span><span class="n">this_object</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">_cpuid4_info</span>   <span class="o">*</span><span class="n">this_leaf</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="n">cpuid4_cache_sysfs_init</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">retval</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="n">kobject_init_and_add</span><span class="p">(</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_cache_kobject</span><span class="p">,</span> <span class="n">cpu</span><span class="p">),</span>
				      <span class="o">&amp;</span><span class="n">ktype_percpu_entry</span><span class="p">,</span>
				      <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">kobj</span><span class="p">,</span> <span class="s">&quot;%s&quot;</span><span class="p">,</span> <span class="s">&quot;cache&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cpuid4_cache_sysfs_exit</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_cache_leaves</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">this_object</span> <span class="o">=</span> <span class="n">INDEX_KOBJECT_PTR</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">this_object</span><span class="o">-&gt;</span><span class="n">cpu</span> <span class="o">=</span> <span class="n">cpu</span><span class="p">;</span>
		<span class="n">this_object</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>

		<span class="n">this_leaf</span> <span class="o">=</span> <span class="n">CPUID4_INFO_IDX</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

		<span class="n">ktype_cache</span><span class="p">.</span><span class="n">default_attrs</span> <span class="o">=</span> <span class="n">default_attrs</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_AMD_NB</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">this_leaf</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">nb</span><span class="p">)</span>
			<span class="n">ktype_cache</span><span class="p">.</span><span class="n">default_attrs</span> <span class="o">=</span> <span class="n">amd_l3_attrs</span><span class="p">();</span>
<span class="cp">#endif</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">kobject_init_and_add</span><span class="p">(</span><span class="o">&amp;</span><span class="p">(</span><span class="n">this_object</span><span class="o">-&gt;</span><span class="n">kobj</span><span class="p">),</span>
					      <span class="o">&amp;</span><span class="n">ktype_cache</span><span class="p">,</span>
					      <span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_cache_kobject</span><span class="p">,</span> <span class="n">cpu</span><span class="p">),</span>
					      <span class="s">&quot;index%1lu&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">retval</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">i</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span>
				<span class="n">kobject_put</span><span class="p">(</span><span class="o">&amp;</span><span class="p">(</span><span class="n">INDEX_KOBJECT_PTR</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">j</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">kobj</span><span class="p">));</span>
			<span class="n">kobject_put</span><span class="p">(</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_cache_kobject</span><span class="p">,</span> <span class="n">cpu</span><span class="p">));</span>
			<span class="n">cpuid4_cache_sysfs_exit</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">kobject_uevent</span><span class="p">(</span><span class="o">&amp;</span><span class="p">(</span><span class="n">this_object</span><span class="o">-&gt;</span><span class="n">kobj</span><span class="p">),</span> <span class="n">KOBJ_ADD</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">cpumask_set_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">to_cpumask</span><span class="p">(</span><span class="n">cache_dev_map</span><span class="p">));</span>

	<span class="n">kobject_uevent</span><span class="p">(</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_cache_kobject</span><span class="p">,</span> <span class="n">cpu</span><span class="p">),</span> <span class="n">KOBJ_ADD</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">cache_remove_dev</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_cpuid4_info</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">to_cpumask</span><span class="p">(</span><span class="n">cache_dev_map</span><span class="p">)))</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">cpumask_clear_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">to_cpumask</span><span class="p">(</span><span class="n">cache_dev_map</span><span class="p">));</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_cache_leaves</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">kobject_put</span><span class="p">(</span><span class="o">&amp;</span><span class="p">(</span><span class="n">INDEX_KOBJECT_PTR</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">kobj</span><span class="p">));</span>
	<span class="n">kobject_put</span><span class="p">(</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">ici_cache_kobject</span><span class="p">,</span> <span class="n">cpu</span><span class="p">));</span>
	<span class="n">cpuid4_cache_sysfs_exit</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">cacheinfo_cpu_callback</span><span class="p">(</span><span class="k">struct</span> <span class="n">notifier_block</span> <span class="o">*</span><span class="n">nfb</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">action</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">hcpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">hcpu</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">dev</span> <span class="o">=</span> <span class="n">get_cpu_device</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">action</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_ONLINE</span>:
	<span class="k">case</span> <span class="n">CPU_ONLINE_FROZEN</span>:
		<span class="n">cache_add_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPU_DEAD</span>:
	<span class="k">case</span> <span class="n">CPU_DEAD_FROZEN</span>:
		<span class="n">cache_remove_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">NOTIFY_OK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">notifier_block</span> <span class="n">__cpuinitdata</span> <span class="n">cacheinfo_cpu_notifier</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">notifier_call</span> <span class="o">=</span> <span class="n">cacheinfo_cpu_callback</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">cache_sysfs_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">num_cache_leaves</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">get_cpu_device</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>

		<span class="n">err</span> <span class="o">=</span> <span class="n">cache_add_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">register_hotcpu_notifier</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cacheinfo_cpu_notifier</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">device_initcall</span><span class="p">(</span><span class="n">cache_sysfs_init</span><span class="p">);</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
