##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_SAR_Seq_2_IntClock
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_Seq_2_IntClock:R)
		5.3::Critical Path Report for (ADC_SAR_Seq_2_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (ADC_SAR_Seq_2_IntClock:R vs. ADC_SAR_Seq_2_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 23
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                    | Target: 64.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                    | Target: 64.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                    | Target: 0.41 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                    | Target: 0.41 MHz    | 
Clock: ADC_SAR_1_theACLK                     | N/A                    | Target: 1.21 MHz    | 
Clock: ADC_SAR_1_theACLK(routed)             | N/A                    | Target: 1.20 MHz    | 
Clock: ADC_SAR_Seq_2_IntClock                | Frequency: 27.02 MHz   | Target: 1.60 MHz    | 
Clock: ADC_SAR_Seq_2_IntClock(routed)        | N/A                    | Target: 1.60 MHz    | 
Clock: Clock_3                               | N/A                    | Target: 0.05 MHz    | 
Clock: Clock_3(fixed-function)               | N/A                    | Target: 0.05 MHz    | 
Clock: Clock_4                               | N/A                    | Target: 0.00 MHz    | 
Clock: Clock_4(fixed-function)               | N/A                    | Target: 0.00 MHz    | 
Clock: Clock_5                               | N/A                    | Target: 32.00 MHz   | 
Clock: Clock_5(fixed-function)               | N/A                    | Target: 32.00 MHz   | 
Clock: CyBUS_CLK                             | Frequency: 114.89 MHz  | Target: 64.00 MHz   | 
Clock: CyBUS_CLK(routed)                     | N/A                    | Target: 64.00 MHz   | 
Clock: CyILO                                 | N/A                    | Target: 0.10 MHz    | 
Clock: CyIMO                                 | N/A                    | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                          | N/A                    | Target: 64.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                    | Target: 64.00 MHz   | 
Clock: CyXTAL                                | N/A                    | Target: 24.00 MHz   | 
Clock: CyXTAL_32kHz                          | N/A                    | Target: 0.03 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                    | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_SAR_Seq_2_IntClock  ADC_SAR_Seq_2_IntClock  625000           587990      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_SAR_Seq_2_IntClock  CyBUS_CLK               15625            7531        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               ADC_SAR_Seq_2_IntClock  15625            8179        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               CyBUS_CLK               15625            6921        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name            Clock to Out  Clock Name:Phase           
-------------------  ------------  -------------------------  
Buzzer(0)_PAD        20521         Clock_4(fixed-function):R  
Curr_control(0)_PAD  25507         Clock_5(fixed-function):R  
Fault(0)_PAD         30500         CyBUS_CLK:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_SAR_Seq_2_IntClock
****************************************************
Clock: ADC_SAR_Seq_2_IntClock
Frequency: 27.02 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 587990p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33500
-------------------------------------   ----- 
End-of-path arrival time (ps)           33500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell22  12432  33500  587990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell22         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 114.89 MHz | Target: 64.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_RS:Sync:ctrl_reg\/control_1
Path End       : cy_srff_1/main_2
Capture Clock  : cy_srff_1/clock_0
Path slack     : 6921p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5194
-------------------------------------   ---- 
End-of-path arrival time (ps)           5194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_RS:Sync:ctrl_reg\/busclk                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_RS:Sync:ctrl_reg\/control_1  controlcell1   2050   2050   6921  RISE       1
cy_srff_1/main_2                      macrocell10    3144   5194   6921  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell10         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_RS:Sync:ctrl_reg\/control_1
Path End       : cy_srff_1/main_2
Capture Clock  : cy_srff_1/clock_0
Path slack     : 6921p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5194
-------------------------------------   ---- 
End-of-path arrival time (ps)           5194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_RS:Sync:ctrl_reg\/busclk                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_RS:Sync:ctrl_reg\/control_1  controlcell1   2050   2050   6921  RISE       1
cy_srff_1/main_2                      macrocell10    3144   5194   6921  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell10         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_Seq_2_IntClock:R)
************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_806/main_0
Capture Clock  : Net_806/clock_0
Path slack     : 8179p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#40 vs. ADC_SAR_Seq_2_IntClock:R#2)   15625
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell82         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell82   1250   1250   8179  RISE       1
Net_806/main_0                              macrocell81   2686   3936   8179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_806/clock_0                                            macrocell81         0      0  RISE       1


5.3::Critical Path Report for (ADC_SAR_Seq_2_IntClock:R vs. CyBUS_CLK:R)
************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_806/q
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 7531p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_806/clock_0                                            macrocell81         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_806/q                                        macrocell81   1250   1250   7531  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell82   3334   4584   7531  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell82         0      0  RISE       1


5.4::Critical Path Report for (ADC_SAR_Seq_2_IntClock:R vs. ADC_SAR_Seq_2_IntClock:R)
*************************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 587990p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33500
-------------------------------------   ----- 
End-of-path arrival time (ps)           33500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell22  12432  33500  587990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell22         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_RS:Sync:ctrl_reg\/control_1
Path End       : cy_srff_1/main_2
Capture Clock  : cy_srff_1/clock_0
Path slack     : 6921p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5194
-------------------------------------   ---- 
End-of-path arrival time (ps)           5194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_RS:Sync:ctrl_reg\/busclk                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_RS:Sync:ctrl_reg\/control_1  controlcell1   2050   2050   6921  RISE       1
cy_srff_1/main_2                      macrocell10    3144   5194   6921  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell10         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_806/q
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 7531p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_806/clock_0                                            macrocell81         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_806/q                                        macrocell81   1250   1250   7531  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell82   3334   4584   7531  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell82         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_RS:Sync:ctrl_reg\/control_0
Path End       : cy_srff_1/main_5
Capture Clock  : cy_srff_1/clock_0
Path slack     : 7820p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4295
-------------------------------------   ---- 
End-of-path arrival time (ps)           4295
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_RS:Sync:ctrl_reg\/busclk                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_RS:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   7820  RISE       1
cy_srff_1/main_5                      macrocell10    2245   4295   7820  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell10         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_4
Capture Clock  : cy_srff_1/clock_0
Path slack     : 8008p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell10   1250   1250   8008  RISE       1
cy_srff_1/main_4  macrocell10   2857   4107   8008  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell10         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_806/main_0
Capture Clock  : Net_806/clock_0
Path slack     : 8179p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#40 vs. ADC_SAR_Seq_2_IntClock:R#2)   15625
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell82         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell82   1250   1250   8179  RISE       1
Net_806/main_0                              macrocell81   2686   3936   8179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_806/clock_0                                            macrocell81         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 8179p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#40 vs. ADC_SAR_Seq_2_IntClock:R#2)   15625
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell82         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell82   1250   1250   8179  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/main_0     macrocell83   2686   3936   8179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 8187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell82         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell82   1250   1250   8187  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell82   2678   3928   8187  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell82         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 8822p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3293
-------------------------------------   ---- 
End-of-path arrival time (ps)           3293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/clock                  synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/out         synccell      1020   1020   8822  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell82   2273   3293   8822  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell82         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 587990p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33500
-------------------------------------   ----- 
End-of-path arrival time (ps)           33500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell22  12432  33500  587990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell22         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 587990p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33500
-------------------------------------   ----- 
End-of-path arrival time (ps)           33500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell39  12432  33500  587990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell39         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 587990p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33500
-------------------------------------   ----- 
End-of-path arrival time (ps)           33500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell72  12432  33500  587990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell72         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 587990p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33500
-------------------------------------   ----- 
End-of-path arrival time (ps)           33500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell76  12432  33500  587990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell76         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 588009p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33481
-------------------------------------   ----- 
End-of-path arrival time (ps)           33481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell46  12413  33481  588009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell46         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 588009p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33481
-------------------------------------   ----- 
End-of-path arrival time (ps)           33481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell48  12413  33481  588009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell48         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 588009p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33481
-------------------------------------   ----- 
End-of-path arrival time (ps)           33481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell60  12413  33481  588009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell60         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 588009p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33481
-------------------------------------   ----- 
End-of-path arrival time (ps)           33481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell75  12413  33481  588009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell75         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 588668p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32822
-------------------------------------   ----- 
End-of-path arrival time (ps)           32822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell33  11754  32822  588668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell33         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 588668p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32822
-------------------------------------   ----- 
End-of-path arrival time (ps)           32822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell51  11754  32822  588668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell51         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 588668p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32822
-------------------------------------   ----- 
End-of-path arrival time (ps)           32822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell68  11754  32822  588668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell68         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 588668p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32822
-------------------------------------   ----- 
End-of-path arrival time (ps)           32822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell78  11754  32822  588668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell78         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 589172p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32318
-------------------------------------   ----- 
End-of-path arrival time (ps)           32318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell18  11250  32318  589172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell18         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 589172p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32318
-------------------------------------   ----- 
End-of-path arrival time (ps)           32318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell30  11250  32318  589172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell30         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 589172p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32318
-------------------------------------   ----- 
End-of-path arrival time (ps)           32318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell32  11250  32318  589172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell32         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 589172p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32318
-------------------------------------   ----- 
End-of-path arrival time (ps)           32318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell80  11250  32318  589172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell80         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 589648p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31842
-------------------------------------   ----- 
End-of-path arrival time (ps)           31842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell19  10774  31842  589648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell19         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 589648p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31842
-------------------------------------   ----- 
End-of-path arrival time (ps)           31842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell34  10774  31842  589648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell34         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 589648p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31842
-------------------------------------   ----- 
End-of-path arrival time (ps)           31842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell36  10774  31842  589648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell36         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 589648p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31842
-------------------------------------   ----- 
End-of-path arrival time (ps)           31842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell54  10774  31842  589648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell54         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 589660p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31830
-------------------------------------   ----- 
End-of-path arrival time (ps)           31830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell20  10762  31830  589660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell20         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 589660p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31830
-------------------------------------   ----- 
End-of-path arrival time (ps)           31830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell31  10762  31830  589660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell31         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 589660p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31830
-------------------------------------   ----- 
End-of-path arrival time (ps)           31830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell52  10762  31830  589660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell52         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 590341p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31149
-------------------------------------   ----- 
End-of-path arrival time (ps)           31149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell28  10081  31149  590341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell28         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 590341p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31149
-------------------------------------   ----- 
End-of-path arrival time (ps)           31149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell40  10081  31149  590341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell40         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 590341p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31149
-------------------------------------   ----- 
End-of-path arrival time (ps)           31149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell45  10081  31149  590341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell45         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 590341p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31149
-------------------------------------   ----- 
End-of-path arrival time (ps)           31149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell62  10081  31149  590341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell62         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 590889p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30601
-------------------------------------   ----- 
End-of-path arrival time (ps)           30601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell17   9533  30601  590889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell17         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 590889p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30601
-------------------------------------   ----- 
End-of-path arrival time (ps)           30601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell49   9533  30601  590889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell49         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 590889p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30601
-------------------------------------   ----- 
End-of-path arrival time (ps)           30601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell55   9533  30601  590889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell55         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 590889p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30601
-------------------------------------   ----- 
End-of-path arrival time (ps)           30601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell79   9533  30601  590889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell79         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 591503p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29987
-------------------------------------   ----- 
End-of-path arrival time (ps)           29987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell29   8919  29987  591503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell29         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 591503p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29987
-------------------------------------   ----- 
End-of-path arrival time (ps)           29987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell63   8919  29987  591503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell63         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 591518p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29972
-------------------------------------   ----- 
End-of-path arrival time (ps)           29972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell24   8904  29972  591518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell24         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 591518p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29972
-------------------------------------   ----- 
End-of-path arrival time (ps)           29972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell26   8904  29972  591518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell26         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 591518p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29972
-------------------------------------   ----- 
End-of-path arrival time (ps)           29972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell53   8904  29972  591518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell53         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 591684p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29806
-------------------------------------   ----- 
End-of-path arrival time (ps)           29806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell27   8738  29806  591684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell27         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 591684p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29806
-------------------------------------   ----- 
End-of-path arrival time (ps)           29806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell35   8738  29806  591684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell35         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 591684p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29806
-------------------------------------   ----- 
End-of-path arrival time (ps)           29806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell73   8738  29806  591684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell73         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 592267p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29223
-------------------------------------   ----- 
End-of-path arrival time (ps)           29223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell25   8155  29223  592267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell25         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 592267p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29223
-------------------------------------   ----- 
End-of-path arrival time (ps)           29223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell50   8155  29223  592267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell50         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 592267p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29223
-------------------------------------   ----- 
End-of-path arrival time (ps)           29223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell59   8155  29223  592267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell59         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 592267p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29223
-------------------------------------   ----- 
End-of-path arrival time (ps)           29223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell70   8155  29223  592267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell70         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 593545p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27945
-------------------------------------   ----- 
End-of-path arrival time (ps)           27945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell56   6877  27945  593545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell56         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 593545p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27945
-------------------------------------   ----- 
End-of-path arrival time (ps)           27945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell69   6877  27945  593545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell69         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 593549p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27941
-------------------------------------   ----- 
End-of-path arrival time (ps)           27941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell38   6873  27941  593549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell38         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 593549p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27941
-------------------------------------   ----- 
End-of-path arrival time (ps)           27941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell58   6873  27941  593549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell58         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 593549p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27941
-------------------------------------   ----- 
End-of-path arrival time (ps)           27941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell65   6873  27941  593549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell65         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 593549p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27941
-------------------------------------   ----- 
End-of-path arrival time (ps)           27941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell67   6873  27941  593549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell67         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 594138p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27352
-------------------------------------   ----- 
End-of-path arrival time (ps)           27352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell37   6284  27352  594138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell37         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 594138p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27352
-------------------------------------   ----- 
End-of-path arrival time (ps)           27352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell41   6284  27352  594138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell41         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 594138p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27352
-------------------------------------   ----- 
End-of-path arrival time (ps)           27352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell42   6284  27352  594138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell42         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 594138p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27352
-------------------------------------   ----- 
End-of-path arrival time (ps)           27352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell77   6284  27352  594138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell77         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 596834p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24656
-------------------------------------   ----- 
End-of-path arrival time (ps)           24656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell66   3588  24656  596834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell66         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 596838p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24652
-------------------------------------   ----- 
End-of-path arrival time (ps)           24652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell21   3584  24652  596838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell21         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 596838p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24652
-------------------------------------   ----- 
End-of-path arrival time (ps)           24652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell47   3584  24652  596838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell47         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 596838p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24652
-------------------------------------   ----- 
End-of-path arrival time (ps)           24652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell61   3584  24652  596838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell61         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 596838p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24652
-------------------------------------   ----- 
End-of-path arrival time (ps)           24652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell71   3584  24652  596838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell71         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 596975p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24515
-------------------------------------   ----- 
End-of-path arrival time (ps)           24515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell23   3447  24515  596975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell23         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 596975p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24515
-------------------------------------   ----- 
End-of-path arrival time (ps)           24515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell43   3447  24515  596975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell43         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 596975p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24515
-------------------------------------   ----- 
End-of-path arrival time (ps)           24515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell44   3447  24515  596975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell44         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 596975p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24515
-------------------------------------   ----- 
End-of-path arrival time (ps)           24515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell64   3447  24515  596975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell64         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 597024p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24466
-------------------------------------   ----- 
End-of-path arrival time (ps)           24466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell57   3398  24466  597024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell57         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 597024p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24466
-------------------------------------   ----- 
End-of-path arrival time (ps)           24466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10209  11459  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14809  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2909  17718  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21068  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell74   3398  24466  597024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell74         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 604297p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17193
-------------------------------------   ----- 
End-of-path arrival time (ps)           17193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell18  15943  17193  604297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell18         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 604297p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17193
-------------------------------------   ----- 
End-of-path arrival time (ps)           17193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell30  15943  17193  604297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell30         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 604297p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17193
-------------------------------------   ----- 
End-of-path arrival time (ps)           17193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell32  15943  17193  604297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell32         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 604297p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17193
-------------------------------------   ----- 
End-of-path arrival time (ps)           17193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell80  15943  17193  604297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell80         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 604827p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16663
-------------------------------------   ----- 
End-of-path arrival time (ps)           16663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell22  15413  16663  604827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell22         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 604827p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16663
-------------------------------------   ----- 
End-of-path arrival time (ps)           16663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell39  15413  16663  604827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell39         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 604827p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16663
-------------------------------------   ----- 
End-of-path arrival time (ps)           16663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell72  15413  16663  604827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell72         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 604827p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16663
-------------------------------------   ----- 
End-of-path arrival time (ps)           16663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell76  15413  16663  604827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell76         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 605225p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16265
-------------------------------------   ----- 
End-of-path arrival time (ps)           16265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell46  15015  16265  605225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell46         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 605225p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16265
-------------------------------------   ----- 
End-of-path arrival time (ps)           16265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell48  15015  16265  605225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell48         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 605225p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16265
-------------------------------------   ----- 
End-of-path arrival time (ps)           16265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell60  15015  16265  605225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell60         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 605225p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16265
-------------------------------------   ----- 
End-of-path arrival time (ps)           16265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell75  15015  16265  605225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell75         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 605226p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16264
-------------------------------------   ----- 
End-of-path arrival time (ps)           16264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell33  15014  16264  605226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell33         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 605226p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16264
-------------------------------------   ----- 
End-of-path arrival time (ps)           16264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell51  15014  16264  605226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell51         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 605226p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16264
-------------------------------------   ----- 
End-of-path arrival time (ps)           16264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell68  15014  16264  605226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell68         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 605226p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16264
-------------------------------------   ----- 
End-of-path arrival time (ps)           16264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell78  15014  16264  605226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell78         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 605984p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15506
-------------------------------------   ----- 
End-of-path arrival time (ps)           15506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell17  14256  15506  605984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell17         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 605984p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15506
-------------------------------------   ----- 
End-of-path arrival time (ps)           15506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell49  14256  15506  605984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell49         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 605984p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15506
-------------------------------------   ----- 
End-of-path arrival time (ps)           15506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell55  14256  15506  605984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell55         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 605984p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15506
-------------------------------------   ----- 
End-of-path arrival time (ps)           15506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell79  14256  15506  605984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell79         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 606546p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14944
-------------------------------------   ----- 
End-of-path arrival time (ps)           14944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell28  13694  14944  606546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell28         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 606546p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14944
-------------------------------------   ----- 
End-of-path arrival time (ps)           14944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell40  13694  14944  606546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell40         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 606546p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14944
-------------------------------------   ----- 
End-of-path arrival time (ps)           14944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell45  13694  14944  606546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell45         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 606546p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14944
-------------------------------------   ----- 
End-of-path arrival time (ps)           14944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell62  13694  14944  606546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell62         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 606548p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14942
-------------------------------------   ----- 
End-of-path arrival time (ps)           14942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell33  13692  14942  606548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell33         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 606548p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14942
-------------------------------------   ----- 
End-of-path arrival time (ps)           14942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell51  13692  14942  606548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell51         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 606548p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14942
-------------------------------------   ----- 
End-of-path arrival time (ps)           14942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell68  13692  14942  606548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell68         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 606548p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14942
-------------------------------------   ----- 
End-of-path arrival time (ps)           14942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell78  13692  14942  606548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell78         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 606947p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14543
-------------------------------------   ----- 
End-of-path arrival time (ps)           14543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell19  13293  14543  606947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell19         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 606947p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14543
-------------------------------------   ----- 
End-of-path arrival time (ps)           14543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell34  13293  14543  606947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell34         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 606947p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14543
-------------------------------------   ----- 
End-of-path arrival time (ps)           14543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell36  13293  14543  606947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell36         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 606947p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14543
-------------------------------------   ----- 
End-of-path arrival time (ps)           14543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell54  13293  14543  606947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell54         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 606953p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14537
-------------------------------------   ----- 
End-of-path arrival time (ps)           14537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell20  13287  14537  606953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell20         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 606953p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14537
-------------------------------------   ----- 
End-of-path arrival time (ps)           14537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell31  13287  14537  606953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell31         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 606953p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14537
-------------------------------------   ----- 
End-of-path arrival time (ps)           14537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell52  13287  14537  606953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell52         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 607074p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14416
-------------------------------------   ----- 
End-of-path arrival time (ps)           14416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell22  13166  14416  607074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell22         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 607074p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14416
-------------------------------------   ----- 
End-of-path arrival time (ps)           14416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell39  13166  14416  607074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell39         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 607074p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14416
-------------------------------------   ----- 
End-of-path arrival time (ps)           14416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell72  13166  14416  607074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell72         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607074p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14416
-------------------------------------   ----- 
End-of-path arrival time (ps)           14416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell76  13166  14416  607074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell76         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 607454p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14036
-------------------------------------   ----- 
End-of-path arrival time (ps)           14036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell18  12786  14036  607454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell18         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 607454p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14036
-------------------------------------   ----- 
End-of-path arrival time (ps)           14036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell30  12786  14036  607454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell30         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 607454p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14036
-------------------------------------   ----- 
End-of-path arrival time (ps)           14036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell32  12786  14036  607454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell32         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 607454p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14036
-------------------------------------   ----- 
End-of-path arrival time (ps)           14036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell80  12786  14036  607454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell80         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 607474p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14016
-------------------------------------   ----- 
End-of-path arrival time (ps)           14016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell46  12766  14016  607474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell46         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 607474p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14016
-------------------------------------   ----- 
End-of-path arrival time (ps)           14016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell48  12766  14016  607474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell48         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 607474p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14016
-------------------------------------   ----- 
End-of-path arrival time (ps)           14016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell60  12766  14016  607474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell60         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 607474p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14016
-------------------------------------   ----- 
End-of-path arrival time (ps)           14016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell75  12766  14016  607474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell75         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607505p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13985
-------------------------------------   ----- 
End-of-path arrival time (ps)           13985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell27  12735  13985  607505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell27         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607505p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13985
-------------------------------------   ----- 
End-of-path arrival time (ps)           13985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell35  12735  13985  607505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell35         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 607505p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13985
-------------------------------------   ----- 
End-of-path arrival time (ps)           13985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell73  12735  13985  607505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell73         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607520p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13970
-------------------------------------   ----- 
End-of-path arrival time (ps)           13970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell25  12720  13970  607520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell25         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 607520p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13970
-------------------------------------   ----- 
End-of-path arrival time (ps)           13970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell50  12720  13970  607520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell50         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607520p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13970
-------------------------------------   ----- 
End-of-path arrival time (ps)           13970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell59  12720  13970  607520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell59         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607520p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13970
-------------------------------------   ----- 
End-of-path arrival time (ps)           13970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell70  12720  13970  607520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell70         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 608201p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13289
-------------------------------------   ----- 
End-of-path arrival time (ps)           13289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell29  12039  13289  608201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell29         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608201p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13289
-------------------------------------   ----- 
End-of-path arrival time (ps)           13289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell63  12039  13289  608201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell63         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 608228p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13262
-------------------------------------   ----- 
End-of-path arrival time (ps)           13262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell20  12012  13262  608228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell20         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 608228p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13262
-------------------------------------   ----- 
End-of-path arrival time (ps)           13262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell31  12012  13262  608228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell31         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608228p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13262
-------------------------------------   ----- 
End-of-path arrival time (ps)           13262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell52  12012  13262  608228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell52         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608234p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13256
-------------------------------------   ----- 
End-of-path arrival time (ps)           13256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell28  12006  13256  608234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell28         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608234p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13256
-------------------------------------   ----- 
End-of-path arrival time (ps)           13256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell40  12006  13256  608234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell40         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608234p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13256
-------------------------------------   ----- 
End-of-path arrival time (ps)           13256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell45  12006  13256  608234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell45         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608234p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13256
-------------------------------------   ----- 
End-of-path arrival time (ps)           13256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell62  12006  13256  608234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell62         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 608781p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12709
-------------------------------------   ----- 
End-of-path arrival time (ps)           12709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell24  11459  12709  608781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell24         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608781p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12709
-------------------------------------   ----- 
End-of-path arrival time (ps)           12709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell26  11459  12709  608781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell26         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 608781p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12709
-------------------------------------   ----- 
End-of-path arrival time (ps)           12709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell53  11459  12709  608781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell53         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608793p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12697
-------------------------------------   ----- 
End-of-path arrival time (ps)           12697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell17  11447  12697  608793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell17         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 608793p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12697
-------------------------------------   ----- 
End-of-path arrival time (ps)           12697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell49  11447  12697  608793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell49         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 608793p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12697
-------------------------------------   ----- 
End-of-path arrival time (ps)           12697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell55  11447  12697  608793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell55         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 608793p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12697
-------------------------------------   ----- 
End-of-path arrival time (ps)           12697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell79  11447  12697  608793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell79         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608795p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12695
-------------------------------------   ----- 
End-of-path arrival time (ps)           12695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell19  11445  12695  608795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell19         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608795p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12695
-------------------------------------   ----- 
End-of-path arrival time (ps)           12695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell34  11445  12695  608795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell34         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 608795p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12695
-------------------------------------   ----- 
End-of-path arrival time (ps)           12695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell36  11445  12695  608795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell36         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 608795p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12695
-------------------------------------   ----- 
End-of-path arrival time (ps)           12695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell54  11445  12695  608795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell54         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 609232p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -4060
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11708
-------------------------------------   ----- 
End-of-path arrival time (ps)           11708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_1      controlcell2   1210   1210  609232  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:cnt_enable\/main_1      macrocell7     2628   3838  609232  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:cnt_enable\/q           macrocell7     3350   7188  609232  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/enable  count7cell     4520  11708  609232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609340p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12150
-------------------------------------   ----- 
End-of-path arrival time (ps)           12150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell56  10900  12150  609340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell56         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609340p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12150
-------------------------------------   ----- 
End-of-path arrival time (ps)           12150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell69  10900  12150  609340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell69         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609348p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12142
-------------------------------------   ----- 
End-of-path arrival time (ps)           12142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell37  10892  12142  609348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell37         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609348p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12142
-------------------------------------   ----- 
End-of-path arrival time (ps)           12142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell41  10892  12142  609348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell41         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609348p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12142
-------------------------------------   ----- 
End-of-path arrival time (ps)           12142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell42  10892  12142  609348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell42         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609348p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12142
-------------------------------------   ----- 
End-of-path arrival time (ps)           12142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell77  10892  12142  609348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell77         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610172p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11318
-------------------------------------   ----- 
End-of-path arrival time (ps)           11318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell24  10068  11318  610172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell24         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610172p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11318
-------------------------------------   ----- 
End-of-path arrival time (ps)           11318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell26  10068  11318  610172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell26         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610172p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11318
-------------------------------------   ----- 
End-of-path arrival time (ps)           11318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell53  10068  11318  610172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell53         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 610174p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11316
-------------------------------------   ----- 
End-of-path arrival time (ps)           11316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell27  10066  11316  610174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell27         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610174p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11316
-------------------------------------   ----- 
End-of-path arrival time (ps)           11316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell35  10066  11316  610174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell35         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610174p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11316
-------------------------------------   ----- 
End-of-path arrival time (ps)           11316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell73  10066  11316  610174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell73         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610612p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10878
-------------------------------------   ----- 
End-of-path arrival time (ps)           10878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell38   9628  10878  610612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell38         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610612p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10878
-------------------------------------   ----- 
End-of-path arrival time (ps)           10878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell58   9628  10878  610612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell58         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610612p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10878
-------------------------------------   ----- 
End-of-path arrival time (ps)           10878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell65   9628  10878  610612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell65         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610612p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10878
-------------------------------------   ----- 
End-of-path arrival time (ps)           10878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell67   9628  10878  610612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell67         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610871p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10619
-------------------------------------   ----- 
End-of-path arrival time (ps)           10619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell25   9369  10619  610871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell25         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610871p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10619
-------------------------------------   ----- 
End-of-path arrival time (ps)           10619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell50   9369  10619  610871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell50         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610871p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10619
-------------------------------------   ----- 
End-of-path arrival time (ps)           10619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell59   9369  10619  610871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell59         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610871p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10619
-------------------------------------   ----- 
End-of-path arrival time (ps)           10619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell70   9369  10619  610871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell70         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611063p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10427
-------------------------------------   ----- 
End-of-path arrival time (ps)           10427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell22   9177  10427  611063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell22         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611063p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10427
-------------------------------------   ----- 
End-of-path arrival time (ps)           10427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell39   9177  10427  611063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell39         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611063p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10427
-------------------------------------   ----- 
End-of-path arrival time (ps)           10427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell72   9177  10427  611063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell72         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611063p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10427
-------------------------------------   ----- 
End-of-path arrival time (ps)           10427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell76   9177  10427  611063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell76         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611067p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10423
-------------------------------------   ----- 
End-of-path arrival time (ps)           10423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell18   9173  10423  611067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell18         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611067p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10423
-------------------------------------   ----- 
End-of-path arrival time (ps)           10423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell30   9173  10423  611067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell30         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611067p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10423
-------------------------------------   ----- 
End-of-path arrival time (ps)           10423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell32   9173  10423  611067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell32         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611067p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10423
-------------------------------------   ----- 
End-of-path arrival time (ps)           10423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell80   9173  10423  611067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell80         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611087p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10403
-------------------------------------   ----- 
End-of-path arrival time (ps)           10403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell33   9153  10403  611087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell33         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611087p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10403
-------------------------------------   ----- 
End-of-path arrival time (ps)           10403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell51   9153  10403  611087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell51         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611087p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10403
-------------------------------------   ----- 
End-of-path arrival time (ps)           10403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell68   9153  10403  611087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell68         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611087p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10403
-------------------------------------   ----- 
End-of-path arrival time (ps)           10403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell78   9153  10403  611087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell78         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611090p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10400
-------------------------------------   ----- 
End-of-path arrival time (ps)           10400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell46   9150  10400  611090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell46         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611090p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10400
-------------------------------------   ----- 
End-of-path arrival time (ps)           10400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell48   9150  10400  611090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell48         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611090p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10400
-------------------------------------   ----- 
End-of-path arrival time (ps)           10400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell60   9150  10400  611090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell60         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611090p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10400
-------------------------------------   ----- 
End-of-path arrival time (ps)           10400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell75   9150  10400  611090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell75         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611139p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10351
-------------------------------------   ----- 
End-of-path arrival time (ps)           10351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell22   9101  10351  611139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell22         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611139p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10351
-------------------------------------   ----- 
End-of-path arrival time (ps)           10351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell39   9101  10351  611139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell39         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611139p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10351
-------------------------------------   ----- 
End-of-path arrival time (ps)           10351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell72   9101  10351  611139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell72         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611139p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10351
-------------------------------------   ----- 
End-of-path arrival time (ps)           10351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell76   9101  10351  611139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell76         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611146p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10344
-------------------------------------   ----- 
End-of-path arrival time (ps)           10344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell33   9094  10344  611146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell33         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611146p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10344
-------------------------------------   ----- 
End-of-path arrival time (ps)           10344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell51   9094  10344  611146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell51         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611146p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10344
-------------------------------------   ----- 
End-of-path arrival time (ps)           10344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell68   9094  10344  611146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell68         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611146p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10344
-------------------------------------   ----- 
End-of-path arrival time (ps)           10344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell78   9094  10344  611146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell78         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611282p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10208
-------------------------------------   ----- 
End-of-path arrival time (ps)           10208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell18   8958  10208  611282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell18         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611282p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10208
-------------------------------------   ----- 
End-of-path arrival time (ps)           10208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell30   8958  10208  611282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell30         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611282p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10208
-------------------------------------   ----- 
End-of-path arrival time (ps)           10208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell32   8958  10208  611282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell32         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611282p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10208
-------------------------------------   ----- 
End-of-path arrival time (ps)           10208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell80   8958  10208  611282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell80         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611303p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10187
-------------------------------------   ----- 
End-of-path arrival time (ps)           10187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell22   8937  10187  611303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell22         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611303p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10187
-------------------------------------   ----- 
End-of-path arrival time (ps)           10187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell39   8937  10187  611303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell39         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611303p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10187
-------------------------------------   ----- 
End-of-path arrival time (ps)           10187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell72   8937  10187  611303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell72         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611303p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10187
-------------------------------------   ----- 
End-of-path arrival time (ps)           10187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell76   8937  10187  611303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell76         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611414p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10076
-------------------------------------   ----- 
End-of-path arrival time (ps)           10076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell29   8826  10076  611414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell29         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611414p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10076
-------------------------------------   ----- 
End-of-path arrival time (ps)           10076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell63   8826  10076  611414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell63         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611806p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9684
-------------------------------------   ---- 
End-of-path arrival time (ps)           9684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell46   8434   9684  611806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell46         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611806p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9684
-------------------------------------   ---- 
End-of-path arrival time (ps)           9684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell48   8434   9684  611806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell48         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611806p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9684
-------------------------------------   ---- 
End-of-path arrival time (ps)           9684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell60   8434   9684  611806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell60         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611806p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9684
-------------------------------------   ---- 
End-of-path arrival time (ps)           9684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell75   8434   9684  611806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell75         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611830p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9660
-------------------------------------   ---- 
End-of-path arrival time (ps)           9660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell33   8410   9660  611830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell33         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611830p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9660
-------------------------------------   ---- 
End-of-path arrival time (ps)           9660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell51   8410   9660  611830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell51         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611830p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9660
-------------------------------------   ---- 
End-of-path arrival time (ps)           9660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell68   8410   9660  611830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell68         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611830p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9660
-------------------------------------   ---- 
End-of-path arrival time (ps)           9660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell78   8410   9660  611830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell78         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612092p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9398
-------------------------------------   ---- 
End-of-path arrival time (ps)           9398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell23   8148   9398  612092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell23         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612092p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9398
-------------------------------------   ---- 
End-of-path arrival time (ps)           9398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell43   8148   9398  612092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell43         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 612092p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9398
-------------------------------------   ---- 
End-of-path arrival time (ps)           9398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell44   8148   9398  612092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell44         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612092p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9398
-------------------------------------   ---- 
End-of-path arrival time (ps)           9398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell64   8148   9398  612092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell64         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612098p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9392
-------------------------------------   ---- 
End-of-path arrival time (ps)           9392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell21   8142   9392  612098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell21         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612098p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9392
-------------------------------------   ---- 
End-of-path arrival time (ps)           9392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell47   8142   9392  612098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell47         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612098p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9392
-------------------------------------   ---- 
End-of-path arrival time (ps)           9392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell61   8142   9392  612098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell61         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612098p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9392
-------------------------------------   ---- 
End-of-path arrival time (ps)           9392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell71   8142   9392  612098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell71         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612186p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9304
-------------------------------------   ---- 
End-of-path arrival time (ps)           9304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell66   8054   9304  612186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell66         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612198p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9292
-------------------------------------   ---- 
End-of-path arrival time (ps)           9292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell18   8042   9292  612198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell18         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612198p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9292
-------------------------------------   ---- 
End-of-path arrival time (ps)           9292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell30   8042   9292  612198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell30         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612198p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9292
-------------------------------------   ---- 
End-of-path arrival time (ps)           9292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell32   8042   9292  612198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell32         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612198p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9292
-------------------------------------   ---- 
End-of-path arrival time (ps)           9292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell80   8042   9292  612198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell80         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 612209p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9281
-------------------------------------   ---- 
End-of-path arrival time (ps)           9281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell46   8031   9281  612209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell46         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612209p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9281
-------------------------------------   ---- 
End-of-path arrival time (ps)           9281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell48   8031   9281  612209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell48         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 612209p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9281
-------------------------------------   ---- 
End-of-path arrival time (ps)           9281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell60   8031   9281  612209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell60         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612209p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9281
-------------------------------------   ---- 
End-of-path arrival time (ps)           9281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell75   8031   9281  612209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell75         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612327p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9163
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell18   7913   9163  612327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell18         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612327p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9163
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell30   7913   9163  612327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell30         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612327p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9163
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell32   7913   9163  612327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell32         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612327p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9163
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell80   7913   9163  612327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell80         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612391p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9099
-------------------------------------   ---- 
End-of-path arrival time (ps)           9099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell17   7849   9099  612391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell17         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612391p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9099
-------------------------------------   ---- 
End-of-path arrival time (ps)           9099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell49   7849   9099  612391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell49         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612391p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9099
-------------------------------------   ---- 
End-of-path arrival time (ps)           9099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell55   7849   9099  612391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell55         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612391p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9099
-------------------------------------   ---- 
End-of-path arrival time (ps)           9099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell79   7849   9099  612391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell79         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612395p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9095
-------------------------------------   ---- 
End-of-path arrival time (ps)           9095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell28   7845   9095  612395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell28         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612395p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9095
-------------------------------------   ---- 
End-of-path arrival time (ps)           9095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell40   7845   9095  612395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell40         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612395p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9095
-------------------------------------   ---- 
End-of-path arrival time (ps)           9095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell45   7845   9095  612395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell45         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612395p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9095
-------------------------------------   ---- 
End-of-path arrival time (ps)           9095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell62   7845   9095  612395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell62         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612479p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9011
-------------------------------------   ---- 
End-of-path arrival time (ps)           9011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell19   7761   9011  612479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell19         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612479p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9011
-------------------------------------   ---- 
End-of-path arrival time (ps)           9011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell34   7761   9011  612479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell34         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612479p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9011
-------------------------------------   ---- 
End-of-path arrival time (ps)           9011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell36   7761   9011  612479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell36         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612479p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9011
-------------------------------------   ---- 
End-of-path arrival time (ps)           9011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell54   7761   9011  612479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell54         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612483p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell17   7757   9007  612483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell17         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612483p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell49   7757   9007  612483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell49         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612483p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell55   7757   9007  612483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell55         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612483p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell79   7757   9007  612483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell79         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612505p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8985
-------------------------------------   ---- 
End-of-path arrival time (ps)           8985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell28   7735   8985  612505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell28         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612505p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8985
-------------------------------------   ---- 
End-of-path arrival time (ps)           8985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell40   7735   8985  612505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell40         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612505p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8985
-------------------------------------   ---- 
End-of-path arrival time (ps)           8985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell45   7735   8985  612505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell45         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612505p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8985
-------------------------------------   ---- 
End-of-path arrival time (ps)           8985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell62   7735   8985  612505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell62         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612508p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8982
-------------------------------------   ---- 
End-of-path arrival time (ps)           8982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell20   7732   8982  612508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell20         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612508p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8982
-------------------------------------   ---- 
End-of-path arrival time (ps)           8982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell31   7732   8982  612508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell31         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612508p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8982
-------------------------------------   ---- 
End-of-path arrival time (ps)           8982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell52   7732   8982  612508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell52         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612714p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell23   7526   8776  612714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell23         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612714p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell43   7526   8776  612714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell43         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 612714p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell44   7526   8776  612714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell44         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612714p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell64   7526   8776  612714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell64         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612731p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8759
-------------------------------------   ---- 
End-of-path arrival time (ps)           8759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell21   7509   8759  612731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell21         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612731p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8759
-------------------------------------   ---- 
End-of-path arrival time (ps)           8759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell47   7509   8759  612731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell47         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612731p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8759
-------------------------------------   ---- 
End-of-path arrival time (ps)           8759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell61   7509   8759  612731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell61         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612731p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8759
-------------------------------------   ---- 
End-of-path arrival time (ps)           8759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell71   7509   8759  612731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell71         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612843p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8647
-------------------------------------   ---- 
End-of-path arrival time (ps)           8647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell22   7397   8647  612843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell22         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612843p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8647
-------------------------------------   ---- 
End-of-path arrival time (ps)           8647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell39   7397   8647  612843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell39         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612843p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8647
-------------------------------------   ---- 
End-of-path arrival time (ps)           8647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell72   7397   8647  612843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell72         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612843p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8647
-------------------------------------   ---- 
End-of-path arrival time (ps)           8647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell76   7397   8647  612843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell76         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612970p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8520
-------------------------------------   ---- 
End-of-path arrival time (ps)           8520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell19   7270   8520  612970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell19         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612970p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8520
-------------------------------------   ---- 
End-of-path arrival time (ps)           8520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell34   7270   8520  612970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell34         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612970p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8520
-------------------------------------   ---- 
End-of-path arrival time (ps)           8520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell36   7270   8520  612970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell36         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612970p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8520
-------------------------------------   ---- 
End-of-path arrival time (ps)           8520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell54   7270   8520  612970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell54         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613157p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell57   7083   8333  613157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell57         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613157p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell74   7083   8333  613157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell74         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613158p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8332
-------------------------------------   ---- 
End-of-path arrival time (ps)           8332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell21   7082   8332  613158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell21         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613158p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8332
-------------------------------------   ---- 
End-of-path arrival time (ps)           8332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell47   7082   8332  613158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell47         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613158p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8332
-------------------------------------   ---- 
End-of-path arrival time (ps)           8332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell61   7082   8332  613158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell61         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 613158p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8332
-------------------------------------   ---- 
End-of-path arrival time (ps)           8332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell71   7082   8332  613158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell71         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613174p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell23   7066   8316  613174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell23         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613174p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell43   7066   8316  613174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell43         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613174p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell44   7066   8316  613174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell44         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613174p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell64   7066   8316  613174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell64         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613177p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8313
-------------------------------------   ---- 
End-of-path arrival time (ps)           8313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell66   7063   8313  613177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell66         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 613240p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell37   7000   8250  613240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell37         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613240p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell41   7000   8250  613240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell41         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613240p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell42   7000   8250  613240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell42         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613240p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell77   7000   8250  613240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell77         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613255p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell46   6985   8235  613255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell46         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 613255p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell48   6985   8235  613255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell48         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 613255p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell60   6985   8235  613255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell60         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613255p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell75   6985   8235  613255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell75         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 613256p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8234
-------------------------------------   ---- 
End-of-path arrival time (ps)           8234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell33   6984   8234  613256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell33         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613256p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8234
-------------------------------------   ---- 
End-of-path arrival time (ps)           8234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell51   6984   8234  613256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell51         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613256p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8234
-------------------------------------   ---- 
End-of-path arrival time (ps)           8234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell68   6984   8234  613256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell68         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 613256p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8234
-------------------------------------   ---- 
End-of-path arrival time (ps)           8234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell78   6984   8234  613256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell78         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613269p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8221
-------------------------------------   ---- 
End-of-path arrival time (ps)           8221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell66   6971   8221  613269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell66         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613270p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8220
-------------------------------------   ---- 
End-of-path arrival time (ps)           8220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell23   6970   8220  613270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell23         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613270p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8220
-------------------------------------   ---- 
End-of-path arrival time (ps)           8220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell43   6970   8220  613270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell43         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613270p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8220
-------------------------------------   ---- 
End-of-path arrival time (ps)           8220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell44   6970   8220  613270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell44         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613270p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8220
-------------------------------------   ---- 
End-of-path arrival time (ps)           8220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell64   6970   8220  613270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell64         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613428p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell57   6812   8062  613428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell57         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613428p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell74   6812   8062  613428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell74         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613492p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7998
-------------------------------------   ---- 
End-of-path arrival time (ps)           7998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell25   6748   7998  613492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell25         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613492p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7998
-------------------------------------   ---- 
End-of-path arrival time (ps)           7998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell50   6748   7998  613492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell50         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 613492p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7998
-------------------------------------   ---- 
End-of-path arrival time (ps)           7998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell59   6748   7998  613492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell59         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613492p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7998
-------------------------------------   ---- 
End-of-path arrival time (ps)           7998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell70   6748   7998  613492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell70         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613500p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7990
-------------------------------------   ---- 
End-of-path arrival time (ps)           7990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell27   6740   7990  613500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell27         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613500p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7990
-------------------------------------   ---- 
End-of-path arrival time (ps)           7990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell35   6740   7990  613500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell35         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613500p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7990
-------------------------------------   ---- 
End-of-path arrival time (ps)           7990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell73   6740   7990  613500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell73         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 613523p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7967
-------------------------------------   ---- 
End-of-path arrival time (ps)           7967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell28   6717   7967  613523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell28         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613523p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7967
-------------------------------------   ---- 
End-of-path arrival time (ps)           7967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell40   6717   7967  613523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell40         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 613523p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7967
-------------------------------------   ---- 
End-of-path arrival time (ps)           7967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell45   6717   7967  613523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell45         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613523p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7967
-------------------------------------   ---- 
End-of-path arrival time (ps)           7967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell62   6717   7967  613523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell62         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613546p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7944
-------------------------------------   ---- 
End-of-path arrival time (ps)           7944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell57   6694   7944  613546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell57         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613546p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7944
-------------------------------------   ---- 
End-of-path arrival time (ps)           7944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell74   6694   7944  613546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell74         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613563p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7927
-------------------------------------   ---- 
End-of-path arrival time (ps)           7927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell23   6677   7927  613563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell23         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613563p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7927
-------------------------------------   ---- 
End-of-path arrival time (ps)           7927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell43   6677   7927  613563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell43         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613563p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7927
-------------------------------------   ---- 
End-of-path arrival time (ps)           7927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell44   6677   7927  613563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell44         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613563p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7927
-------------------------------------   ---- 
End-of-path arrival time (ps)           7927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell64   6677   7927  613563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell64         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613794p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7696
-------------------------------------   ---- 
End-of-path arrival time (ps)           7696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell57   6446   7696  613794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell57         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613794p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7696
-------------------------------------   ---- 
End-of-path arrival time (ps)           7696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13   1250   1250  587990  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell74   6446   7696  613794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell74         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613923p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell17   6317   7567  613923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell17         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613923p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell49   6317   7567  613923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell49         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613923p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell55   6317   7567  613923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell55         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 613923p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell79   6317   7567  613923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell79         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613932p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell29   6308   7558  613932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell29         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 613932p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell63   6308   7558  613932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell63         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613935p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7555
-------------------------------------   ---- 
End-of-path arrival time (ps)           7555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell25   6305   7555  613935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell25         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613935p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7555
-------------------------------------   ---- 
End-of-path arrival time (ps)           7555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell50   6305   7555  613935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell50         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 613935p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7555
-------------------------------------   ---- 
End-of-path arrival time (ps)           7555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell59   6305   7555  613935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell59         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613935p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7555
-------------------------------------   ---- 
End-of-path arrival time (ps)           7555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell70   6305   7555  613935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell70         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 613936p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7554
-------------------------------------   ---- 
End-of-path arrival time (ps)           7554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell20   6304   7554  613936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell20         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613936p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7554
-------------------------------------   ---- 
End-of-path arrival time (ps)           7554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell31   6304   7554  613936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell31         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613936p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7554
-------------------------------------   ---- 
End-of-path arrival time (ps)           7554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell52   6304   7554  613936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell52         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613957p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell27   6283   7533  613957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell27         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613957p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell35   6283   7533  613957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell35         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613957p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell73   6283   7533  613957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell73         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613961p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell24   6279   7529  613961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell24         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613961p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell26   6279   7529  613961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell26         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613961p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell53   6279   7529  613961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell53         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613965p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7525
-------------------------------------   ---- 
End-of-path arrival time (ps)           7525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell21   6275   7525  613965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell21         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613965p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7525
-------------------------------------   ---- 
End-of-path arrival time (ps)           7525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell47   6275   7525  613965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell47         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613965p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7525
-------------------------------------   ---- 
End-of-path arrival time (ps)           7525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell61   6275   7525  613965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell61         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 613965p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7525
-------------------------------------   ---- 
End-of-path arrival time (ps)           7525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell71   6275   7525  613965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell71         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614020p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7470
-------------------------------------   ---- 
End-of-path arrival time (ps)           7470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell17   6220   7470  614020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell17         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614020p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7470
-------------------------------------   ---- 
End-of-path arrival time (ps)           7470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell49   6220   7470  614020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell49         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614020p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7470
-------------------------------------   ---- 
End-of-path arrival time (ps)           7470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell55   6220   7470  614020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell55         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614020p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7470
-------------------------------------   ---- 
End-of-path arrival time (ps)           7470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell79   6220   7470  614020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell79         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614023p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell66   6217   7467  614023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell66         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_806/clk_en
Capture Clock  : Net_806/clock_0
Path slack     : 614185p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8715
-------------------------------------   ---- 
End-of-path arrival time (ps)           8715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  614185  RISE       1
Net_806/clk_en                              macrocell81    7505   8715  614185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_806/clock_0                                            macrocell81         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 614185p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8715
-------------------------------------   ---- 
End-of-path arrival time (ps)           8715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  614185  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clk_en     macrocell83    7505   8715  614185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 614248p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell56   5992   7242  614248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell56         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614248p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell69   5992   7242  614248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell69         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614249p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7241
-------------------------------------   ---- 
End-of-path arrival time (ps)           7241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell38   5991   7241  614249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell38         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614249p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7241
-------------------------------------   ---- 
End-of-path arrival time (ps)           7241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell58   5991   7241  614249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell58         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 614249p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7241
-------------------------------------   ---- 
End-of-path arrival time (ps)           7241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell65   5991   7241  614249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell65         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614249p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7241
-------------------------------------   ---- 
End-of-path arrival time (ps)           7241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell67   5991   7241  614249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell67         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614291p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7199
-------------------------------------   ---- 
End-of-path arrival time (ps)           7199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell37   5949   7199  614291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell37         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 614291p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7199
-------------------------------------   ---- 
End-of-path arrival time (ps)           7199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell41   5949   7199  614291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell41         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614291p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7199
-------------------------------------   ---- 
End-of-path arrival time (ps)           7199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell42   5949   7199  614291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell42         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 614291p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7199
-------------------------------------   ---- 
End-of-path arrival time (ps)           7199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell77   5949   7199  614291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell77         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614528p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6962
-------------------------------------   ---- 
End-of-path arrival time (ps)           6962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell57   5712   6962  614528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell57         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614528p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6962
-------------------------------------   ---- 
End-of-path arrival time (ps)           6962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell74   5712   6962  614528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell74         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 614562p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6928
-------------------------------------   ---- 
End-of-path arrival time (ps)           6928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell56   5678   6928  614562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell56         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614562p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6928
-------------------------------------   ---- 
End-of-path arrival time (ps)           6928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell69   5678   6928  614562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell69         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614564p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6926
-------------------------------------   ---- 
End-of-path arrival time (ps)           6926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell19   5676   6926  614564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell19         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614564p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6926
-------------------------------------   ---- 
End-of-path arrival time (ps)           6926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell34   5676   6926  614564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell34         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614564p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6926
-------------------------------------   ---- 
End-of-path arrival time (ps)           6926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell36   5676   6926  614564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell36         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614564p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6926
-------------------------------------   ---- 
End-of-path arrival time (ps)           6926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell54   5676   6926  614564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell54         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614566p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6924
-------------------------------------   ---- 
End-of-path arrival time (ps)           6924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell38   5674   6924  614566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell38         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614566p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6924
-------------------------------------   ---- 
End-of-path arrival time (ps)           6924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell58   5674   6924  614566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell58         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 614566p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6924
-------------------------------------   ---- 
End-of-path arrival time (ps)           6924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell65   5674   6924  614566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell65         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614566p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6924
-------------------------------------   ---- 
End-of-path arrival time (ps)           6924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell67   5674   6924  614566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell67         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614585p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell37   5655   6905  614585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell37         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 614585p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell41   5655   6905  614585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell41         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614585p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell42   5655   6905  614585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell42         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 614585p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell77   5655   6905  614585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell77         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 614654p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6836
-------------------------------------   ---- 
End-of-path arrival time (ps)           6836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  594837  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell12   4896   6836  614654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614744p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell19   5496   6746  614744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell19         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614744p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell34   5496   6746  614744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell34         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614744p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell36   5496   6746  614744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell36         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614744p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell54   5496   6746  614744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell54         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614755p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6735
-------------------------------------   ---- 
End-of-path arrival time (ps)           6735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell20   5485   6735  614755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell20         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614755p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6735
-------------------------------------   ---- 
End-of-path arrival time (ps)           6735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell31   5485   6735  614755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell31         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614755p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6735
-------------------------------------   ---- 
End-of-path arrival time (ps)           6735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell52   5485   6735  614755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell52         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 614861p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6629
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  595183  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell14   4689   6629  614861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 614997p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6493
-------------------------------------   ---- 
End-of-path arrival time (ps)           6493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  594295  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell15   4553   6493  614997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615000p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6490
-------------------------------------   ---- 
End-of-path arrival time (ps)           6490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell20   5240   6490  615000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell20         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615000p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6490
-------------------------------------   ---- 
End-of-path arrival time (ps)           6490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell31   5240   6490  615000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell31         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615000p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6490
-------------------------------------   ---- 
End-of-path arrival time (ps)           6490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell52   5240   6490  615000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell52         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 615008p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell28   5232   6482  615008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell28         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615008p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell40   5232   6482  615008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell40         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615008p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell45   5232   6482  615008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell45         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615008p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell62   5232   6482  615008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell62         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615027p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -5360
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_1    controlcell2   1210   1210  609232  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/load  count7cell     3403   4613  615027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 615186p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6304
-------------------------------------   ---- 
End-of-path arrival time (ps)           6304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell29   5054   6304  615186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell29         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615186p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6304
-------------------------------------   ---- 
End-of-path arrival time (ps)           6304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell63   5054   6304  615186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell63         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615194p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell27   5046   6296  615194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell27         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615194p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell35   5046   6296  615194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell35         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615194p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell73   5046   6296  615194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell73         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615232p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell38   5008   6258  615232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell38         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615232p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell58   5008   6258  615232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell58         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615232p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell65   5008   6258  615232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell65         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 615232p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell67   5008   6258  615232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell67         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615312p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell56   4928   6178  615312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell56         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615312p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell69   4928   6178  615312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell69         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615388p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell37   4852   6102  615388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell37         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 615388p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell41   4852   6102  615388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell41         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615388p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell42   4852   6102  615388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell42         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615388p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell77   4852   6102  615388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell77         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615410p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6080
-------------------------------------   ---- 
End-of-path arrival time (ps)           6080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell56   4830   6080  615410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell56         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615410p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6080
-------------------------------------   ---- 
End-of-path arrival time (ps)           6080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell69   4830   6080  615410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell69         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615413p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6077
-------------------------------------   ---- 
End-of-path arrival time (ps)           6077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell38   4827   6077  615413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell38         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615413p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6077
-------------------------------------   ---- 
End-of-path arrival time (ps)           6077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell58   4827   6077  615413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell58         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615413p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6077
-------------------------------------   ---- 
End-of-path arrival time (ps)           6077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell65   4827   6077  615413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell65         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 615413p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6077
-------------------------------------   ---- 
End-of-path arrival time (ps)           6077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell67   4827   6077  615413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell67         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615720p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell25   4520   5770  615720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell25         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615720p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell50   4520   5770  615720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell50         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615720p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell59   4520   5770  615720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell59         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615720p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell70   4520   5770  615720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell70         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615733p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell24   4507   5757  615733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell24         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615733p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell26   4507   5757  615733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell26         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615733p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell53   4507   5757  615733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell53         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615740p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell56   4500   5750  615740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell56         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615740p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell69   4500   5750  615740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell69         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 615844p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5646
-------------------------------------   ---- 
End-of-path arrival time (ps)           5646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell29   4396   5646  615844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell29         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615844p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5646
-------------------------------------   ---- 
End-of-path arrival time (ps)           5646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell63   4396   5646  615844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell63         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615854p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell24   4386   5636  615854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell24         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615854p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell26   4386   5636  615854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell26         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615854p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16   1250   1250  593391  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell53   4386   5636  615854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell53         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 616024p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  594844  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell13   3526   5466  616024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616026p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell21   4214   5464  616026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell21         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616026p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell47   4214   5464  616026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell47         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 616026p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell61   4214   5464  616026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell61         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 616026p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell71   4214   5464  616026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell71         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616029p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12   1250   1250  591745  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell66   4211   5461  616029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell66         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616288p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell38   3952   5202  616288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell38         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 616288p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell58   3952   5202  616288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell58         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 616288p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell65   3952   5202  616288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell65         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 616288p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell67   3952   5202  616288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell67         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_806/q
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/clock
Path slack     : 616586p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                   -500
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7914
-------------------------------------   ---- 
End-of-path arrival time (ps)           7914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_806/clock_0                                            macrocell81         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_806/q                                 macrocell81   1250   1250  616586  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/status_0  statuscell3   6664   7914  616586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/clock                      statuscell3         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/clock
Path slack     : 616611p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  614185  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/clk_en      statuscell3    5079   6289  616611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/clock                      statuscell3         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616660p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell27   3580   4830  616660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell27         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616660p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell35   3580   4830  616660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell35         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616660p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell73   3580   4830  616660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell73         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 616662p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell29   3578   4828  616662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell29         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616662p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell63   3578   4828  616662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell63         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 616746p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  594709  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell11   2804   4744  616746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 616780p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell25   3460   4710  616780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell25         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 616780p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell50   3460   4710  616780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell50         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 616780p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell59   3460   4710  616780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell59         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 616780p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell70   3460   4710  616780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell70         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616795p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell24   3445   4695  616795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell24         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616795p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell26   3445   4695  616795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell26         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 616795p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15   1250   1250  592794  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell53   3445   4695  616795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell53         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 616821p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell37   3419   4669  616821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell37         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 616821p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell41   3419   4669  616821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell41         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 616821p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell42   3419   4669  616821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell42         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616821p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  593834  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell77   3419   4669  616821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell77         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616837p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell66   3403   4653  616837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell66         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616839p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell21   3401   4651  616839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell21         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616839p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell47   3401   4651  616839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell47         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 616839p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell61   3401   4651  616839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell61         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 616839p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell71   3401   4651  616839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell71         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 616840p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell23   3400   4650  616840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell23         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616840p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell43   3400   4650  616840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell43         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 616840p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell44   3400   4650  616840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell44         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 616840p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell64   3400   4650  616840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell64         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 616939p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  594885  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell16   2611   4551  616939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 617157p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell57   3083   4333  617157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell57         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 617157p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14   1250   1250  593343  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell74   3083   4333  617157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell74         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 617278p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0      controlcell2   1210   1210  614185  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4412   5622  617278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/q
Path End       : Net_806/main_1
Capture Clock  : Net_806/clock_0
Path slack     : 618001p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/q  macrocell83   1250   1250  618001  RISE       1
Net_806/main_1                      macrocell81   2239   3489  618001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_806/clock_0                                            macrocell81         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

