<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › edac › amd8111_edac.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>amd8111_edac.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * amd8111_edac.c, AMD8111 Hyper Transport chip EDAC kernel module</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2008 Wind River Systems, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors:	Cao Qingtao &lt;qingtao.cao@windriver.com&gt;</span>
<span class="cm"> * 		Benjamin Walsh &lt;benjamin.walsh@windriver.com&gt;</span>
<span class="cm"> * 		Hu Yongqi &lt;yongqi.hu@windriver.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.</span>
<span class="cm"> * See the GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>
<span class="cp">#include &lt;linux/edac.h&gt;</span>
<span class="cp">#include &lt;linux/pci_ids.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="cp">#include &quot;edac_core.h&quot;</span>
<span class="cp">#include &quot;edac_module.h&quot;</span>
<span class="cp">#include &quot;amd8111_edac.h&quot;</span>

<span class="cp">#define AMD8111_EDAC_REVISION	&quot; Ver: 1.0.0&quot;</span>
<span class="cp">#define AMD8111_EDAC_MOD_STR	&quot;amd8111_edac&quot;</span>

<span class="cp">#define PCI_DEVICE_ID_AMD_8111_PCI	0x7460</span>

<span class="k">enum</span> <span class="n">amd8111_edac_devs</span> <span class="p">{</span>
	<span class="n">LPC_BRIDGE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">amd8111_edac_pcis</span> <span class="p">{</span>
	<span class="n">PCI_BRIDGE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Wrapper functions for accessing PCI configuration space */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">edac_pci_read_dword</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val32</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val32</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="n">AMD8111_EDAC_MOD_STR</span>
			<span class="s">&quot; PCI Access Read Error at 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">edac_pci_read_byte</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">val8</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="n">AMD8111_EDAC_MOD_STR</span>
			<span class="s">&quot; PCI Access Read Error at 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">edac_pci_write_dword</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val32</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val32</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="n">AMD8111_EDAC_MOD_STR</span>
			<span class="s">&quot; PCI Access Write Error at 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">edac_pci_write_byte</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val8</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="n">AMD8111_EDAC_MOD_STR</span>
			<span class="s">&quot; PCI Access Write Error at 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * device-specific methods for amd8111 PCI Bridge Controller</span>
<span class="cm"> *</span>
<span class="cm"> * Error Reporting and Handling for amd8111 chipset could be found</span>
<span class="cm"> * in its datasheet 3.1.2 section, P37</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">amd8111_pci_bridge_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">amd8111_pci_info</span> <span class="o">*</span><span class="n">pci_info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="cm">/* First clear error detection flags on the host interface */</span>

	<span class="cm">/* Clear SSE/SMA/STA flags in the global status register*/</span>
	<span class="n">edac_pci_read_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_PCI_STSCMD</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val32</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val32</span> <span class="o">&amp;</span> <span class="n">PCI_STSCMD_CLEAR_MASK</span><span class="p">)</span>
		<span class="n">edac_pci_write_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_PCI_STSCMD</span><span class="p">,</span> <span class="n">val32</span><span class="p">);</span>

	<span class="cm">/* Clear CRC and Link Fail flags in HT Link Control reg */</span>
	<span class="n">edac_pci_read_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_HT_LINK</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val32</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val32</span> <span class="o">&amp;</span> <span class="n">HT_LINK_CLEAR_MASK</span><span class="p">)</span>
		<span class="n">edac_pci_write_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_HT_LINK</span><span class="p">,</span> <span class="n">val32</span><span class="p">);</span>

	<span class="cm">/* Second clear all fault on the secondary interface */</span>

	<span class="cm">/* Clear error flags in the memory-base limit reg. */</span>
	<span class="n">edac_pci_read_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_MEM_LIM</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val32</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val32</span> <span class="o">&amp;</span> <span class="n">MEM_LIMIT_CLEAR_MASK</span><span class="p">)</span>
		<span class="n">edac_pci_write_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_MEM_LIM</span><span class="p">,</span> <span class="n">val32</span><span class="p">);</span>

	<span class="cm">/* Clear Discard Timer Expired flag in Interrupt/Bridge Control reg */</span>
	<span class="n">edac_pci_read_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_PCI_INTBRG_CTRL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val32</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val32</span> <span class="o">&amp;</span> <span class="n">PCI_INTBRG_CTRL_CLEAR_MASK</span><span class="p">)</span>
		<span class="n">edac_pci_write_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_PCI_INTBRG_CTRL</span><span class="p">,</span> <span class="n">val32</span><span class="p">);</span>

	<span class="cm">/* Last enable error detections */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">edac_op_state</span> <span class="o">==</span> <span class="n">EDAC_OPSTATE_POLL</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Enable System Error reporting in global status register */</span>
		<span class="n">edac_pci_read_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_PCI_STSCMD</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val32</span><span class="p">);</span>
		<span class="n">val32</span> <span class="o">|=</span> <span class="n">PCI_STSCMD_SERREN</span><span class="p">;</span>
		<span class="n">edac_pci_write_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_PCI_STSCMD</span><span class="p">,</span> <span class="n">val32</span><span class="p">);</span>

		<span class="cm">/* Enable CRC Sync flood packets to HyperTransport Link */</span>
		<span class="n">edac_pci_read_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_HT_LINK</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val32</span><span class="p">);</span>
		<span class="n">val32</span> <span class="o">|=</span> <span class="n">HT_LINK_CRCFEN</span><span class="p">;</span>
		<span class="n">edac_pci_write_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_HT_LINK</span><span class="p">,</span> <span class="n">val32</span><span class="p">);</span>

		<span class="cm">/* Enable SSE reporting etc in Interrupt control reg */</span>
		<span class="n">edac_pci_read_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_PCI_INTBRG_CTRL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val32</span><span class="p">);</span>
		<span class="n">val32</span> <span class="o">|=</span> <span class="n">PCI_INTBRG_CTRL_POLL_MASK</span><span class="p">;</span>
		<span class="n">edac_pci_write_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_PCI_INTBRG_CTRL</span><span class="p">,</span> <span class="n">val32</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">amd8111_pci_bridge_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">amd8111_pci_info</span> <span class="o">*</span><span class="n">pci_info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">edac_op_state</span> <span class="o">==</span> <span class="n">EDAC_OPSTATE_POLL</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Disable System Error reporting */</span>
		<span class="n">edac_pci_read_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_PCI_STSCMD</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val32</span><span class="p">);</span>
		<span class="n">val32</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCI_STSCMD_SERREN</span><span class="p">;</span>
		<span class="n">edac_pci_write_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_PCI_STSCMD</span><span class="p">,</span> <span class="n">val32</span><span class="p">);</span>

		<span class="cm">/* Disable CRC flood packets */</span>
		<span class="n">edac_pci_read_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_HT_LINK</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val32</span><span class="p">);</span>
		<span class="n">val32</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">HT_LINK_CRCFEN</span><span class="p">;</span>
		<span class="n">edac_pci_write_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_HT_LINK</span><span class="p">,</span> <span class="n">val32</span><span class="p">);</span>

		<span class="cm">/* Disable DTSERREN/MARSP/SERREN in Interrupt Control reg */</span>
		<span class="n">edac_pci_read_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_PCI_INTBRG_CTRL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val32</span><span class="p">);</span>
		<span class="n">val32</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCI_INTBRG_CTRL_POLL_MASK</span><span class="p">;</span>
		<span class="n">edac_pci_write_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_PCI_INTBRG_CTRL</span><span class="p">,</span> <span class="n">val32</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">amd8111_pci_bridge_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">edac_pci_ctl_info</span> <span class="o">*</span><span class="n">edac_dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">amd8111_pci_info</span> <span class="o">*</span><span class="n">pci_info</span> <span class="o">=</span> <span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">pvt_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val32</span><span class="p">;</span>

	<span class="cm">/* Check out PCI Bridge Status and Command Register */</span>
	<span class="n">edac_pci_read_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_PCI_STSCMD</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val32</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val32</span> <span class="o">&amp;</span> <span class="n">PCI_STSCMD_CLEAR_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Error(s) in PCI bridge status and command&quot;</span>
			<span class="s">&quot;register on device %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;SSE: %d, RMA: %d, RTA: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">val32</span> <span class="o">&amp;</span> <span class="n">PCI_STSCMD_SSE</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">(</span><span class="n">val32</span> <span class="o">&amp;</span> <span class="n">PCI_STSCMD_RMA</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">(</span><span class="n">val32</span> <span class="o">&amp;</span> <span class="n">PCI_STSCMD_RTA</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>

		<span class="n">val32</span> <span class="o">|=</span> <span class="n">PCI_STSCMD_CLEAR_MASK</span><span class="p">;</span>
		<span class="n">edac_pci_write_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_PCI_STSCMD</span><span class="p">,</span> <span class="n">val32</span><span class="p">);</span>

		<span class="n">edac_pci_handle_npe</span><span class="p">(</span><span class="n">edac_dev</span><span class="p">,</span> <span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Check out HyperTransport Link Control Register */</span>
	<span class="n">edac_pci_read_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_HT_LINK</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val32</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val32</span> <span class="o">&amp;</span> <span class="n">HT_LINK_LKFAIL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Error(s) in hypertransport link control&quot;</span>
			<span class="s">&quot;register on device %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;LKFAIL: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">val32</span> <span class="o">&amp;</span> <span class="n">HT_LINK_LKFAIL</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>

		<span class="n">val32</span> <span class="o">|=</span> <span class="n">HT_LINK_LKFAIL</span><span class="p">;</span>
		<span class="n">edac_pci_write_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_HT_LINK</span><span class="p">,</span> <span class="n">val32</span><span class="p">);</span>

		<span class="n">edac_pci_handle_npe</span><span class="p">(</span><span class="n">edac_dev</span><span class="p">,</span> <span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Check out PCI Interrupt and Bridge Control Register */</span>
	<span class="n">edac_pci_read_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_PCI_INTBRG_CTRL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val32</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val32</span> <span class="o">&amp;</span> <span class="n">PCI_INTBRG_CTRL_DTSTAT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Error(s) in PCI interrupt and bridge control&quot;</span>
			<span class="s">&quot;register on device %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;DTSTAT: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">val32</span> <span class="o">&amp;</span> <span class="n">PCI_INTBRG_CTRL_DTSTAT</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>

		<span class="n">val32</span> <span class="o">|=</span> <span class="n">PCI_INTBRG_CTRL_DTSTAT</span><span class="p">;</span>
		<span class="n">edac_pci_write_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_PCI_INTBRG_CTRL</span><span class="p">,</span> <span class="n">val32</span><span class="p">);</span>

		<span class="n">edac_pci_handle_npe</span><span class="p">(</span><span class="n">edac_dev</span><span class="p">,</span> <span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Check out PCI Bridge Memory Base-Limit Register */</span>
	<span class="n">edac_pci_read_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_MEM_LIM</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val32</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val32</span> <span class="o">&amp;</span> <span class="n">MEM_LIMIT_CLEAR_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span>
			<span class="s">&quot;Error(s) in mem limit register on %s device</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;DPE: %d, RSE: %d, RMA: %d</span><span class="se">\n</span><span class="s">&quot;</span>
			<span class="s">&quot;RTA: %d, STA: %d, MDPE: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">val32</span> <span class="o">&amp;</span> <span class="n">MEM_LIMIT_DPE</span><span class="p">)</span>  <span class="o">!=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">(</span><span class="n">val32</span> <span class="o">&amp;</span> <span class="n">MEM_LIMIT_RSE</span><span class="p">)</span>  <span class="o">!=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">(</span><span class="n">val32</span> <span class="o">&amp;</span> <span class="n">MEM_LIMIT_RMA</span><span class="p">)</span>  <span class="o">!=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">(</span><span class="n">val32</span> <span class="o">&amp;</span> <span class="n">MEM_LIMIT_RTA</span><span class="p">)</span>  <span class="o">!=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">(</span><span class="n">val32</span> <span class="o">&amp;</span> <span class="n">MEM_LIMIT_STA</span><span class="p">)</span>  <span class="o">!=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">(</span><span class="n">val32</span> <span class="o">&amp;</span> <span class="n">MEM_LIMIT_MDPE</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>

		<span class="n">val32</span> <span class="o">|=</span> <span class="n">MEM_LIMIT_CLEAR_MASK</span><span class="p">;</span>
		<span class="n">edac_pci_write_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_MEM_LIM</span><span class="p">,</span> <span class="n">val32</span><span class="p">);</span>

		<span class="n">edac_pci_handle_npe</span><span class="p">(</span><span class="n">edac_dev</span><span class="p">,</span> <span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">legacy_io_res</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">at_compat_reg_broken</span><span class="p">;</span>
<span class="cp">#define LEGACY_NR_PORTS	1</span>

<span class="cm">/* device-specific methods for amd8111 LPC Bridge device */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">amd8111_lpc_bridge_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">amd8111_dev_info</span> <span class="o">*</span><span class="n">dev_info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">val8</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="cm">/* First clear REG_AT_COMPAT[SERR, IOCHK] if necessary */</span>
	<span class="n">legacy_io_res</span> <span class="o">=</span> <span class="n">request_region</span><span class="p">(</span><span class="n">REG_AT_COMPAT</span><span class="p">,</span> <span class="n">LEGACY_NR_PORTS</span><span class="p">,</span>
					<span class="n">AMD8111_EDAC_MOD_STR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">legacy_io_res</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%s: failed to request legacy I/O region &quot;</span>
			<span class="s">&quot;start %d, len %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
			<span class="n">REG_AT_COMPAT</span><span class="p">,</span> <span class="n">LEGACY_NR_PORTS</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">__do_inb</span><span class="p">(</span><span class="n">REG_AT_COMPAT</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val8</span> <span class="o">==</span> <span class="mh">0xff</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* buggy port */</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%s: port %d is buggy, not supported&quot;</span>
				<span class="s">&quot; by hardware?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">REG_AT_COMPAT</span><span class="p">);</span>
			<span class="n">at_compat_reg_broken</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">release_region</span><span class="p">(</span><span class="n">REG_AT_COMPAT</span><span class="p">,</span> <span class="n">LEGACY_NR_PORTS</span><span class="p">);</span>
			<span class="n">legacy_io_res</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">out8</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">val8</span> <span class="o">&amp;</span> <span class="n">AT_COMPAT_SERR</span><span class="p">)</span>
				<span class="n">out8</span> <span class="o">=</span> <span class="n">AT_COMPAT_CLRSERR</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">val8</span> <span class="o">&amp;</span> <span class="n">AT_COMPAT_IOCHK</span><span class="p">)</span>
				<span class="n">out8</span> <span class="o">|=</span> <span class="n">AT_COMPAT_CLRIOCHK</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">out8</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
				<span class="n">__do_outb</span><span class="p">(</span><span class="n">out8</span><span class="p">,</span> <span class="n">REG_AT_COMPAT</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Second clear error flags on LPC bridge */</span>
	<span class="n">edac_pci_read_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_IO_CTRL_1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val8</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val8</span> <span class="o">&amp;</span> <span class="n">IO_CTRL_1_CLEAR_MASK</span><span class="p">)</span>
		<span class="n">edac_pci_write_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_IO_CTRL_1</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">amd8111_lpc_bridge_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">amd8111_dev_info</span> <span class="o">*</span><span class="n">dev_info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">legacy_io_res</span><span class="p">)</span>
		<span class="n">release_region</span><span class="p">(</span><span class="n">REG_AT_COMPAT</span><span class="p">,</span> <span class="n">LEGACY_NR_PORTS</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">amd8111_lpc_bridge_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">edac_device_ctl_info</span> <span class="o">*</span><span class="n">edac_dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">amd8111_dev_info</span> <span class="o">*</span><span class="n">dev_info</span> <span class="o">=</span> <span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">pvt_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">val8</span><span class="p">;</span>

	<span class="n">edac_pci_read_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_IO_CTRL_1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val8</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val8</span> <span class="o">&amp;</span> <span class="n">IO_CTRL_1_CLEAR_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span>
			<span class="s">&quot;Error(s) in IO control register on %s device</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;LPC ERR: %d, PW2LPC: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">val8</span> <span class="o">&amp;</span> <span class="n">IO_CTRL_1_LPC_ERR</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">(</span><span class="n">val8</span> <span class="o">&amp;</span> <span class="n">IO_CTRL_1_PW2LPC</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>

		<span class="n">val8</span> <span class="o">|=</span> <span class="n">IO_CTRL_1_CLEAR_MASK</span><span class="p">;</span>
		<span class="n">edac_pci_write_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">REG_IO_CTRL_1</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>

		<span class="n">edac_device_handle_ue</span><span class="p">(</span><span class="n">edac_dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">at_compat_reg_broken</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">out8</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">__do_inb</span><span class="p">(</span><span class="n">REG_AT_COMPAT</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val8</span> <span class="o">&amp;</span> <span class="n">AT_COMPAT_SERR</span><span class="p">)</span>
			<span class="n">out8</span> <span class="o">=</span> <span class="n">AT_COMPAT_CLRSERR</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val8</span> <span class="o">&amp;</span> <span class="n">AT_COMPAT_IOCHK</span><span class="p">)</span>
			<span class="n">out8</span> <span class="o">|=</span> <span class="n">AT_COMPAT_CLRIOCHK</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">out8</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">__do_outb</span><span class="p">(</span><span class="n">out8</span><span class="p">,</span> <span class="n">REG_AT_COMPAT</span><span class="p">);</span>
			<span class="n">edac_device_handle_ue</span><span class="p">(</span><span class="n">edac_dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
						<span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* General devices represented by edac_device_ctl_info */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">amd8111_dev_info</span> <span class="n">amd8111_devices</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">LPC_BRIDGE</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">err_dev</span> <span class="o">=</span> <span class="n">PCI_DEVICE_ID_AMD_8111_LPC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctl_name</span> <span class="o">=</span> <span class="s">&quot;lpc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">amd8111_lpc_bridge_init</span><span class="p">,</span>
		<span class="p">.</span><span class="n">exit</span> <span class="o">=</span> <span class="n">amd8111_lpc_bridge_exit</span><span class="p">,</span>
		<span class="p">.</span><span class="n">check</span> <span class="o">=</span> <span class="n">amd8111_lpc_bridge_check</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* PCI controllers represented by edac_pci_ctl_info */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">amd8111_pci_info</span> <span class="n">amd8111_pcis</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">PCI_BRIDGE</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">err_dev</span> <span class="o">=</span> <span class="n">PCI_DEVICE_ID_AMD_8111_PCI</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctl_name</span> <span class="o">=</span> <span class="s">&quot;AMD8111_PCI_Controller&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">amd8111_pci_bridge_init</span><span class="p">,</span>
		<span class="p">.</span><span class="n">exit</span> <span class="o">=</span> <span class="n">amd8111_pci_bridge_exit</span><span class="p">,</span>
		<span class="p">.</span><span class="n">check</span> <span class="o">=</span> <span class="n">amd8111_pci_bridge_check</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">amd8111_dev_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				<span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">amd8111_dev_info</span> <span class="o">*</span><span class="n">dev_info</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">amd8111_devices</span><span class="p">[</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">];</span>

	<span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">pci_get_device</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span>
					<span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">err_dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;EDAC device not found:&quot;</span>
			<span class="s">&quot;vendor %x, device %x, name %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">err_dev</span><span class="p">,</span>
			<span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pci_enable_device</span><span class="p">(</span><span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;failed to enable:&quot;</span>
			<span class="s">&quot;vendor %x, device %x, name %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">err_dev</span><span class="p">,</span>
			<span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * we do not allocate extra private structure for</span>
<span class="cm">	 * edac_device_ctl_info, but make use of existing</span>
<span class="cm">	 * one instead.</span>
<span class="cm">	*/</span>
	<span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">edac_idx</span> <span class="o">=</span> <span class="n">edac_device_alloc_index</span><span class="p">();</span>
	<span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span> <span class="o">=</span>
		<span class="n">edac_device_alloc_ctl_info</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
					   <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
					   <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">edac_idx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">pvt_info</span> <span class="o">=</span> <span class="n">dev_info</span><span class="p">;</span>
	<span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">mod_name</span> <span class="o">=</span> <span class="n">AMD8111_EDAC_MOD_STR</span><span class="p">;</span>
	<span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">ctl_name</span> <span class="o">=</span> <span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">;</span>
	<span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">dev_name</span> <span class="o">=</span> <span class="n">dev_name</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">edac_op_state</span> <span class="o">==</span> <span class="n">EDAC_OPSTATE_POLL</span><span class="p">)</span>
		<span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">edac_check</span> <span class="o">=</span> <span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">check</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">init</span><span class="p">)</span>
		<span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">init</span><span class="p">(</span><span class="n">dev_info</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">edac_device_add_device</span><span class="p">(</span><span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;failed to add edac_dev for %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>
		<span class="n">edac_device_free_ctl_info</span><span class="p">(</span><span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;added one edac_dev on AMD8111 &quot;</span>
		<span class="s">&quot;vendor %x, device %x, name %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">err_dev</span><span class="p">,</span>
		<span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">amd8111_dev_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">amd8111_dev_info</span> <span class="o">*</span><span class="n">dev_info</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">dev_info</span> <span class="o">=</span> <span class="n">amd8111_devices</span><span class="p">;</span> <span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">err_dev</span><span class="p">;</span> <span class="n">dev_info</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">err_dev</span><span class="p">)</span>	<span class="cm">/* should never happen */</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">edac_device_del_device</span><span class="p">(</span><span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
		<span class="n">edac_device_free_ctl_info</span><span class="p">(</span><span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">exit</span><span class="p">)</span>
		<span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">exit</span><span class="p">(</span><span class="n">dev_info</span><span class="p">);</span>

	<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">dev_info</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">amd8111_pci_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				<span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">amd8111_pci_info</span> <span class="o">*</span><span class="n">pci_info</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">amd8111_pcis</span><span class="p">[</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">];</span>

	<span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">pci_get_device</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span>
					<span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">err_dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;EDAC device not found:&quot;</span>
			<span class="s">&quot;vendor %x, device %x, name %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">err_dev</span><span class="p">,</span>
			<span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pci_enable_device</span><span class="p">(</span><span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;failed to enable:&quot;</span>
			<span class="s">&quot;vendor %x, device %x, name %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">err_dev</span><span class="p">,</span>
			<span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * we do not allocate extra private structure for</span>
<span class="cm">	 * edac_pci_ctl_info, but make use of existing</span>
<span class="cm">	 * one instead.</span>
<span class="cm">	*/</span>
	<span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">edac_idx</span> <span class="o">=</span> <span class="n">edac_pci_alloc_index</span><span class="p">();</span>
	<span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span> <span class="o">=</span> <span class="n">edac_pci_alloc_ctl_info</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">pvt_info</span> <span class="o">=</span> <span class="n">pci_info</span><span class="p">;</span>
	<span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">mod_name</span> <span class="o">=</span> <span class="n">AMD8111_EDAC_MOD_STR</span><span class="p">;</span>
	<span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">ctl_name</span> <span class="o">=</span> <span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">;</span>
	<span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">dev_name</span> <span class="o">=</span> <span class="n">dev_name</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">edac_op_state</span> <span class="o">==</span> <span class="n">EDAC_OPSTATE_POLL</span><span class="p">)</span>
		<span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">edac_check</span> <span class="o">=</span> <span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">check</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">init</span><span class="p">)</span>
		<span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">init</span><span class="p">(</span><span class="n">pci_info</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">edac_pci_add_device</span><span class="p">(</span><span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="p">,</span> <span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">edac_idx</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;failed to add edac_pci for %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>
		<span class="n">edac_pci_free_ctl_info</span><span class="p">(</span><span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;added one edac_pci on AMD8111 &quot;</span>
		<span class="s">&quot;vendor %x, device %x, name %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">err_dev</span><span class="p">,</span>
		<span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">ctl_name</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">amd8111_pci_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">amd8111_pci_info</span> <span class="o">*</span><span class="n">pci_info</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">pci_info</span> <span class="o">=</span> <span class="n">amd8111_pcis</span><span class="p">;</span> <span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">err_dev</span><span class="p">;</span> <span class="n">pci_info</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">err_dev</span><span class="p">)</span>	<span class="cm">/* should never happen */</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">edac_pci_del_device</span><span class="p">(</span><span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
		<span class="n">edac_pci_free_ctl_info</span><span class="p">(</span><span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">edac_dev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">exit</span><span class="p">)</span>
		<span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">exit</span><span class="p">(</span><span class="n">pci_info</span><span class="p">);</span>

	<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">pci_info</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* PCI Device ID talbe for general EDAC device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">amd8111_edac_dev_tbl</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
	<span class="n">PCI_VEND_DEV</span><span class="p">(</span><span class="n">AMD</span><span class="p">,</span> <span class="mi">8111</span><span class="n">_LPC</span><span class="p">),</span>
	<span class="p">.</span><span class="n">subvendor</span> <span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subdevice</span> <span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">class</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">class_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver_data</span> <span class="o">=</span> <span class="n">LPC_BRIDGE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
	<span class="mi">0</span><span class="p">,</span>
	<span class="p">}</span>			<span class="cm">/* table is NULL-terminated */</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">amd8111_edac_dev_tbl</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">amd8111_edac_dev_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;AMD8111_EDAC_DEV&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">amd8111_dev_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">amd8111_dev_remove</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span> <span class="o">=</span> <span class="n">amd8111_edac_dev_tbl</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* PCI Device ID table for EDAC PCI controller */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">amd8111_edac_pci_tbl</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
	<span class="n">PCI_VEND_DEV</span><span class="p">(</span><span class="n">AMD</span><span class="p">,</span> <span class="mi">8111</span><span class="n">_PCI</span><span class="p">),</span>
	<span class="p">.</span><span class="n">subvendor</span> <span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subdevice</span> <span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">class</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">class_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver_data</span> <span class="o">=</span> <span class="n">PCI_BRIDGE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
	<span class="mi">0</span><span class="p">,</span>
	<span class="p">}</span>			<span class="cm">/* table is NULL-terminated */</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">amd8111_edac_pci_tbl</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">amd8111_edac_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;AMD8111_EDAC_PCI&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">amd8111_pci_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">amd8111_pci_remove</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span> <span class="o">=</span> <span class="n">amd8111_edac_pci_tbl</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">amd8111_edac_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;AMD8111 EDAC driver &quot;</span>	<span class="n">AMD8111_EDAC_REVISION</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">(c) 2008 Wind River Systems, Inc.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Only POLL mode supported so far */</span>
	<span class="n">edac_op_state</span> <span class="o">=</span> <span class="n">EDAC_OPSTATE_POLL</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">amd8111_edac_dev_driver</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">amd8111_edac_pci_driver</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">amd8111_edac_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">amd8111_edac_pci_driver</span><span class="p">);</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">amd8111_edac_dev_driver</span><span class="p">);</span>
<span class="p">}</span>


<span class="n">module_init</span><span class="p">(</span><span class="n">amd8111_edac_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">amd8111_edac_exit</span><span class="p">);</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Cao Qingtao &lt;qingtao.cao@windriver.com&gt;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;AMD8111 HyperTransport I/O Hub EDAC kernel module&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
