# PIPE PHY

This is work area for the CologneChip PHY PIPE developers.

<p align="center">
  <img width="60%" src="../0.doc/images/PHY-Layers.JPG">
</p>

## PIPE Interface Recap
#### Signal Composition
#### Data Flow
#### Control Flow


#### References:

- [CologneChip PHY/PIPE Overview](0.doc/PIPE_overview.pdf)
- [Unified PIPE WP: Supports both PCIe and USB SuperSpeed](https://www.intel.in/content/dam/doc/white-paper/usb3-phy-interface-pci-express-paper.pdf)
- [Unified PIPE Spec](https://www.intel.com/content/www/us/en/io/pci-express/phy-interface-pci-express-sata-usb30-architectures-3-1.html)
- [TUSB1310A USB SuperSpeed PHY with PIPE](https://www.ti.com/product/TUSB1310A)
- [Mithro on SerDes](https://docs.google.com/presentation/d/e/2PACX-1vSgIGVCZtNt8RdifZXOLOJDDCj7g05zxr9WS2NjmQtM_E0GfZKCBYhASCto4eURL-86uNwJaXfo1qMC/pub?start=false&loop=false&delayms=3000#slide=id.g151286a907e_0_230)


--------------------
#### End of Document
