current_design req_ack_synch
clock -name i_clk_a -period 20 -edge {0 10}
clock -name i_clk_b -period 12.5 -edge {0 6.25}
reset -name i_rst -value 0 -async