#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct 23 21:57:33 2018
# Process ID: 10876
# Current directory: C:/Users/ddrew/Documents/ECGR 2181/computer_assignment_2/computer_assignment_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22364 C:\Users\ddrew\Documents\ECGR 2181\computer_assignment_2\computer_assignment_2\computer_assignment_2.xpr
# Log file: C:/Users/ddrew/Documents/ECGR 2181/computer_assignment_2/computer_assignment_2/vivado.log
# Journal file: C:/Users/ddrew/Documents/ECGR 2181/computer_assignment_2/computer_assignment_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ddrew/Documents/ECGR 2181/computer_assignment_2/computer_assignment_2/computer_assignment_2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddrew/Documents/ECGR 2181/computer_assignment_2/computer_assignment_2/computer_assignment_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddrew/Documents/ECGR 2181/computer_assignment_2/computer_assignment_2/computer_assignment_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj encoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ddrew/Documents/ECGR 2181/computer_assignment_2/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/Task3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Task3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ddrew/Documents/ECGR 2181/computer_assignment_2/computer_assignment_2/computer_assignment_2.srcs/sim_1/new/encoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ddrew/Documents/ECGR 2181/computer_assignment_2/computer_assignment_2/computer_assignment_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4966a034ab164ccbba28ad04fc72bfa5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot encoder_tb_behav xil_defaultlib.encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Task3 [task3_default]
Compiling architecture behavioral of entity xil_defaultlib.encoder_tb
Built simulation snapshot encoder_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/ddrew/Documents/ECGR -notrace
couldn't read file "C:/Users/ddrew/Documents/ECGR": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 23 21:58:13 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ddrew/Documents/ECGR 2181/computer_assignment_2/computer_assignment_2/computer_assignment_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "encoder_tb_behav -key {Behavioral:sim_1:Functional:encoder_tb} -tclbatch {encoder_tb.tcl} -view {{C:/Users/ddrew/Documents/ECGR 2181/computer_assignment_2/computer_assignment_2/encoder_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/ddrew/Documents/ECGR 2181/computer_assignment_2/computer_assignment_2/encoder_tb_behav.wcfg}
source encoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'encoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 809.051 ; gain = 29.117
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 23 22:04:33 2018...
