#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Oct 25 13:01:36 2024
# Process ID: 8076
# Current directory: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent988 H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\project_1.xpr
# Log file: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/vivado.log
# Journal file: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPTION_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'AES_ECB_AES_ECB_ENCRYPT_2_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/timescale.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AES_ECB_AES_ECB_ENCRYPT_2_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_cipher_top.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AES_ECB_AES_ECB_ENCRYPT_2_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_key_expand_128.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AES_ECB_AES_ECB_ENCRYPT_2_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_rcon.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AES_ECB_AES_ECB_ENCRYPT_2_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_sbox.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AES_ECB_AES_ECB_ENCRYPT_2_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/timescale.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AES_ECB_AES_ECB_ENCRYPT_2_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_cipher_top.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AES_ECB_AES_ECB_ENCRYPT_2_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_key_expand_128.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AES_ECB_AES_ECB_ENCRYPT_2_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_rcon.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AES_ECB_AES_ECB_ENCRYPT_2_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_sbox.v'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 975.234 ; gain = 240.410
update_compile_order -fileset sources_1
open_bd_design {H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/AES_ECB.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- inpg.fr:user:AES_ECB_ENCRYPT_2:1.0 - AES_ECB_ENCRYPT_2_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <AES_ECB> from BD file <H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/AES_ECB.bd>
ipx::edit_ip_in_project -upgrade true -name AES_ECB_ENCRYPT_2_v1_0_project -directory H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.tmp/AES_ECB_ENCRYPT_2_v1_0_project h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'h:/soc_project/soc_aes_project/soc_project_core2/soc_aes_ecb_2/project_1.tmp/aes_ecb_encrypt_2_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPTION_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0/hdl/AES_ECB_ENCRYPT_2_v1_0_S00_AXI.v:]
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/timescale.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_cipher_top.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_key_expand_128.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_rcon.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_sbox.v' does not exist. The file is ignored.
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0/hdl/AES_ECB_ENCRYPT_2_v1_0.v:]
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/timescale.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_cipher_top.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_key_expand_128.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_rcon.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_sbox.v' does not exist. The file is ignored.
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/timescale.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_cipher_top.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_key_expand_128.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_rcon.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_sbox.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/timescale.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_cipher_top.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_key_expand_128.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_rcon.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/opencores-ip-crypto_core_aes_rijndael_ip_core/opencores-ip-crypto_core_aes_rijndael_ip_core/rtl/verilog/aes_sbox.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv inpg.fr:user:AES_ECB_ENCRYPT_2:1.0 [get_ips  AES_ECB_AES_ECB_ENCRYPT_2_0_0] -log ip_upgrade.log
Upgrading 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/AES_ECB.bd'
INFO: [IP_Flow 19-3422] Upgraded AES_ECB_AES_ECB_ENCRYPT_2_0_0 (AES_ECB_ENCRYPT_2_v1.0 1.0) from revision 8 to revision 9
Wrote  : <H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\project_1.srcs\sources_1\bd\AES_ECB\AES_ECB.bd> 
Wrote  : <H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/ui/bd_d45ed934.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips AES_ECB_AES_ECB_ENCRYPT_2_0_0] -no_script -sync -force -quiet
make_wrapper -files [get_files H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/AES_ECB.bd] -top
Wrote  : <H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\project_1.srcs\sources_1\bd\AES_ECB\AES_ECB.bd> 
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/synth/AES_ECB.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/sim/AES_ECB.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/hdl/AES_ECB_wrapper.v
generate_target all [get_files  H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/AES_ECB.bd]
INFO: [BD 41-1662] The design 'AES_ECB.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\project_1.srcs\sources_1\bd\AES_ECB\AES_ECB.bd> 
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/synth/AES_ECB.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/sim/AES_ECB.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/hdl/AES_ECB_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AES_ECB_ENCRYPT_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/ip/AES_ECB_auto_pc_0_2/AES_ECB_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/hw_handoff/AES_ECB.hwh
Generated Block Design Tcl file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/hw_handoff/AES_ECB_bd.tcl
Generated Hardware Definition File H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/synth/AES_ECB.hwdef
catch { config_ip_cache -export [get_ips -all AES_ECB_AES_ECB_ENCRYPT_2_0_0] }
catch { config_ip_cache -export [get_ips -all AES_ECB_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AES_ECB_auto_pc_0, cache-ID = 59dcb0e9571106c6; cache size = 4.386 MB.
export_ip_user_files -of_objects [get_files H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/AES_ECB.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/AES_ECB.bd]
launch_runs -jobs 12 AES_ECB_AES_ECB_ENCRYPT_2_0_0_synth_1
[Fri Oct 25 13:04:06 2024] Launched AES_ECB_AES_ECB_ENCRYPT_2_0_0_synth_1...
Run output will be captured here: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.runs/AES_ECB_AES_ECB_ENCRYPT_2_0_0_synth_1/runme.log
export_simulation -of_objects [get_files H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/AES_ECB.bd] -directory H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.ip_user_files/sim_scripts -ip_user_files_dir H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.ip_user_files -ipstatic_source_dir H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.cache/compile_simlib/modelsim} {questa=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.cache/compile_simlib/questa} {riviera=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.cache/compile_simlib/riviera} {activehdl=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/AES_ECB.bd}
open_bd_design {H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/AES_ECB.bd}
open_bd_design {H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/AES_ECB.bd}
create_bd_design "AES_ECB_2"
Wrote  : <H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\project_1.srcs\sources_1\bd\AES_ECB_2\AES_ECB_2.bd> 
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs AES_ECB]
close_bd_design [get_bd_designs AES_ECB]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
create_peripheral inpg.fr user AES_ECB_ENCRYPT_2 1.0 -dir H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core inpg.fr:user:AES_ECB_ENCRYPT_2:1.0]
set_property VALUE 16 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core inpg.fr:user:AES_ECB_ENCRYPT_2:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core inpg.fr:user:AES_ECB_ENCRYPT_2:1.0]
write_peripheral [ipx::find_open_core inpg.fr:user:AES_ECB_ENCRYPT_2:1.0]
set_property  ip_repo_paths  {H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/../ip_repo/AES_ECB_ENCRYPT_2_1.0 H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0 H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPTION_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPTION_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_AES_ECB_ENCRYPT_2_v1_0 -directory H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/../ip_repo h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPTION_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0/hdl/AES_ECB_ENCRYPT_2_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0/hdl/AES_ECB_ENCRYPT_2_v1_0.v:]
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_key_expand_128.v H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_cipher_top.v H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_sbox.v H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/timescale.v H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_rcon.v}
INFO: [filemgmt 56-200] Setting project included file 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/timescale.v' to type 'Verilog Header'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0/component.xml' ignored by IP packager.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_ENCRYPT_2_1.0'
startgroup
create_bd_cell -type ip -vlnv inpg.fr:user:AES_ECB_ENCRYPT_2:1.0 AES_ECB_ENCRYPT_2_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/AES_ECB_ENCRYPT_2_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins AES_ECB_ENCRYPT_2_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment </AES_ECB_ENCRYPT_2_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
validate_bd_design -force
export_ip_user_files -of_objects  [get_files H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/AES_ECB.bd] -no_script -reset -force -quiet
remove_files  H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB/AES_ECB.bd
make_wrapper -files [get_files H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/AES_ECB_2.bd] -top
INFO: [BD 41-1662] The design 'AES_ECB_2.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\project_1.srcs\sources_1\bd\AES_ECB_2\AES_ECB_2.bd> 
Wrote  : <H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/ui/bd_350ddd47.ui> 
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/synth/AES_ECB_2.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/sim/AES_ECB_2.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/hdl/AES_ECB_2_wrapper.v
add_files -norecurse H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/hdl/AES_ECB_2_wrapper.v
generate_target all [get_files  H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/AES_ECB_2.bd]
INFO: [BD 41-1662] The design 'AES_ECB_2.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\project_1.srcs\sources_1\bd\AES_ECB_2\AES_ECB_2.bd> 
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/synth/AES_ECB_2.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/sim/AES_ECB_2.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/hdl/AES_ECB_2_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AES_ECB_ENCRYPT_2_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/ip/AES_ECB_2_auto_pc_0/AES_ECB_2_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/hw_handoff/AES_ECB_2.hwh
Generated Block Design Tcl file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/hw_handoff/AES_ECB_2_bd.tcl
Generated Hardware Definition File H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/synth/AES_ECB_2.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1434.578 ; gain = 1.672
catch { config_ip_cache -export [get_ips -all AES_ECB_2_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AES_ECB_2_processing_system7_0_0, cache-ID = 60ec33793000806f; cache size = 4.386 MB.
catch { config_ip_cache -export [get_ips -all AES_ECB_2_AES_ECB_ENCRYPT_2_0_0] }
catch { config_ip_cache -export [get_ips -all AES_ECB_2_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AES_ECB_2_auto_pc_0, cache-ID = 59dcb0e9571106c6; cache size = 4.386 MB.
catch { config_ip_cache -export [get_ips -all AES_ECB_2_rst_ps7_0_50M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AES_ECB_2_rst_ps7_0_50M_0, cache-ID = 1234953e79a943a2; cache size = 4.386 MB.
export_ip_user_files -of_objects [get_files H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/AES_ECB_2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/AES_ECB_2.bd]
launch_runs -jobs 12 AES_ECB_2_AES_ECB_ENCRYPT_2_0_0_synth_1
[Fri Oct 25 13:12:58 2024] Launched AES_ECB_2_AES_ECB_ENCRYPT_2_0_0_synth_1...
Run output will be captured here: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.runs/AES_ECB_2_AES_ECB_ENCRYPT_2_0_0_synth_1/runme.log
export_simulation -of_objects [get_files H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/AES_ECB_2.bd] -directory H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.ip_user_files/sim_scripts -ip_user_files_dir H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.ip_user_files -ipstatic_source_dir H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.cache/compile_simlib/modelsim} {questa=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.cache/compile_simlib/questa} {riviera=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.cache/compile_simlib/riviera} {activehdl=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Oct 25 13:13:46 2024] Launched synth_1...
Run output will be captured here: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.runs/synth_1/runme.log
[Fri Oct 25 13:13:46 2024] Launched impl_1...
Run output will be captured here: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.runs/impl_1/runme.log
validate_bd_design -force
make_wrapper -files [get_files H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/AES_ECB_2.bd] -top
INFO: [BD 41-1662] The design 'AES_ECB_2.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\project_1.srcs\sources_1\bd\AES_ECB_2\AES_ECB_2.bd> 
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/synth/AES_ECB_2.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/sim/AES_ECB_2.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/hdl/AES_ECB_2_wrapper.v
generate_target all [get_files  H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/AES_ECB_2.bd]
INFO: [BD 41-1662] The design 'AES_ECB_2.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\project_1.srcs\sources_1\bd\AES_ECB_2\AES_ECB_2.bd> 
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/synth/AES_ECB_2.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/sim/AES_ECB_2.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/hdl/AES_ECB_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AES_ECB_ENCRYPT_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/ip/AES_ECB_2_auto_pc_0/AES_ECB_2_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/hw_handoff/AES_ECB_2.hwh
Generated Block Design Tcl file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/hw_handoff/AES_ECB_2_bd.tcl
Generated Hardware Definition File H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/synth/AES_ECB_2.hwdef
catch { config_ip_cache -export [get_ips -all AES_ECB_2_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AES_ECB_2_auto_pc_0, cache-ID = 59dcb0e9571106c6; cache size = 4.742 MB.
export_ip_user_files -of_objects [get_files H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/AES_ECB_2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/AES_ECB_2.bd]
export_simulation -of_objects [get_files H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/AES_ECB_2.bd] -directory H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.ip_user_files/sim_scripts -ip_user_files_dir H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.ip_user_files -ipstatic_source_dir H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.cache/compile_simlib/modelsim} {questa=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.cache/compile_simlib/questa} {riviera=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.cache/compile_simlib/riviera} {activehdl=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Oct 25 13:15:25 2024] Launched synth_1...
Run output will be captured here: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.runs/synth_1/runme.log
[Fri Oct 25 13:15:25 2024] Launched impl_1...
Run output will be captured here: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.runs/impl_1/runme.log
reset_run synth_1
reset_target all [get_files  H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/AES_ECB_2.bd]
export_ip_user_files -of_objects  [get_files  H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/AES_ECB_2.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/AES_ECB_2.bd]
generate_target all [get_files  H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/AES_ECB_2.bd]
INFO: [BD 41-1662] The design 'AES_ECB_2.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2\project_1.srcs\sources_1\bd\AES_ECB_2\AES_ECB_2.bd> 
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/synth/AES_ECB_2.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/sim/AES_ECB_2.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/hdl/AES_ECB_2_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AES_ECB_ENCRYPT_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/ip/AES_ECB_2_auto_pc_0/AES_ECB_2_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/hw_handoff/AES_ECB_2.hwh
Generated Block Design Tcl file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/hw_handoff/AES_ECB_2_bd.tcl
Generated Hardware Definition File H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/synth/AES_ECB_2.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1471.547 ; gain = 30.355
catch { config_ip_cache -export [get_ips -all AES_ECB_2_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AES_ECB_2_processing_system7_0_0, cache-ID = 60ec33793000806f; cache size = 4.742 MB.
catch { config_ip_cache -export [get_ips -all AES_ECB_2_AES_ECB_ENCRYPT_2_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AES_ECB_2_AES_ECB_ENCRYPT_2_0_0, cache-ID = 438f26bb63e79e63; cache size = 4.742 MB.
catch { config_ip_cache -export [get_ips -all AES_ECB_2_rst_ps7_0_50M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AES_ECB_2_rst_ps7_0_50M_0, cache-ID = 1234953e79a943a2; cache size = 4.742 MB.
catch { config_ip_cache -export [get_ips -all AES_ECB_2_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AES_ECB_2_auto_pc_0, cache-ID = 59dcb0e9571106c6; cache size = 4.742 MB.
export_ip_user_files -of_objects [get_files H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/AES_ECB_2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/AES_ECB_2.bd]
export_simulation -of_objects [get_files H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.srcs/sources_1/bd/AES_ECB_2/AES_ECB_2.bd] -directory H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.ip_user_files/sim_scripts -ip_user_files_dir H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.ip_user_files -ipstatic_source_dir H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.cache/compile_simlib/modelsim} {questa=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.cache/compile_simlib/questa} {riviera=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.cache/compile_simlib/riviera} {activehdl=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Oct 25 13:17:25 2024] Launched synth_1...
Run output will be captured here: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.runs/synth_1/runme.log
[Fri Oct 25 13:17:25 2024] Launched impl_1...
Run output will be captured here: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 13:17:45 2024...
