--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml kjb5568_rjl5336_lab06.twx kjb5568_rjl5336_lab06.ncd -o
kjb5568_rjl5336_lab06.twr kjb5568_rjl5336_lab06.pcf -ucf Nexys4_Master.ucf

Design file:              kjb5568_rjl5336_lab06.ncd
Physical constraint file: kjb5568_rjl5336_lab06.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1774 paths analyzed, 397 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.300ns.
--------------------------------------------------------------------------------

Paths for end point display/cnt/count_0 (SLICE_X88Y90.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse500/cnt/Q_1 (FF)
  Destination:          display/cnt/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.258ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (1.609 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse500/cnt/Q_1 to display/cnt/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y105.BMUX   Tshcko                0.591   pulse500/clear<16>
                                                       pulse500/cnt/Q_1
    SLICE_X68Y105.A2     net (fanout=1)        0.806   pulse500/cnt/Q<1>
    SLICE_X68Y105.A      Tilo                  0.124   pulse500/clear<16>
                                                       pulse500/clear<16>2
    SLICE_X68Y105.C1     net (fanout=1)        0.669   pulse500/clear<16>1
    SLICE_X68Y105.C      Tilo                  0.124   pulse500/clear<16>
                                                       pulse500/clear<16>4
    SLICE_X88Y90.CE      net (fanout=11)       1.775   strobe
    SLICE_X88Y90.CLK     Tceck                 0.169   display/cnt/count<2>
                                                       display/cnt/count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.258ns (1.008ns logic, 3.250ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse500/cnt/Q_6 (FF)
  Destination:          display/cnt/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (1.609 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse500/cnt/Q_6 to display/cnt/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y106.CQ     Tcko                  0.456   pulse500/cnt/Q<7>
                                                       pulse500/cnt/Q_6
    SLICE_X68Y105.A1     net (fanout=1)        0.827   pulse500/cnt/Q<6>
    SLICE_X68Y105.A      Tilo                  0.124   pulse500/clear<16>
                                                       pulse500/clear<16>2
    SLICE_X68Y105.C1     net (fanout=1)        0.669   pulse500/clear<16>1
    SLICE_X68Y105.C      Tilo                  0.124   pulse500/clear<16>
                                                       pulse500/clear<16>4
    SLICE_X88Y90.CE      net (fanout=11)       1.775   strobe
    SLICE_X88Y90.CLK     Tceck                 0.169   display/cnt/count<2>
                                                       display/cnt/count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.144ns (0.873ns logic, 3.271ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse500/cnt/Q_11 (FF)
  Destination:          display/cnt/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (1.609 - 1.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse500/cnt/Q_11 to display/cnt/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y107.DMUX   Tshcko                0.594   pulse500/cnt/Q<15>
                                                       pulse500/cnt/Q_11
    SLICE_X68Y106.D2     net (fanout=1)        0.814   pulse500/cnt/Q<11>
    SLICE_X68Y106.D      Tilo                  0.124   pulse500/cnt/Q<7>
                                                       pulse500/clear<16>3
    SLICE_X68Y105.C5     net (fanout=1)        0.421   pulse500/clear<16>2
    SLICE_X68Y105.C      Tilo                  0.124   pulse500/clear<16>
                                                       pulse500/clear<16>4
    SLICE_X88Y90.CE      net (fanout=11)       1.775   strobe
    SLICE_X88Y90.CLK     Tceck                 0.169   display/cnt/count<2>
                                                       display/cnt/count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (1.011ns logic, 3.010ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point display/cnt/count_1 (SLICE_X88Y90.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse500/cnt/Q_1 (FF)
  Destination:          display/cnt/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.258ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (1.609 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse500/cnt/Q_1 to display/cnt/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y105.BMUX   Tshcko                0.591   pulse500/clear<16>
                                                       pulse500/cnt/Q_1
    SLICE_X68Y105.A2     net (fanout=1)        0.806   pulse500/cnt/Q<1>
    SLICE_X68Y105.A      Tilo                  0.124   pulse500/clear<16>
                                                       pulse500/clear<16>2
    SLICE_X68Y105.C1     net (fanout=1)        0.669   pulse500/clear<16>1
    SLICE_X68Y105.C      Tilo                  0.124   pulse500/clear<16>
                                                       pulse500/clear<16>4
    SLICE_X88Y90.CE      net (fanout=11)       1.775   strobe
    SLICE_X88Y90.CLK     Tceck                 0.169   display/cnt/count<2>
                                                       display/cnt/count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.258ns (1.008ns logic, 3.250ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse500/cnt/Q_6 (FF)
  Destination:          display/cnt/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (1.609 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse500/cnt/Q_6 to display/cnt/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y106.CQ     Tcko                  0.456   pulse500/cnt/Q<7>
                                                       pulse500/cnt/Q_6
    SLICE_X68Y105.A1     net (fanout=1)        0.827   pulse500/cnt/Q<6>
    SLICE_X68Y105.A      Tilo                  0.124   pulse500/clear<16>
                                                       pulse500/clear<16>2
    SLICE_X68Y105.C1     net (fanout=1)        0.669   pulse500/clear<16>1
    SLICE_X68Y105.C      Tilo                  0.124   pulse500/clear<16>
                                                       pulse500/clear<16>4
    SLICE_X88Y90.CE      net (fanout=11)       1.775   strobe
    SLICE_X88Y90.CLK     Tceck                 0.169   display/cnt/count<2>
                                                       display/cnt/count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.144ns (0.873ns logic, 3.271ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse500/cnt/Q_11 (FF)
  Destination:          display/cnt/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (1.609 - 1.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse500/cnt/Q_11 to display/cnt/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y107.DMUX   Tshcko                0.594   pulse500/cnt/Q<15>
                                                       pulse500/cnt/Q_11
    SLICE_X68Y106.D2     net (fanout=1)        0.814   pulse500/cnt/Q<11>
    SLICE_X68Y106.D      Tilo                  0.124   pulse500/cnt/Q<7>
                                                       pulse500/clear<16>3
    SLICE_X68Y105.C5     net (fanout=1)        0.421   pulse500/clear<16>2
    SLICE_X68Y105.C      Tilo                  0.124   pulse500/clear<16>
                                                       pulse500/clear<16>4
    SLICE_X88Y90.CE      net (fanout=11)       1.775   strobe
    SLICE_X88Y90.CLK     Tceck                 0.169   display/cnt/count<2>
                                                       display/cnt/count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (1.011ns logic, 3.010ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point display/cnt/count_2 (SLICE_X88Y90.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse500/cnt/Q_1 (FF)
  Destination:          display/cnt/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.258ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (1.609 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse500/cnt/Q_1 to display/cnt/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y105.BMUX   Tshcko                0.591   pulse500/clear<16>
                                                       pulse500/cnt/Q_1
    SLICE_X68Y105.A2     net (fanout=1)        0.806   pulse500/cnt/Q<1>
    SLICE_X68Y105.A      Tilo                  0.124   pulse500/clear<16>
                                                       pulse500/clear<16>2
    SLICE_X68Y105.C1     net (fanout=1)        0.669   pulse500/clear<16>1
    SLICE_X68Y105.C      Tilo                  0.124   pulse500/clear<16>
                                                       pulse500/clear<16>4
    SLICE_X88Y90.CE      net (fanout=11)       1.775   strobe
    SLICE_X88Y90.CLK     Tceck                 0.169   display/cnt/count<2>
                                                       display/cnt/count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.258ns (1.008ns logic, 3.250ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse500/cnt/Q_6 (FF)
  Destination:          display/cnt/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (1.609 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse500/cnt/Q_6 to display/cnt/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y106.CQ     Tcko                  0.456   pulse500/cnt/Q<7>
                                                       pulse500/cnt/Q_6
    SLICE_X68Y105.A1     net (fanout=1)        0.827   pulse500/cnt/Q<6>
    SLICE_X68Y105.A      Tilo                  0.124   pulse500/clear<16>
                                                       pulse500/clear<16>2
    SLICE_X68Y105.C1     net (fanout=1)        0.669   pulse500/clear<16>1
    SLICE_X68Y105.C      Tilo                  0.124   pulse500/clear<16>
                                                       pulse500/clear<16>4
    SLICE_X88Y90.CE      net (fanout=11)       1.775   strobe
    SLICE_X88Y90.CLK     Tceck                 0.169   display/cnt/count<2>
                                                       display/cnt/count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.144ns (0.873ns logic, 3.271ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse500/cnt/Q_11 (FF)
  Destination:          display/cnt/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (1.609 - 1.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse500/cnt/Q_11 to display/cnt/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y107.DMUX   Tshcko                0.594   pulse500/cnt/Q<15>
                                                       pulse500/cnt/Q_11
    SLICE_X68Y106.D2     net (fanout=1)        0.814   pulse500/cnt/Q<11>
    SLICE_X68Y106.D      Tilo                  0.124   pulse500/cnt/Q<7>
                                                       pulse500/clear<16>3
    SLICE_X68Y105.C5     net (fanout=1)        0.421   pulse500/clear<16>2
    SLICE_X68Y105.C      Tilo                  0.124   pulse500/clear<16>
                                                       pulse500/clear<16>4
    SLICE_X88Y90.CE      net (fanout=11)       1.775   strobe
    SLICE_X88Y90.CLK     Tceck                 0.169   display/cnt/count<2>
                                                       display/cnt/count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (1.011ns logic, 3.010ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point KB_FSM/presentstate_FSM_FFd2 (SLICE_X84Y94.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Debounce_CLK/Flip2/Q (FF)
  Destination:          KB_FSM/presentstate_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 1)
  Clock Path Skew:      0.277ns (0.877 - 0.600)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Debounce_CLK/Flip2/Q to KB_FSM/presentstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y100.CQ     Tcko                  0.164   Debounce_CLK/Flip2/Q
                                                       Debounce_CLK/Flip2/Q
    SLICE_X84Y94.B5      net (fanout=4)        0.273   Debounce_CLK/Flip2/Q
    SLICE_X84Y94.CLK     Tah         (-Th)     0.083   KB_FSM/presentstate_FSM_FFd5
                                                       KB_FSM/presentstate_FSM_FFd2-In1
                                                       KB_FSM/presentstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.081ns logic, 0.273ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point KB_FSM/presentstate_FSM_FFd3 (SLICE_X84Y94.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Debounce_CLK/Flip2/Q (FF)
  Destination:          KB_FSM/presentstate_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 1)
  Clock Path Skew:      0.277ns (0.877 - 0.600)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Debounce_CLK/Flip2/Q to KB_FSM/presentstate_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y100.CQ     Tcko                  0.164   Debounce_CLK/Flip2/Q
                                                       Debounce_CLK/Flip2/Q
    SLICE_X84Y94.B5      net (fanout=4)        0.273   Debounce_CLK/Flip2/Q
    SLICE_X84Y94.CLK     Tah         (-Th)     0.076   KB_FSM/presentstate_FSM_FFd5
                                                       KB_FSM/presentstate_FSM_FFd3-In1
                                                       KB_FSM/presentstate_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.088ns logic, 0.273ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point pulse1000/cnt/Q_6 (SLICE_X68Y109.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pulse1000/cnt/count_6 (FF)
  Destination:          pulse1000/cnt/Q_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pulse1000/cnt/count_6 to pulse1000/cnt/Q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y109.CQ     Tcko                  0.141   pulse1000/cnt/count<7>
                                                       pulse1000/cnt/count_6
    SLICE_X68Y109.CX     net (fanout=2)        0.070   pulse1000/cnt/count<6>
    SLICE_X68Y109.CLK    Tckdi       (-Th)     0.076   pulse1000/cnt/count<7>
                                                       pulse1000/cnt/Q_6
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.065ns logic, 0.070ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: pulse1000/cnt/count<3>/CLK
  Logical resource: pulse1000/cnt/count_0/CK
  Location pin: SLICE_X68Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: pulse1000/cnt/count<3>/CLK
  Logical resource: pulse1000/cnt/count_0/CK
  Location pin: SLICE_X68Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.300|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1774 paths, 0 nets, and 291 connections

Design statistics:
   Minimum period:   4.300ns{1}   (Maximum frequency: 232.558MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 13 15:21:42 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 672 MB



