{
  "main": {
    "id": "f03aafa57b551ee0",
    "type": "split",
    "children": [
      {
        "id": "ff6d8da8d17effe2",
        "type": "leaf",
        "state": {
          "type": "markdown",
          "state": {
            "file": "SoC projects/IC Design/Low Power Design/Power Gating and Retention.md",
            "mode": "source",
            "source": false
          }
        }
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "b84df2d050fb6265",
    "type": "mobile-drawer",
    "children": [
      {
        "id": "74ca44a520da06f5",
        "type": "leaf",
        "state": {
          "type": "file-explorer",
          "state": {}
        }
      },
      {
        "id": "41e8452e3ae2c140",
        "type": "leaf",
        "state": {
          "type": "search",
          "state": {
            "query": "tag:#IP介绍",
            "matchingCase": false,
            "explainSearch": false,
            "collapseAll": false,
            "extraContext": false,
            "sortOrder": "alphabetical"
          }
        }
      }
    ],
    "currentTab": 0
  },
  "right": {
    "id": "68b10cc8d1c19a1a",
    "type": "mobile-drawer",
    "children": [
      {
        "id": "467f7bd901262fb0",
        "type": "leaf",
        "state": {
          "type": "backlink",
          "state": {
            "file": "SoC projects/IC Design/Low Power Design/Power Gating and Retention.md",
            "collapseAll": false,
            "extraContext": false,
            "sortOrder": "alphabetical",
            "showSearch": false,
            "searchQuery": "",
            "backlinkCollapsed": true,
            "unlinkedCollapsed": false
          }
        }
      },
      {
        "id": "767b06cb4ccd2aa5",
        "type": "leaf",
        "state": {
          "type": "outgoing-link",
          "state": {
            "file": "SoC projects/IC Design/Low Power Design/Power Gating and Retention.md",
            "linksCollapsed": false,
            "unlinkedCollapsed": true
          }
        }
      },
      {
        "id": "20072fc63b27bcb4",
        "type": "leaf",
        "state": {
          "type": "outline",
          "state": {
            "file": "SoC projects/IC Design/Low Power Design/Power Gating and Retention.md"
          }
        }
      },
      {
        "id": "3d48efc7bb141f08",
        "type": "leaf",
        "state": {
          "type": "advanced-tables-toolbar",
          "state": {}
        }
      }
    ],
    "currentTab": 2,
    "pinned": true
  },
  "active": "ff6d8da8d17effe2",
  "lastOpenFiles": [
    "SoC projects/IC Design/Low Power Design/Power Gating and Retention.md",
    "SoC projects/Cortex M0 Design Start/Look into IPs/APB Power Ctrl.md",
    "SoC projects/Cortex M0 Design Start/Look into IPs/APB Register File.md",
    "SoC projects/Cortex M0 Design Start/pics/ICG.png",
    "SoC projects/Cortex M0 Design Start/Look into IPs/APB System.md",
    "pclken wave.png.md",
    "SoC projects/Cortex M0 Design Start/pics/pclken wave.png",
    "SoC projects/Cortex M0 Design Start/Look into IPs/APB interrupt.md",
    "SoC projects/IC Design/Low Power Design/Clock Gating.md",
    "SoC projects/Cortex M0 Design Start/Look into IPs/APB Bridge.md"
  ]
}