#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001bfe06be200 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001bfe06f8160_0 .net "PC", 31 0, v000001bfe06f21d0_0;  1 drivers
v000001bfe06f7c60_0 .var "clk", 0 0;
v000001bfe06f7da0_0 .net "clkout", 0 0, L_000001bfe06fe110;  1 drivers
v000001bfe06f92e0_0 .net "cycles_consumed", 31 0, v000001bfe06f9240_0;  1 drivers
v000001bfe06f7ee0_0 .var "rst", 0 0;
S_000001bfe06be520 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001bfe06be200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001bfe06d0740 .param/l "RType" 0 4 2, C4<000000>;
P_000001bfe06d0778 .param/l "add" 0 4 5, C4<100000>;
P_000001bfe06d07b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001bfe06d07e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001bfe06d0820 .param/l "and_" 0 4 5, C4<100100>;
P_000001bfe06d0858 .param/l "andi" 0 4 8, C4<001100>;
P_000001bfe06d0890 .param/l "beq" 0 4 10, C4<000100>;
P_000001bfe06d08c8 .param/l "bne" 0 4 10, C4<000101>;
P_000001bfe06d0900 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001bfe06d0938 .param/l "j" 0 4 12, C4<000010>;
P_000001bfe06d0970 .param/l "jal" 0 4 12, C4<000011>;
P_000001bfe06d09a8 .param/l "jr" 0 4 6, C4<001000>;
P_000001bfe06d09e0 .param/l "lw" 0 4 8, C4<100011>;
P_000001bfe06d0a18 .param/l "nor_" 0 4 5, C4<100111>;
P_000001bfe06d0a50 .param/l "or_" 0 4 5, C4<100101>;
P_000001bfe06d0a88 .param/l "ori" 0 4 8, C4<001101>;
P_000001bfe06d0ac0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001bfe06d0af8 .param/l "sll" 0 4 6, C4<000000>;
P_000001bfe06d0b30 .param/l "slt" 0 4 5, C4<101010>;
P_000001bfe06d0b68 .param/l "slti" 0 4 8, C4<101010>;
P_000001bfe06d0ba0 .param/l "srl" 0 4 6, C4<000010>;
P_000001bfe06d0bd8 .param/l "sub" 0 4 5, C4<100010>;
P_000001bfe06d0c10 .param/l "subu" 0 4 5, C4<100011>;
P_000001bfe06d0c48 .param/l "sw" 0 4 8, C4<101011>;
P_000001bfe06d0c80 .param/l "xor_" 0 4 5, C4<100110>;
P_000001bfe06d0cb8 .param/l "xori" 0 4 8, C4<001110>;
L_000001bfe06fde70 .functor NOT 1, v000001bfe06f7ee0_0, C4<0>, C4<0>, C4<0>;
L_000001bfe06fe730 .functor NOT 1, v000001bfe06f7ee0_0, C4<0>, C4<0>, C4<0>;
L_000001bfe06fe260 .functor NOT 1, v000001bfe06f7ee0_0, C4<0>, C4<0>, C4<0>;
L_000001bfe06fe490 .functor NOT 1, v000001bfe06f7ee0_0, C4<0>, C4<0>, C4<0>;
L_000001bfe06fdc40 .functor NOT 1, v000001bfe06f7ee0_0, C4<0>, C4<0>, C4<0>;
L_000001bfe06fe1f0 .functor NOT 1, v000001bfe06f7ee0_0, C4<0>, C4<0>, C4<0>;
L_000001bfe06fe500 .functor NOT 1, v000001bfe06f7ee0_0, C4<0>, C4<0>, C4<0>;
L_000001bfe06fe7a0 .functor NOT 1, v000001bfe06f7ee0_0, C4<0>, C4<0>, C4<0>;
L_000001bfe06fe110 .functor OR 1, v000001bfe06f7c60_0, v000001bfe06c8640_0, C4<0>, C4<0>;
L_000001bfe06fdb60 .functor OR 1, L_000001bfe07d2950, L_000001bfe07d32b0, C4<0>, C4<0>;
L_000001bfe06fdd90 .functor AND 1, L_000001bfe07d3a30, L_000001bfe07d2a90, C4<1>, C4<1>;
L_000001bfe06fe570 .functor NOT 1, v000001bfe06f7ee0_0, C4<0>, C4<0>, C4<0>;
L_000001bfe06fe6c0 .functor OR 1, L_000001bfe07d2bd0, L_000001bfe07d30d0, C4<0>, C4<0>;
L_000001bfe06fe340 .functor OR 1, L_000001bfe06fe6c0, L_000001bfe07d38f0, C4<0>, C4<0>;
L_000001bfe06fe030 .functor OR 1, L_000001bfe07d3e90, L_000001bfe07d4640, C4<0>, C4<0>;
L_000001bfe06fd930 .functor AND 1, L_000001bfe07d3df0, L_000001bfe06fe030, C4<1>, C4<1>;
L_000001bfe06fd9a0 .functor OR 1, L_000001bfe07d6120, L_000001bfe07d4a00, C4<0>, C4<0>;
L_000001bfe06fdd20 .functor AND 1, L_000001bfe07d48c0, L_000001bfe06fd9a0, C4<1>, C4<1>;
L_000001bfe06fe0a0 .functor NOT 1, L_000001bfe06fe110, C4<0>, C4<0>, C4<0>;
v000001bfe06f2450_0 .net "ALUOp", 3 0, v000001bfe06c8000_0;  1 drivers
v000001bfe06f2590_0 .net "ALUResult", 31 0, v000001bfe06f3210_0;  1 drivers
v000001bfe06f2630_0 .net "ALUSrc", 0 0, v000001bfe06c9220_0;  1 drivers
v000001bfe06f46e0_0 .net "ALUin2", 31 0, L_000001bfe07d5540;  1 drivers
v000001bfe06f3ba0_0 .net "MemReadEn", 0 0, v000001bfe06c7920_0;  1 drivers
v000001bfe06f4dc0_0 .net "MemWriteEn", 0 0, v000001bfe06c92c0_0;  1 drivers
v000001bfe06f5540_0 .net "MemtoReg", 0 0, v000001bfe06c8fa0_0;  1 drivers
v000001bfe06f50e0_0 .net "PC", 31 0, v000001bfe06f21d0_0;  alias, 1 drivers
v000001bfe06f4be0_0 .net "PCPlus1", 31 0, L_000001bfe07d4430;  1 drivers
v000001bfe06f3880_0 .net "PCsrc", 0 0, v000001bfe06f1c30_0;  1 drivers
v000001bfe06f4e60_0 .net "RegDst", 0 0, v000001bfe06c80a0_0;  1 drivers
v000001bfe06f55e0_0 .net "RegWriteEn", 0 0, v000001bfe06c7c40_0;  1 drivers
v000001bfe06f4f00_0 .net "WriteRegister", 4 0, L_000001bfe07d44d0;  1 drivers
v000001bfe06f43c0_0 .net *"_ivl_0", 0 0, L_000001bfe06fde70;  1 drivers
L_000001bfe078a620 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f4b40_0 .net/2u *"_ivl_10", 4 0, L_000001bfe078a620;  1 drivers
L_000001bfe078aa10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f4140_0 .net *"_ivl_101", 15 0, L_000001bfe078aa10;  1 drivers
v000001bfe06f5220_0 .net *"_ivl_102", 31 0, L_000001bfe07d2770;  1 drivers
L_000001bfe078aa58 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f4320_0 .net *"_ivl_105", 25 0, L_000001bfe078aa58;  1 drivers
L_000001bfe078aaa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f52c0_0 .net/2u *"_ivl_106", 31 0, L_000001bfe078aaa0;  1 drivers
v000001bfe06f3ec0_0 .net *"_ivl_108", 0 0, L_000001bfe07d3a30;  1 drivers
L_000001bfe078aae8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f5040_0 .net/2u *"_ivl_110", 5 0, L_000001bfe078aae8;  1 drivers
v000001bfe06f4820_0 .net *"_ivl_112", 0 0, L_000001bfe07d2a90;  1 drivers
v000001bfe06f3c40_0 .net *"_ivl_115", 0 0, L_000001bfe06fdd90;  1 drivers
v000001bfe06f3ce0_0 .net *"_ivl_116", 47 0, L_000001bfe07d4110;  1 drivers
L_000001bfe078ab30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f4d20_0 .net *"_ivl_119", 15 0, L_000001bfe078ab30;  1 drivers
L_000001bfe078a668 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bfe06f54a0_0 .net/2u *"_ivl_12", 5 0, L_000001bfe078a668;  1 drivers
v000001bfe06f39c0_0 .net *"_ivl_120", 47 0, L_000001bfe07d33f0;  1 drivers
L_000001bfe078ab78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f5720_0 .net *"_ivl_123", 15 0, L_000001bfe078ab78;  1 drivers
v000001bfe06f3f60_0 .net *"_ivl_125", 0 0, L_000001bfe07d2db0;  1 drivers
v000001bfe06f5680_0 .net *"_ivl_126", 31 0, L_000001bfe07d2e50;  1 drivers
v000001bfe06f4960_0 .net *"_ivl_128", 47 0, L_000001bfe07d2ef0;  1 drivers
v000001bfe06f5400_0 .net *"_ivl_130", 47 0, L_000001bfe07d3030;  1 drivers
v000001bfe06f3920_0 .net *"_ivl_132", 47 0, L_000001bfe07d3670;  1 drivers
v000001bfe06f3b00_0 .net *"_ivl_134", 47 0, L_000001bfe07d2630;  1 drivers
v000001bfe06f3d80_0 .net *"_ivl_14", 0 0, L_000001bfe06f8b60;  1 drivers
v000001bfe06f3e20_0 .net *"_ivl_140", 0 0, L_000001bfe06fe570;  1 drivers
L_000001bfe078ac08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f4c80_0 .net/2u *"_ivl_142", 31 0, L_000001bfe078ac08;  1 drivers
L_000001bfe078ace0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001bfe06f4460_0 .net/2u *"_ivl_146", 5 0, L_000001bfe078ace0;  1 drivers
v000001bfe06f3a60_0 .net *"_ivl_148", 0 0, L_000001bfe07d2bd0;  1 drivers
L_000001bfe078ad28 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001bfe06f4fa0_0 .net/2u *"_ivl_150", 5 0, L_000001bfe078ad28;  1 drivers
v000001bfe06f4000_0 .net *"_ivl_152", 0 0, L_000001bfe07d30d0;  1 drivers
v000001bfe06f4aa0_0 .net *"_ivl_155", 0 0, L_000001bfe06fe6c0;  1 drivers
L_000001bfe078ad70 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001bfe06f40a0_0 .net/2u *"_ivl_156", 5 0, L_000001bfe078ad70;  1 drivers
v000001bfe06f4500_0 .net *"_ivl_158", 0 0, L_000001bfe07d38f0;  1 drivers
L_000001bfe078a6b0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001bfe06f41e0_0 .net/2u *"_ivl_16", 4 0, L_000001bfe078a6b0;  1 drivers
v000001bfe06f4640_0 .net *"_ivl_161", 0 0, L_000001bfe06fe340;  1 drivers
L_000001bfe078adb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f48c0_0 .net/2u *"_ivl_162", 15 0, L_000001bfe078adb8;  1 drivers
v000001bfe06f4280_0 .net *"_ivl_164", 31 0, L_000001bfe07d3990;  1 drivers
v000001bfe06f45a0_0 .net *"_ivl_167", 0 0, L_000001bfe07d3ad0;  1 drivers
v000001bfe06f5360_0 .net *"_ivl_168", 15 0, L_000001bfe07d3b70;  1 drivers
v000001bfe06f4a00_0 .net *"_ivl_170", 31 0, L_000001bfe07d3c10;  1 drivers
v000001bfe06f4780_0 .net *"_ivl_174", 31 0, L_000001bfe07d3d50;  1 drivers
L_000001bfe078ae00 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f5180_0 .net *"_ivl_177", 25 0, L_000001bfe078ae00;  1 drivers
L_000001bfe078ae48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f5a70_0 .net/2u *"_ivl_178", 31 0, L_000001bfe078ae48;  1 drivers
v000001bfe06f6470_0 .net *"_ivl_180", 0 0, L_000001bfe07d3df0;  1 drivers
L_000001bfe078ae90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f6e70_0 .net/2u *"_ivl_182", 5 0, L_000001bfe078ae90;  1 drivers
v000001bfe06f74b0_0 .net *"_ivl_184", 0 0, L_000001bfe07d3e90;  1 drivers
L_000001bfe078aed8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bfe06f6010_0 .net/2u *"_ivl_186", 5 0, L_000001bfe078aed8;  1 drivers
v000001bfe06f5890_0 .net *"_ivl_188", 0 0, L_000001bfe07d4640;  1 drivers
v000001bfe06f6f10_0 .net *"_ivl_19", 4 0, L_000001bfe06f8ca0;  1 drivers
v000001bfe06f5930_0 .net *"_ivl_191", 0 0, L_000001bfe06fe030;  1 drivers
v000001bfe06f6fb0_0 .net *"_ivl_193", 0 0, L_000001bfe06fd930;  1 drivers
L_000001bfe078af20 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bfe06f6510_0 .net/2u *"_ivl_194", 5 0, L_000001bfe078af20;  1 drivers
v000001bfe06f7550_0 .net *"_ivl_196", 0 0, L_000001bfe07d5680;  1 drivers
L_000001bfe078af68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bfe06f5bb0_0 .net/2u *"_ivl_198", 31 0, L_000001bfe078af68;  1 drivers
L_000001bfe078a5d8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f60b0_0 .net/2u *"_ivl_2", 5 0, L_000001bfe078a5d8;  1 drivers
v000001bfe06f5ed0_0 .net *"_ivl_20", 4 0, L_000001bfe06f9380;  1 drivers
v000001bfe06f72d0_0 .net *"_ivl_200", 31 0, L_000001bfe07d6440;  1 drivers
v000001bfe06f7370_0 .net *"_ivl_204", 31 0, L_000001bfe07d5180;  1 drivers
L_000001bfe078afb0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f6a10_0 .net *"_ivl_207", 25 0, L_000001bfe078afb0;  1 drivers
L_000001bfe078aff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f7410_0 .net/2u *"_ivl_208", 31 0, L_000001bfe078aff8;  1 drivers
v000001bfe06f7050_0 .net *"_ivl_210", 0 0, L_000001bfe07d48c0;  1 drivers
L_000001bfe078b040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f63d0_0 .net/2u *"_ivl_212", 5 0, L_000001bfe078b040;  1 drivers
v000001bfe06f5cf0_0 .net *"_ivl_214", 0 0, L_000001bfe07d6120;  1 drivers
L_000001bfe078b088 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bfe06f5d90_0 .net/2u *"_ivl_216", 5 0, L_000001bfe078b088;  1 drivers
v000001bfe06f6790_0 .net *"_ivl_218", 0 0, L_000001bfe07d4a00;  1 drivers
v000001bfe06f70f0_0 .net *"_ivl_221", 0 0, L_000001bfe06fd9a0;  1 drivers
v000001bfe06f6d30_0 .net *"_ivl_223", 0 0, L_000001bfe06fdd20;  1 drivers
L_000001bfe078b0d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bfe06f6b50_0 .net/2u *"_ivl_224", 5 0, L_000001bfe078b0d0;  1 drivers
v000001bfe06f65b0_0 .net *"_ivl_226", 0 0, L_000001bfe07d5220;  1 drivers
v000001bfe06f6150_0 .net *"_ivl_228", 31 0, L_000001bfe07d5b80;  1 drivers
v000001bfe06f6830_0 .net *"_ivl_24", 0 0, L_000001bfe06fe260;  1 drivers
L_000001bfe078a6f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f59d0_0 .net/2u *"_ivl_26", 4 0, L_000001bfe078a6f8;  1 drivers
v000001bfe06f6650_0 .net *"_ivl_29", 4 0, L_000001bfe06f8020;  1 drivers
v000001bfe06f66f0_0 .net *"_ivl_32", 0 0, L_000001bfe06fe490;  1 drivers
L_000001bfe078a740 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f6bf0_0 .net/2u *"_ivl_34", 4 0, L_000001bfe078a740;  1 drivers
v000001bfe06f5b10_0 .net *"_ivl_37", 4 0, L_000001bfe06f8200;  1 drivers
v000001bfe06f6330_0 .net *"_ivl_40", 0 0, L_000001bfe06fdc40;  1 drivers
L_000001bfe078a788 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f68d0_0 .net/2u *"_ivl_42", 15 0, L_000001bfe078a788;  1 drivers
v000001bfe06f6970_0 .net *"_ivl_45", 15 0, L_000001bfe07d29f0;  1 drivers
v000001bfe06f7190_0 .net *"_ivl_48", 0 0, L_000001bfe06fe1f0;  1 drivers
v000001bfe06f5e30_0 .net *"_ivl_5", 5 0, L_000001bfe06f82a0;  1 drivers
L_000001bfe078a7d0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f7730_0 .net/2u *"_ivl_50", 36 0, L_000001bfe078a7d0;  1 drivers
L_000001bfe078a818 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f7690_0 .net/2u *"_ivl_52", 31 0, L_000001bfe078a818;  1 drivers
v000001bfe06f75f0_0 .net *"_ivl_55", 4 0, L_000001bfe07d3710;  1 drivers
v000001bfe06f6ab0_0 .net *"_ivl_56", 36 0, L_000001bfe07d2d10;  1 drivers
v000001bfe06f5c50_0 .net *"_ivl_58", 36 0, L_000001bfe07d3530;  1 drivers
v000001bfe06f5f70_0 .net *"_ivl_62", 0 0, L_000001bfe06fe500;  1 drivers
L_000001bfe078a860 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f61f0_0 .net/2u *"_ivl_64", 5 0, L_000001bfe078a860;  1 drivers
v000001bfe06f6290_0 .net *"_ivl_67", 5 0, L_000001bfe07d3f30;  1 drivers
v000001bfe06f6c90_0 .net *"_ivl_70", 0 0, L_000001bfe06fe7a0;  1 drivers
L_000001bfe078a8a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f6dd0_0 .net/2u *"_ivl_72", 57 0, L_000001bfe078a8a8;  1 drivers
L_000001bfe078a8f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f7230_0 .net/2u *"_ivl_74", 31 0, L_000001bfe078a8f0;  1 drivers
v000001bfe06f96a0_0 .net *"_ivl_77", 25 0, L_000001bfe07d4390;  1 drivers
v000001bfe06f8a20_0 .net *"_ivl_78", 57 0, L_000001bfe07d3350;  1 drivers
v000001bfe06f8480_0 .net *"_ivl_8", 0 0, L_000001bfe06fe730;  1 drivers
v000001bfe06f7a80_0 .net *"_ivl_80", 57 0, L_000001bfe07d28b0;  1 drivers
L_000001bfe078a938 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bfe06f8e80_0 .net/2u *"_ivl_84", 31 0, L_000001bfe078a938;  1 drivers
L_000001bfe078a980 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bfe06f7d00_0 .net/2u *"_ivl_88", 5 0, L_000001bfe078a980;  1 drivers
v000001bfe06f8340_0 .net *"_ivl_90", 0 0, L_000001bfe07d2950;  1 drivers
L_000001bfe078a9c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bfe06f9560_0 .net/2u *"_ivl_92", 5 0, L_000001bfe078a9c8;  1 drivers
v000001bfe06f83e0_0 .net *"_ivl_94", 0 0, L_000001bfe07d32b0;  1 drivers
v000001bfe06f8f20_0 .net *"_ivl_97", 0 0, L_000001bfe06fdb60;  1 drivers
v000001bfe06f8de0_0 .net *"_ivl_98", 47 0, L_000001bfe07d2c70;  1 drivers
v000001bfe06f7e40_0 .net "adderResult", 31 0, L_000001bfe07d3490;  1 drivers
v000001bfe06f91a0_0 .net "address", 31 0, L_000001bfe07d3210;  1 drivers
v000001bfe06f7bc0_0 .net "clk", 0 0, L_000001bfe06fe110;  alias, 1 drivers
v000001bfe06f9240_0 .var "cycles_consumed", 31 0;
v000001bfe06f9600_0 .net "extImm", 31 0, L_000001bfe07d3cb0;  1 drivers
v000001bfe06f8fc0_0 .net "funct", 5 0, L_000001bfe07d42f0;  1 drivers
v000001bfe06f9420_0 .net "hlt", 0 0, v000001bfe06c8640_0;  1 drivers
v000001bfe06f8700_0 .net "imm", 15 0, L_000001bfe07d4070;  1 drivers
v000001bfe06f8520_0 .net "immediate", 31 0, L_000001bfe07d50e0;  1 drivers
v000001bfe06f8d40_0 .net "input_clk", 0 0, v000001bfe06f7c60_0;  1 drivers
v000001bfe06f85c0_0 .net "instruction", 31 0, L_000001bfe07d2f90;  1 drivers
v000001bfe06f8ac0_0 .net "memoryReadData", 31 0, v000001bfe06f3170_0;  1 drivers
v000001bfe06f8660_0 .net "nextPC", 31 0, L_000001bfe07d3850;  1 drivers
v000001bfe06f9740_0 .net "opcode", 5 0, L_000001bfe06f9100;  1 drivers
v000001bfe06f8840_0 .net "rd", 4 0, L_000001bfe06f7f80;  1 drivers
v000001bfe06f7b20_0 .net "readData1", 31 0, L_000001bfe06fe3b0;  1 drivers
v000001bfe06f87a0_0 .net "readData1_w", 31 0, L_000001bfe07d4dc0;  1 drivers
v000001bfe06f8c00_0 .net "readData2", 31 0, L_000001bfe06fe2d0;  1 drivers
v000001bfe06f94c0_0 .net "rs", 4 0, L_000001bfe06f80c0;  1 drivers
v000001bfe06f9060_0 .net "rst", 0 0, v000001bfe06f7ee0_0;  1 drivers
v000001bfe06f78a0_0 .net "rt", 4 0, L_000001bfe07d35d0;  1 drivers
v000001bfe06f7940_0 .net "shamt", 31 0, L_000001bfe07d2810;  1 drivers
v000001bfe06f88e0_0 .net "wire_instruction", 31 0, L_000001bfe06fdfc0;  1 drivers
v000001bfe06f8980_0 .net "writeData", 31 0, L_000001bfe07d5400;  1 drivers
v000001bfe06f79e0_0 .net "zero", 0 0, L_000001bfe07d4820;  1 drivers
L_000001bfe06f82a0 .part L_000001bfe07d2f90, 26, 6;
L_000001bfe06f9100 .functor MUXZ 6, L_000001bfe06f82a0, L_000001bfe078a5d8, L_000001bfe06fde70, C4<>;
L_000001bfe06f8b60 .cmp/eq 6, L_000001bfe06f9100, L_000001bfe078a668;
L_000001bfe06f8ca0 .part L_000001bfe07d2f90, 11, 5;
L_000001bfe06f9380 .functor MUXZ 5, L_000001bfe06f8ca0, L_000001bfe078a6b0, L_000001bfe06f8b60, C4<>;
L_000001bfe06f7f80 .functor MUXZ 5, L_000001bfe06f9380, L_000001bfe078a620, L_000001bfe06fe730, C4<>;
L_000001bfe06f8020 .part L_000001bfe07d2f90, 21, 5;
L_000001bfe06f80c0 .functor MUXZ 5, L_000001bfe06f8020, L_000001bfe078a6f8, L_000001bfe06fe260, C4<>;
L_000001bfe06f8200 .part L_000001bfe07d2f90, 16, 5;
L_000001bfe07d35d0 .functor MUXZ 5, L_000001bfe06f8200, L_000001bfe078a740, L_000001bfe06fe490, C4<>;
L_000001bfe07d29f0 .part L_000001bfe07d2f90, 0, 16;
L_000001bfe07d4070 .functor MUXZ 16, L_000001bfe07d29f0, L_000001bfe078a788, L_000001bfe06fdc40, C4<>;
L_000001bfe07d3710 .part L_000001bfe07d2f90, 6, 5;
L_000001bfe07d2d10 .concat [ 5 32 0 0], L_000001bfe07d3710, L_000001bfe078a818;
L_000001bfe07d3530 .functor MUXZ 37, L_000001bfe07d2d10, L_000001bfe078a7d0, L_000001bfe06fe1f0, C4<>;
L_000001bfe07d2810 .part L_000001bfe07d3530, 0, 32;
L_000001bfe07d3f30 .part L_000001bfe07d2f90, 0, 6;
L_000001bfe07d42f0 .functor MUXZ 6, L_000001bfe07d3f30, L_000001bfe078a860, L_000001bfe06fe500, C4<>;
L_000001bfe07d4390 .part L_000001bfe07d2f90, 0, 26;
L_000001bfe07d3350 .concat [ 26 32 0 0], L_000001bfe07d4390, L_000001bfe078a8f0;
L_000001bfe07d28b0 .functor MUXZ 58, L_000001bfe07d3350, L_000001bfe078a8a8, L_000001bfe06fe7a0, C4<>;
L_000001bfe07d3210 .part L_000001bfe07d28b0, 0, 32;
L_000001bfe07d4430 .arith/sum 32, v000001bfe06f21d0_0, L_000001bfe078a938;
L_000001bfe07d2950 .cmp/eq 6, L_000001bfe06f9100, L_000001bfe078a980;
L_000001bfe07d32b0 .cmp/eq 6, L_000001bfe06f9100, L_000001bfe078a9c8;
L_000001bfe07d2c70 .concat [ 32 16 0 0], L_000001bfe07d3210, L_000001bfe078aa10;
L_000001bfe07d2770 .concat [ 6 26 0 0], L_000001bfe06f9100, L_000001bfe078aa58;
L_000001bfe07d3a30 .cmp/eq 32, L_000001bfe07d2770, L_000001bfe078aaa0;
L_000001bfe07d2a90 .cmp/eq 6, L_000001bfe07d42f0, L_000001bfe078aae8;
L_000001bfe07d4110 .concat [ 32 16 0 0], L_000001bfe06fe3b0, L_000001bfe078ab30;
L_000001bfe07d33f0 .concat [ 32 16 0 0], v000001bfe06f21d0_0, L_000001bfe078ab78;
L_000001bfe07d2db0 .part L_000001bfe07d4070, 15, 1;
LS_000001bfe07d2e50_0_0 .concat [ 1 1 1 1], L_000001bfe07d2db0, L_000001bfe07d2db0, L_000001bfe07d2db0, L_000001bfe07d2db0;
LS_000001bfe07d2e50_0_4 .concat [ 1 1 1 1], L_000001bfe07d2db0, L_000001bfe07d2db0, L_000001bfe07d2db0, L_000001bfe07d2db0;
LS_000001bfe07d2e50_0_8 .concat [ 1 1 1 1], L_000001bfe07d2db0, L_000001bfe07d2db0, L_000001bfe07d2db0, L_000001bfe07d2db0;
LS_000001bfe07d2e50_0_12 .concat [ 1 1 1 1], L_000001bfe07d2db0, L_000001bfe07d2db0, L_000001bfe07d2db0, L_000001bfe07d2db0;
LS_000001bfe07d2e50_0_16 .concat [ 1 1 1 1], L_000001bfe07d2db0, L_000001bfe07d2db0, L_000001bfe07d2db0, L_000001bfe07d2db0;
LS_000001bfe07d2e50_0_20 .concat [ 1 1 1 1], L_000001bfe07d2db0, L_000001bfe07d2db0, L_000001bfe07d2db0, L_000001bfe07d2db0;
LS_000001bfe07d2e50_0_24 .concat [ 1 1 1 1], L_000001bfe07d2db0, L_000001bfe07d2db0, L_000001bfe07d2db0, L_000001bfe07d2db0;
LS_000001bfe07d2e50_0_28 .concat [ 1 1 1 1], L_000001bfe07d2db0, L_000001bfe07d2db0, L_000001bfe07d2db0, L_000001bfe07d2db0;
LS_000001bfe07d2e50_1_0 .concat [ 4 4 4 4], LS_000001bfe07d2e50_0_0, LS_000001bfe07d2e50_0_4, LS_000001bfe07d2e50_0_8, LS_000001bfe07d2e50_0_12;
LS_000001bfe07d2e50_1_4 .concat [ 4 4 4 4], LS_000001bfe07d2e50_0_16, LS_000001bfe07d2e50_0_20, LS_000001bfe07d2e50_0_24, LS_000001bfe07d2e50_0_28;
L_000001bfe07d2e50 .concat [ 16 16 0 0], LS_000001bfe07d2e50_1_0, LS_000001bfe07d2e50_1_4;
L_000001bfe07d2ef0 .concat [ 16 32 0 0], L_000001bfe07d4070, L_000001bfe07d2e50;
L_000001bfe07d3030 .arith/sum 48, L_000001bfe07d33f0, L_000001bfe07d2ef0;
L_000001bfe07d3670 .functor MUXZ 48, L_000001bfe07d3030, L_000001bfe07d4110, L_000001bfe06fdd90, C4<>;
L_000001bfe07d2630 .functor MUXZ 48, L_000001bfe07d3670, L_000001bfe07d2c70, L_000001bfe06fdb60, C4<>;
L_000001bfe07d3490 .part L_000001bfe07d2630, 0, 32;
L_000001bfe07d3850 .functor MUXZ 32, L_000001bfe07d4430, L_000001bfe07d3490, v000001bfe06f1c30_0, C4<>;
L_000001bfe07d2f90 .functor MUXZ 32, L_000001bfe06fdfc0, L_000001bfe078ac08, L_000001bfe06fe570, C4<>;
L_000001bfe07d2bd0 .cmp/eq 6, L_000001bfe06f9100, L_000001bfe078ace0;
L_000001bfe07d30d0 .cmp/eq 6, L_000001bfe06f9100, L_000001bfe078ad28;
L_000001bfe07d38f0 .cmp/eq 6, L_000001bfe06f9100, L_000001bfe078ad70;
L_000001bfe07d3990 .concat [ 16 16 0 0], L_000001bfe07d4070, L_000001bfe078adb8;
L_000001bfe07d3ad0 .part L_000001bfe07d4070, 15, 1;
LS_000001bfe07d3b70_0_0 .concat [ 1 1 1 1], L_000001bfe07d3ad0, L_000001bfe07d3ad0, L_000001bfe07d3ad0, L_000001bfe07d3ad0;
LS_000001bfe07d3b70_0_4 .concat [ 1 1 1 1], L_000001bfe07d3ad0, L_000001bfe07d3ad0, L_000001bfe07d3ad0, L_000001bfe07d3ad0;
LS_000001bfe07d3b70_0_8 .concat [ 1 1 1 1], L_000001bfe07d3ad0, L_000001bfe07d3ad0, L_000001bfe07d3ad0, L_000001bfe07d3ad0;
LS_000001bfe07d3b70_0_12 .concat [ 1 1 1 1], L_000001bfe07d3ad0, L_000001bfe07d3ad0, L_000001bfe07d3ad0, L_000001bfe07d3ad0;
L_000001bfe07d3b70 .concat [ 4 4 4 4], LS_000001bfe07d3b70_0_0, LS_000001bfe07d3b70_0_4, LS_000001bfe07d3b70_0_8, LS_000001bfe07d3b70_0_12;
L_000001bfe07d3c10 .concat [ 16 16 0 0], L_000001bfe07d4070, L_000001bfe07d3b70;
L_000001bfe07d3cb0 .functor MUXZ 32, L_000001bfe07d3c10, L_000001bfe07d3990, L_000001bfe06fe340, C4<>;
L_000001bfe07d3d50 .concat [ 6 26 0 0], L_000001bfe06f9100, L_000001bfe078ae00;
L_000001bfe07d3df0 .cmp/eq 32, L_000001bfe07d3d50, L_000001bfe078ae48;
L_000001bfe07d3e90 .cmp/eq 6, L_000001bfe07d42f0, L_000001bfe078ae90;
L_000001bfe07d4640 .cmp/eq 6, L_000001bfe07d42f0, L_000001bfe078aed8;
L_000001bfe07d5680 .cmp/eq 6, L_000001bfe06f9100, L_000001bfe078af20;
L_000001bfe07d6440 .functor MUXZ 32, L_000001bfe07d3cb0, L_000001bfe078af68, L_000001bfe07d5680, C4<>;
L_000001bfe07d50e0 .functor MUXZ 32, L_000001bfe07d6440, L_000001bfe07d2810, L_000001bfe06fd930, C4<>;
L_000001bfe07d5180 .concat [ 6 26 0 0], L_000001bfe06f9100, L_000001bfe078afb0;
L_000001bfe07d48c0 .cmp/eq 32, L_000001bfe07d5180, L_000001bfe078aff8;
L_000001bfe07d6120 .cmp/eq 6, L_000001bfe07d42f0, L_000001bfe078b040;
L_000001bfe07d4a00 .cmp/eq 6, L_000001bfe07d42f0, L_000001bfe078b088;
L_000001bfe07d5220 .cmp/eq 6, L_000001bfe06f9100, L_000001bfe078b0d0;
L_000001bfe07d5b80 .functor MUXZ 32, L_000001bfe06fe3b0, v000001bfe06f21d0_0, L_000001bfe07d5220, C4<>;
L_000001bfe07d4dc0 .functor MUXZ 32, L_000001bfe07d5b80, L_000001bfe06fe2d0, L_000001bfe06fdd20, C4<>;
S_000001bfe06be6b0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001bfe06be520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001bfe06b5750 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001bfe06fd8c0 .functor NOT 1, v000001bfe06c9220_0, C4<0>, C4<0>, C4<0>;
v000001bfe06c77e0_0 .net *"_ivl_0", 0 0, L_000001bfe06fd8c0;  1 drivers
v000001bfe06c8f00_0 .net "in1", 31 0, L_000001bfe06fe2d0;  alias, 1 drivers
v000001bfe06c8320_0 .net "in2", 31 0, L_000001bfe07d50e0;  alias, 1 drivers
v000001bfe06c7880_0 .net "out", 31 0, L_000001bfe07d5540;  alias, 1 drivers
v000001bfe06c85a0_0 .net "s", 0 0, v000001bfe06c9220_0;  alias, 1 drivers
L_000001bfe07d5540 .functor MUXZ 32, L_000001bfe07d50e0, L_000001bfe06fe2d0, L_000001bfe06fd8c0, C4<>;
S_000001bfe06129c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001bfe06be520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001bfe0780090 .param/l "RType" 0 4 2, C4<000000>;
P_000001bfe07800c8 .param/l "add" 0 4 5, C4<100000>;
P_000001bfe0780100 .param/l "addi" 0 4 8, C4<001000>;
P_000001bfe0780138 .param/l "addu" 0 4 5, C4<100001>;
P_000001bfe0780170 .param/l "and_" 0 4 5, C4<100100>;
P_000001bfe07801a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001bfe07801e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001bfe0780218 .param/l "bne" 0 4 10, C4<000101>;
P_000001bfe0780250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001bfe0780288 .param/l "j" 0 4 12, C4<000010>;
P_000001bfe07802c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001bfe07802f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001bfe0780330 .param/l "lw" 0 4 8, C4<100011>;
P_000001bfe0780368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001bfe07803a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001bfe07803d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001bfe0780410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001bfe0780448 .param/l "sll" 0 4 6, C4<000000>;
P_000001bfe0780480 .param/l "slt" 0 4 5, C4<101010>;
P_000001bfe07804b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001bfe07804f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001bfe0780528 .param/l "sub" 0 4 5, C4<100010>;
P_000001bfe0780560 .param/l "subu" 0 4 5, C4<100011>;
P_000001bfe0780598 .param/l "sw" 0 4 8, C4<101011>;
P_000001bfe07805d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001bfe0780608 .param/l "xori" 0 4 8, C4<001110>;
v000001bfe06c8000_0 .var "ALUOp", 3 0;
v000001bfe06c9220_0 .var "ALUSrc", 0 0;
v000001bfe06c7920_0 .var "MemReadEn", 0 0;
v000001bfe06c92c0_0 .var "MemWriteEn", 0 0;
v000001bfe06c8fa0_0 .var "MemtoReg", 0 0;
v000001bfe06c80a0_0 .var "RegDst", 0 0;
v000001bfe06c7c40_0 .var "RegWriteEn", 0 0;
v000001bfe06c7ce0_0 .net "funct", 5 0, L_000001bfe07d42f0;  alias, 1 drivers
v000001bfe06c8640_0 .var "hlt", 0 0;
v000001bfe06c8d20_0 .net "opcode", 5 0, L_000001bfe06f9100;  alias, 1 drivers
v000001bfe06c7f60_0 .net "rst", 0 0, v000001bfe06f7ee0_0;  alias, 1 drivers
E_000001bfe06b5910 .event anyedge, v000001bfe06c7f60_0, v000001bfe06c8d20_0, v000001bfe06c7ce0_0;
S_000001bfe0612c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001bfe06be520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001bfe06b5150 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001bfe06fdfc0 .functor BUFZ 32, L_000001bfe07d41b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bfe06c8780_0 .net "Data_Out", 31 0, L_000001bfe06fdfc0;  alias, 1 drivers
v000001bfe06c8280 .array "InstMem", 0 1023, 31 0;
v000001bfe06c86e0_0 .net *"_ivl_0", 31 0, L_000001bfe07d41b0;  1 drivers
v000001bfe06c8460_0 .net *"_ivl_3", 9 0, L_000001bfe07d4250;  1 drivers
v000001bfe06c8500_0 .net *"_ivl_4", 11 0, L_000001bfe07d3fd0;  1 drivers
L_000001bfe078abc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bfe06c88c0_0 .net *"_ivl_7", 1 0, L_000001bfe078abc0;  1 drivers
v000001bfe06c8960_0 .net "addr", 31 0, v000001bfe06f21d0_0;  alias, 1 drivers
v000001bfe06c8a00_0 .var/i "i", 31 0;
L_000001bfe07d41b0 .array/port v000001bfe06c8280, L_000001bfe07d3fd0;
L_000001bfe07d4250 .part v000001bfe06f21d0_0, 0, 10;
L_000001bfe07d3fd0 .concat [ 10 2 0 0], L_000001bfe07d4250, L_000001bfe078abc0;
S_000001bfe0664c30 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001bfe06be520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001bfe06fe3b0 .functor BUFZ 32, L_000001bfe07d3170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bfe06fe2d0 .functor BUFZ 32, L_000001bfe07d26d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bfe06c8c80_0 .net *"_ivl_0", 31 0, L_000001bfe07d3170;  1 drivers
v000001bfe06c8dc0_0 .net *"_ivl_10", 6 0, L_000001bfe07d2b30;  1 drivers
L_000001bfe078ac98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bfe06a51f0_0 .net *"_ivl_13", 1 0, L_000001bfe078ac98;  1 drivers
v000001bfe06a3a30_0 .net *"_ivl_2", 6 0, L_000001bfe07d37b0;  1 drivers
L_000001bfe078ac50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bfe06f1f50_0 .net *"_ivl_5", 1 0, L_000001bfe078ac50;  1 drivers
v000001bfe06f2bd0_0 .net *"_ivl_8", 31 0, L_000001bfe07d26d0;  1 drivers
v000001bfe06f2270_0 .net "clk", 0 0, L_000001bfe06fe110;  alias, 1 drivers
v000001bfe06f2db0_0 .var/i "i", 31 0;
v000001bfe06f1a50_0 .net "readData1", 31 0, L_000001bfe06fe3b0;  alias, 1 drivers
v000001bfe06f24f0_0 .net "readData2", 31 0, L_000001bfe06fe2d0;  alias, 1 drivers
v000001bfe06f29f0_0 .net "readRegister1", 4 0, L_000001bfe06f80c0;  alias, 1 drivers
v000001bfe06f28b0_0 .net "readRegister2", 4 0, L_000001bfe07d35d0;  alias, 1 drivers
v000001bfe06f2e50 .array "registers", 31 0, 31 0;
v000001bfe06f3350_0 .net "rst", 0 0, v000001bfe06f7ee0_0;  alias, 1 drivers
v000001bfe06f1ff0_0 .net "we", 0 0, v000001bfe06c7c40_0;  alias, 1 drivers
v000001bfe06f1af0_0 .net "writeData", 31 0, L_000001bfe07d5400;  alias, 1 drivers
v000001bfe06f2a90_0 .net "writeRegister", 4 0, L_000001bfe07d44d0;  alias, 1 drivers
E_000001bfe06b4a50/0 .event negedge, v000001bfe06c7f60_0;
E_000001bfe06b4a50/1 .event posedge, v000001bfe06f2270_0;
E_000001bfe06b4a50 .event/or E_000001bfe06b4a50/0, E_000001bfe06b4a50/1;
L_000001bfe07d3170 .array/port v000001bfe06f2e50, L_000001bfe07d37b0;
L_000001bfe07d37b0 .concat [ 5 2 0 0], L_000001bfe06f80c0, L_000001bfe078ac50;
L_000001bfe07d26d0 .array/port v000001bfe06f2e50, L_000001bfe07d2b30;
L_000001bfe07d2b30 .concat [ 5 2 0 0], L_000001bfe07d35d0, L_000001bfe078ac98;
S_000001bfe0664dc0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001bfe0664c30;
 .timescale 0 0;
v000001bfe06c8be0_0 .var/i "i", 31 0;
S_000001bfe064ede0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001bfe06be520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001bfe06b60d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001bfe06fdf50 .functor NOT 1, v000001bfe06c80a0_0, C4<0>, C4<0>, C4<0>;
v000001bfe06f3030_0 .net *"_ivl_0", 0 0, L_000001bfe06fdf50;  1 drivers
v000001bfe06f2810_0 .net "in1", 4 0, L_000001bfe07d35d0;  alias, 1 drivers
v000001bfe06f1cd0_0 .net "in2", 4 0, L_000001bfe06f7f80;  alias, 1 drivers
v000001bfe06f19b0_0 .net "out", 4 0, L_000001bfe07d44d0;  alias, 1 drivers
v000001bfe06f2770_0 .net "s", 0 0, v000001bfe06c80a0_0;  alias, 1 drivers
L_000001bfe07d44d0 .functor MUXZ 5, L_000001bfe06f7f80, L_000001bfe07d35d0, L_000001bfe06fdf50, C4<>;
S_000001bfe064ef70 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001bfe06be520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001bfe06b5f50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001bfe06fda10 .functor NOT 1, v000001bfe06c8fa0_0, C4<0>, C4<0>, C4<0>;
v000001bfe06f2090_0 .net *"_ivl_0", 0 0, L_000001bfe06fda10;  1 drivers
v000001bfe06f3530_0 .net "in1", 31 0, v000001bfe06f3210_0;  alias, 1 drivers
v000001bfe06f2ef0_0 .net "in2", 31 0, v000001bfe06f3170_0;  alias, 1 drivers
v000001bfe06f2130_0 .net "out", 31 0, L_000001bfe07d5400;  alias, 1 drivers
v000001bfe06f2d10_0 .net "s", 0 0, v000001bfe06c8fa0_0;  alias, 1 drivers
L_000001bfe07d5400 .functor MUXZ 32, v000001bfe06f3170_0, v000001bfe06f3210_0, L_000001bfe06fda10, C4<>;
S_000001bfe0694a70 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001bfe06be520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001bfe0694c00 .param/l "ADD" 0 9 12, C4<0000>;
P_000001bfe0694c38 .param/l "AND" 0 9 12, C4<0010>;
P_000001bfe0694c70 .param/l "NOR" 0 9 12, C4<0101>;
P_000001bfe0694ca8 .param/l "OR" 0 9 12, C4<0011>;
P_000001bfe0694ce0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001bfe0694d18 .param/l "SLL" 0 9 12, C4<1000>;
P_000001bfe0694d50 .param/l "SLT" 0 9 12, C4<0110>;
P_000001bfe0694d88 .param/l "SRL" 0 9 12, C4<1001>;
P_000001bfe0694dc0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001bfe0694df8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001bfe0694e30 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001bfe0694e68 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001bfe078b118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bfe06f1e10_0 .net/2u *"_ivl_0", 31 0, L_000001bfe078b118;  1 drivers
v000001bfe06f1b90_0 .net "opSel", 3 0, v000001bfe06c8000_0;  alias, 1 drivers
v000001bfe06f2950_0 .net "operand1", 31 0, L_000001bfe07d4dc0;  alias, 1 drivers
v000001bfe06f33f0_0 .net "operand2", 31 0, L_000001bfe07d5540;  alias, 1 drivers
v000001bfe06f3210_0 .var "result", 31 0;
v000001bfe06f2f90_0 .net "zero", 0 0, L_000001bfe07d4820;  alias, 1 drivers
E_000001bfe06b6950 .event anyedge, v000001bfe06c8000_0, v000001bfe06f2950_0, v000001bfe06c7880_0;
L_000001bfe07d4820 .cmp/eq 32, v000001bfe06f3210_0, L_000001bfe078b118;
S_000001bfe067b0f0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001bfe06be520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001bfe0781660 .param/l "RType" 0 4 2, C4<000000>;
P_000001bfe0781698 .param/l "add" 0 4 5, C4<100000>;
P_000001bfe07816d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001bfe0781708 .param/l "addu" 0 4 5, C4<100001>;
P_000001bfe0781740 .param/l "and_" 0 4 5, C4<100100>;
P_000001bfe0781778 .param/l "andi" 0 4 8, C4<001100>;
P_000001bfe07817b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001bfe07817e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001bfe0781820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001bfe0781858 .param/l "j" 0 4 12, C4<000010>;
P_000001bfe0781890 .param/l "jal" 0 4 12, C4<000011>;
P_000001bfe07818c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001bfe0781900 .param/l "lw" 0 4 8, C4<100011>;
P_000001bfe0781938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001bfe0781970 .param/l "or_" 0 4 5, C4<100101>;
P_000001bfe07819a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001bfe07819e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001bfe0781a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001bfe0781a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001bfe0781a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001bfe0781ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001bfe0781af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001bfe0781b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001bfe0781b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001bfe0781ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001bfe0781bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001bfe06f1c30_0 .var "PCsrc", 0 0;
v000001bfe06f1d70_0 .net "funct", 5 0, L_000001bfe07d42f0;  alias, 1 drivers
v000001bfe06f35d0_0 .net "opcode", 5 0, L_000001bfe06f9100;  alias, 1 drivers
v000001bfe06f2b30_0 .net "operand1", 31 0, L_000001bfe06fe3b0;  alias, 1 drivers
v000001bfe06f3670_0 .net "operand2", 31 0, L_000001bfe07d5540;  alias, 1 drivers
v000001bfe06f2c70_0 .net "rst", 0 0, v000001bfe06f7ee0_0;  alias, 1 drivers
E_000001bfe06b5e10/0 .event anyedge, v000001bfe06c7f60_0, v000001bfe06c8d20_0, v000001bfe06f1a50_0, v000001bfe06c7880_0;
E_000001bfe06b5e10/1 .event anyedge, v000001bfe06c7ce0_0;
E_000001bfe06b5e10 .event/or E_000001bfe06b5e10/0, E_000001bfe06b5e10/1;
S_000001bfe067b280 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001bfe06be520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001bfe06f30d0 .array "DataMem", 0 1023, 31 0;
v000001bfe06f3710_0 .net "address", 31 0, v000001bfe06f3210_0;  alias, 1 drivers
v000001bfe06f26d0_0 .net "clock", 0 0, L_000001bfe06fe0a0;  1 drivers
v000001bfe06f3490_0 .net "data", 31 0, L_000001bfe06fe2d0;  alias, 1 drivers
v000001bfe06f32b0_0 .var/i "i", 31 0;
v000001bfe06f3170_0 .var "q", 31 0;
v000001bfe06f1870_0 .net "rden", 0 0, v000001bfe06c7920_0;  alias, 1 drivers
v000001bfe06f1910_0 .net "wren", 0 0, v000001bfe06c92c0_0;  alias, 1 drivers
E_000001bfe06b67d0 .event posedge, v000001bfe06f26d0_0;
S_000001bfe0781c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001bfe06be520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001bfe06b6850 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001bfe06f1eb0_0 .net "PCin", 31 0, L_000001bfe07d3850;  alias, 1 drivers
v000001bfe06f21d0_0 .var "PCout", 31 0;
v000001bfe06f2310_0 .net "clk", 0 0, L_000001bfe06fe110;  alias, 1 drivers
v000001bfe06f23b0_0 .net "rst", 0 0, v000001bfe06f7ee0_0;  alias, 1 drivers
    .scope S_000001bfe067b0f0;
T_0 ;
    %wait E_000001bfe06b5e10;
    %load/vec4 v000001bfe06f2c70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfe06f1c30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bfe06f35d0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001bfe06f2b30_0;
    %load/vec4 v000001bfe06f3670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001bfe06f35d0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001bfe06f2b30_0;
    %load/vec4 v000001bfe06f3670_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001bfe06f35d0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001bfe06f35d0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001bfe06f35d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001bfe06f1d70_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001bfe06f1c30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001bfe0781c20;
T_1 ;
    %wait E_000001bfe06b4a50;
    %load/vec4 v000001bfe06f23b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001bfe06f21d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001bfe06f1eb0_0;
    %assign/vec4 v000001bfe06f21d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001bfe0612c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bfe06c8a00_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001bfe06c8a00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bfe06c8a00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %load/vec4 v000001bfe06c8a00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bfe06c8a00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06c8280, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001bfe06129c0;
T_3 ;
    %wait E_000001bfe06b5910;
    %load/vec4 v000001bfe06c7f60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001bfe06c8640_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bfe06c9220_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bfe06c7c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bfe06c92c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bfe06c8fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bfe06c7920_0, 0;
    %assign/vec4 v000001bfe06c80a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001bfe06c8640_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001bfe06c8000_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001bfe06c9220_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bfe06c7c40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bfe06c92c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bfe06c8fa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bfe06c7920_0, 0, 1;
    %store/vec4 v000001bfe06c80a0_0, 0, 1;
    %load/vec4 v000001bfe06c8d20_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c8640_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c80a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c7c40_0, 0;
    %load/vec4 v000001bfe06c7ce0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c9220_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c9220_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c7c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c80a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c9220_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c7c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bfe06c80a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c9220_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c7c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c9220_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c7c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c9220_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c7c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c9220_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c7c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c9220_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c7920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c7c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c9220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c8fa0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c92c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bfe06c9220_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bfe06c8000_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001bfe0664c30;
T_4 ;
    %wait E_000001bfe06b4a50;
    %fork t_1, S_000001bfe0664dc0;
    %jmp t_0;
    .scope S_000001bfe0664dc0;
t_1 ;
    %load/vec4 v000001bfe06f3350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bfe06c8be0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001bfe06c8be0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bfe06c8be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06f2e50, 0, 4;
    %load/vec4 v000001bfe06c8be0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bfe06c8be0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001bfe06f1ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001bfe06f1af0_0;
    %load/vec4 v000001bfe06f2a90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06f2e50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06f2e50, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001bfe0664c30;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001bfe0664c30;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bfe06f2db0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001bfe06f2db0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001bfe06f2db0_0;
    %ix/getv/s 4, v000001bfe06f2db0_0;
    %load/vec4a v000001bfe06f2e50, 4;
    %ix/getv/s 4, v000001bfe06f2db0_0;
    %load/vec4a v000001bfe06f2e50, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001bfe06f2db0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bfe06f2db0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001bfe0694a70;
T_6 ;
    %wait E_000001bfe06b6950;
    %load/vec4 v000001bfe06f1b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001bfe06f3210_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001bfe06f2950_0;
    %load/vec4 v000001bfe06f33f0_0;
    %add;
    %assign/vec4 v000001bfe06f3210_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001bfe06f2950_0;
    %load/vec4 v000001bfe06f33f0_0;
    %sub;
    %assign/vec4 v000001bfe06f3210_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001bfe06f2950_0;
    %load/vec4 v000001bfe06f33f0_0;
    %and;
    %assign/vec4 v000001bfe06f3210_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001bfe06f2950_0;
    %load/vec4 v000001bfe06f33f0_0;
    %or;
    %assign/vec4 v000001bfe06f3210_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001bfe06f2950_0;
    %load/vec4 v000001bfe06f33f0_0;
    %xor;
    %assign/vec4 v000001bfe06f3210_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001bfe06f2950_0;
    %load/vec4 v000001bfe06f33f0_0;
    %or;
    %inv;
    %assign/vec4 v000001bfe06f3210_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001bfe06f2950_0;
    %load/vec4 v000001bfe06f33f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001bfe06f3210_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001bfe06f33f0_0;
    %load/vec4 v000001bfe06f2950_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001bfe06f3210_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001bfe06f2950_0;
    %ix/getv 4, v000001bfe06f33f0_0;
    %shiftl 4;
    %assign/vec4 v000001bfe06f3210_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001bfe06f2950_0;
    %ix/getv 4, v000001bfe06f33f0_0;
    %shiftr 4;
    %assign/vec4 v000001bfe06f3210_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001bfe067b280;
T_7 ;
    %wait E_000001bfe06b67d0;
    %load/vec4 v000001bfe06f1870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001bfe06f3710_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001bfe06f30d0, 4;
    %assign/vec4 v000001bfe06f3170_0, 0;
T_7.0 ;
    %load/vec4 v000001bfe06f1910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001bfe06f3490_0;
    %ix/getv 3, v000001bfe06f3710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06f30d0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001bfe067b280;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bfe06f32b0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001bfe06f32b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bfe06f32b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bfe06f30d0, 0, 4;
    %load/vec4 v000001bfe06f32b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bfe06f32b0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001bfe067b280;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bfe06f32b0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001bfe06f32b0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001bfe06f32b0_0;
    %load/vec4a v000001bfe06f30d0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001bfe06f32b0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001bfe06f32b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bfe06f32b0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001bfe06be520;
T_10 ;
    %wait E_000001bfe06b4a50;
    %load/vec4 v000001bfe06f9060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bfe06f9240_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001bfe06f9240_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001bfe06f9240_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001bfe06be200;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bfe06f7c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bfe06f7ee0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001bfe06be200;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001bfe06f7c60_0;
    %inv;
    %assign/vec4 v000001bfe06f7c60_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001bfe06be200;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bfe06f7ee0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bfe06f7ee0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001bfe06f92e0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
