D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe  -osyn  D:\FPGA\a3p1000_MAGA\synthesis\synwork\Top_comp.srs  -top  Top  -hdllog  D:\FPGA\a3p1000_MAGA\synthesis\synlog\Top_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -nram -fixsmult -divnmod   -I D:\FPGA\a3p1000_MAGA\synthesis\  -I D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib   -v2001  -devicelib  D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -encrypt  -pro  -dmgen  D:\FPGA\a3p1000_MAGA\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work D:\FPGA\a3p1000_MAGA\hdl\LED_blink.v -lib work D:\FPGA\a3p1000_MAGA\hdl\MAGA_control.v -lib work D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\Clock_gen.v -lib work D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\Rx_async.v -lib work D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\Tx_async.v -lib work D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v -lib work D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\CoreUART.v -lib work D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_1\rtl\vlog\core\Clock_gen.v -lib work D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_1\rtl\vlog\core\Rx_async.v -lib work D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_1\rtl\vlog\core\Tx_async.v -lib work D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_1\rtl\vlog\core\fifo_256x8_pa3.v -lib work D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_1\rtl\vlog\core\CoreUART.v -lib work D:\FPGA\a3p1000_MAGA\hdl\UART_control.v -lib work D:\FPGA\a3p1000_MAGA\component\work\Top\Top.v 
relcom:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\Top_comp.srs -top Top -hdllog ..\synlog\Top_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -nram -fixsmult -divnmod -I ..\ -I ..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib -v2001 -devicelib ..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\hdl\LED_blink.v -lib work ..\..\hdl\MAGA_control.v -lib work ..\..\component\work\Top\COREUART_0\rtl\vlog\core\Clock_gen.v -lib work ..\..\component\work\Top\COREUART_0\rtl\vlog\core\Rx_async.v -lib work ..\..\component\work\Top\COREUART_0\rtl\vlog\core\Tx_async.v -lib work ..\..\component\work\Top\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v -lib work ..\..\component\work\Top\COREUART_0\rtl\vlog\core\CoreUART.v -lib work ..\..\component\work\Top\COREUART_1\rtl\vlog\core\Clock_gen.v -lib work ..\..\component\work\Top\COREUART_1\rtl\vlog\core\Rx_async.v -lib work ..\..\component\work\Top\COREUART_1\rtl\vlog\core\Tx_async.v -lib work ..\..\component\work\Top\COREUART_1\rtl\vlog\core\fifo_256x8_pa3.v -lib work ..\..\component\work\Top\COREUART_1\rtl\vlog\core\CoreUART.v -lib work ..\..\hdl\UART_control.v -lib work ..\..\component\work\Top\Top.v
rc:0 success:1 runtime:3
file:..\synwork\Top_comp.srs|io:o|time:1563272730|size:44904|exec:0|csum:
file:..\synlog\Top_compiler.srr|io:o|time:1563272730|size:20811|exec:0|csum:
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\..\hdl\LED_blink.v|io:i|time:1551616997|size:1156|exec:0|csum:8BC06E8226C7AC89614B8D705B8FD2A0
file:..\..\hdl\MAGA_control.v|io:i|time:1551589048|size:2007|exec:0|csum:410592C063279C6A2007A6661CA32B23
file:..\..\component\work\Top\COREUART_0\rtl\vlog\core\Clock_gen.v|io:i|time:1563272721|size:13232|exec:0|csum:5ACDED9A26C680102C9DF5F8F30DBBC3
file:..\..\component\work\Top\COREUART_0\rtl\vlog\core\Rx_async.v|io:i|time:1563272721|size:21141|exec:0|csum:8E592D2C1C3E656CA1022BEB815CB516
file:..\..\component\work\Top\COREUART_0\rtl\vlog\core\Tx_async.v|io:i|time:1563272721|size:8853|exec:0|csum:630FF2B7B2F48AEC5028E80393560643
file:..\..\component\work\Top\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v|io:i|time:1563272721|size:3333|exec:0|csum:CFD789B35F6751E1FB9D8A93ED98A7C1
file:..\..\component\work\Top\COREUART_0\rtl\vlog\core\CoreUART.v|io:i|time:1563272721|size:14230|exec:0|csum:6C2EFF151A1719289467E60BA2D6C7DA
file:..\..\component\work\Top\COREUART_1\rtl\vlog\core\Clock_gen.v|io:i|time:1563272721|size:13232|exec:0|csum:93CD78C1A3D559CDDF98D8CAA1875FFB
file:..\..\component\work\Top\COREUART_1\rtl\vlog\core\Rx_async.v|io:i|time:1563272721|size:21141|exec:0|csum:B5E1B945DB20B96F53EEA5C5567722F4
file:..\..\component\work\Top\COREUART_1\rtl\vlog\core\Tx_async.v|io:i|time:1563272721|size:8853|exec:0|csum:3D84E1BCCBB8AAE9920C1CDFF5869A2D
file:..\..\component\work\Top\COREUART_1\rtl\vlog\core\fifo_256x8_pa3.v|io:i|time:1563272721|size:3333|exec:0|csum:ED1D1021DCE980FD25AD4D029D2DFB3D
file:..\..\component\work\Top\COREUART_1\rtl\vlog\core\CoreUART.v|io:i|time:1563272721|size:14230|exec:0|csum:842B8300945D3EBAF47502C09A6B205D
file:..\..\hdl\UART_control.v|io:i|time:1551589281|size:1927|exec:0|csum:F9B035069ED73741F262CA5B58B7B5C6
file:..\..\component\work\Top\Top.v|io:i|time:1563272721|size:7545|exec:0|csum:B8A9CCCAEEED5C6F0FEA8B771156FC6F
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\c_hdl.exe|io:i|time:1508986516|size:1338368|exec:1|csum:4BE9471CC8F1F34D3F79DD6F3C07C7F5
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe|io:i|time:1508986724|size:1754112|exec:1|csum:0724D6BF71D325162DC071CC1383571C
