{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558835714644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558835714645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 09:55:14 2019 " "Processing started: Sun May 26 09:55:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558835714645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558835714645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558835714645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1558835715075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-bha " "Found design unit 1: top-bha" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558835715560 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558835715560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558835715560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-bev " "Found design unit 1: uart-bev" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558835715563 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558835715563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558835715563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgactsram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgactsram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGActSRAM-beha " "Found design unit 1: VGActSRAM-beha" {  } { { "VGActSRAM.vhd" "" { Text "E:/alter13/project/atop/VGActSRAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558835715566 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGActSRAM " "Found entity 1: VGActSRAM" {  } { { "VGActSRAM.vhd" "" { Text "E:/alter13/project/atop/VGActSRAM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558835715566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558835715566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-behave " "Found design unit 1: VGA_Controller-behave" {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558835715569 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558835715569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558835715569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM-beh " "Found design unit 1: SRAM-beh" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558835715572 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558835715572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558835715572 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558835715610 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "draw_uart top.vhd(42) " "Verilog HDL or VHDL warning at top.vhd(42): object \"draw_uart\" assigned a value but never read" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558835715612 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:v2 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:v2\"" {  } { { "top.vhd" "v2" { Text "E:/alter13/project/atop/top.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835715634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGActSRAM VGActSRAM:vtran " "Elaborating entity \"VGActSRAM\" for hierarchy \"VGActSRAM:vtran\"" {  } { { "top.vhd" "vtran" { Text "E:/alter13/project/atop/top.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835715637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u2 " "Elaborating entity \"uart\" for hierarchy \"uart:u2\"" {  } { { "top.vhd" "u2" { Text "E:/alter13/project/atop/top.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835715639 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx uart.vhd(13) " "VHDL Signal Declaration warning at uart.vhd(13): used implicit default value for signal \"tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558835715641 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uart_clk uart.vhd(70) " "VHDL Process Statement warning at uart.vhd(70): signal \"uart_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558835715641 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uart_clk uart.vhd(79) " "VHDL Process Statement warning at uart.vhd(79): signal \"uart_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558835715641 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gesture uart.vhd(138) " "VHDL Process Statement warning at uart.vhd(138): signal \"gesture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558835715641 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gesture uart.vhd(143) " "VHDL Process Statement warning at uart.vhd(143): signal \"gesture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gesture uart.vhd(146) " "VHDL Process Statement warning at uart.vhd(146): signal \"gesture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempData uart.vhd(147) " "VHDL Process Statement warning at uart.vhd(147): signal \"tempData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yaxis uart.vhd(147) " "VHDL Process Statement warning at uart.vhd(147): signal \"yaxis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pre_yaxis uart.vhd(147) " "VHDL Process Statement warning at uart.vhd(147): signal \"pre_yaxis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "draw uart.vhd(135) " "VHDL Process Statement warning at uart.vhd(135): inferring latch(es) for signal or variable \"draw\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tempData uart.vhd(135) " "VHDL Process Statement warning at uart.vhd(135): inferring latch(es) for signal or variable \"tempData\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yaxis uart.vhd(159) " "VHDL Process Statement warning at uart.vhd(159): signal \"yaxis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xaxis uart.vhd(161) " "VHDL Process Statement warning at uart.vhd(161): signal \"xaxis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yaxis uart.vhd(161) " "VHDL Process Statement warning at uart.vhd(161): signal \"yaxis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[0\] uart.vhd(135) " "Inferred latch for \"tempData\[0\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[1\] uart.vhd(135) " "Inferred latch for \"tempData\[1\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[2\] uart.vhd(135) " "Inferred latch for \"tempData\[2\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[3\] uart.vhd(135) " "Inferred latch for \"tempData\[3\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[4\] uart.vhd(135) " "Inferred latch for \"tempData\[4\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[5\] uart.vhd(135) " "Inferred latch for \"tempData\[5\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[6\] uart.vhd(135) " "Inferred latch for \"tempData\[6\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[7\] uart.vhd(135) " "Inferred latch for \"tempData\[7\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[8\] uart.vhd(135) " "Inferred latch for \"tempData\[8\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[9\] uart.vhd(135) " "Inferred latch for \"tempData\[9\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715642 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[10\] uart.vhd(135) " "Inferred latch for \"tempData\[10\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[11\] uart.vhd(135) " "Inferred latch for \"tempData\[11\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[12\] uart.vhd(135) " "Inferred latch for \"tempData\[12\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[13\] uart.vhd(135) " "Inferred latch for \"tempData\[13\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[14\] uart.vhd(135) " "Inferred latch for \"tempData\[14\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[15\] uart.vhd(135) " "Inferred latch for \"tempData\[15\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[16\] uart.vhd(135) " "Inferred latch for \"tempData\[16\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[17\] uart.vhd(135) " "Inferred latch for \"tempData\[17\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[18\] uart.vhd(135) " "Inferred latch for \"tempData\[18\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[19\] uart.vhd(135) " "Inferred latch for \"tempData\[19\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[20\] uart.vhd(135) " "Inferred latch for \"tempData\[20\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[21\] uart.vhd(135) " "Inferred latch for \"tempData\[21\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[22\] uart.vhd(135) " "Inferred latch for \"tempData\[22\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[23\] uart.vhd(135) " "Inferred latch for \"tempData\[23\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[24\] uart.vhd(135) " "Inferred latch for \"tempData\[24\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[25\] uart.vhd(135) " "Inferred latch for \"tempData\[25\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[26\] uart.vhd(135) " "Inferred latch for \"tempData\[26\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[27\] uart.vhd(135) " "Inferred latch for \"tempData\[27\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[28\] uart.vhd(135) " "Inferred latch for \"tempData\[28\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[29\] uart.vhd(135) " "Inferred latch for \"tempData\[29\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[30\] uart.vhd(135) " "Inferred latch for \"tempData\[30\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[31\] uart.vhd(135) " "Inferred latch for \"tempData\[31\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715643 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw uart.vhd(135) " "Inferred latch for \"draw\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558835715644 "|top|uart:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:rm " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:rm\"" {  } { { "top.vhd" "rm" { Text "E:/alter13/project/atop/top.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835715645 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[31\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[31\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[30\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[30\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[29\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[29\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[28\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[28\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[27\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[27\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[26\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[26\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[25\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[25\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[24\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[24\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[23\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[23\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[22\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[22\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[21\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[21\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[20\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[20\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[19\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[19\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[18\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[18\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[17\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[17\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[16\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[16\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[15\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[15\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[14\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[14\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[13\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[13\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[12\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[12\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[11\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[11\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[10\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[10\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[9\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[9\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[8\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[8\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[7\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[7\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[6\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[6\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[5\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[5\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[4\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[4\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[3\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[3\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[2\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[2\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[1\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[1\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558835716243 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1558835716243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[0\] " "Latch uart:u2\|tempData\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558835716246 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558835716246 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 27 -1 0 } } { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 77 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1558835716250 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1558835716250 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx GND " "Pin \"tx\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558835716299 "|top|tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[0\] VCC " "Pin \"LEDRX\[0\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558835716299 "|top|LEDRX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[1\] VCC " "Pin \"LEDRX\[1\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558835716299 "|top|LEDRX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[2\] VCC " "Pin \"LEDRX\[2\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558835716299 "|top|LEDRX[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[3\] VCC " "Pin \"LEDRX\[3\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558835716299 "|top|LEDRX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[4\] VCC " "Pin \"LEDRX\[4\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558835716299 "|top|LEDRX[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[5\] VCC " "Pin \"LEDRX\[5\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558835716299 "|top|LEDRX[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[6\] VCC " "Pin \"LEDRX\[6\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558835716299 "|top|LEDRX[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[7\] VCC " "Pin \"LEDRX\[7\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558835716299 "|top|LEDRX[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1558835716299 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1558835716390 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1558835716529 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558835716529 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "373 " "Implemented 373 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558835716584 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558835716584 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1558835716584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "294 " "Implemented 294 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1558835716584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1558835716584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558835716612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 09:55:16 2019 " "Processing ended: Sun May 26 09:55:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558835716612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558835716612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558835716612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558835716612 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558835717845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558835717845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 09:55:17 2019 " "Processing started: Sun May 26 09:55:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558835717845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558835717845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558835717846 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1558835717945 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1558835717945 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1558835717945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1558835718053 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP2C70F672C8 " "Selected device EP2C70F672C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558835718089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558835718132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558835718132 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558835718227 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Device EP2C35F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558835719301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Device EP2C35F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558835719301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Device EP2C50F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558835719301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Device EP2C50F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558835719301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Device EP2C70F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558835719301 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558835719301 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 598 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558835719303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 599 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558835719303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558835719303 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558835719303 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "79 79 " "No exact pin location assignment(s) for 79 pins of 79 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[0\] " "Pin addr_sram\[0\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[0] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[1\] " "Pin addr_sram\[1\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[1] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[2\] " "Pin addr_sram\[2\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[2] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[3\] " "Pin addr_sram\[3\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[3] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[4\] " "Pin addr_sram\[4\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[4] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[5\] " "Pin addr_sram\[5\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[5] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[6\] " "Pin addr_sram\[6\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[6] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[7\] " "Pin addr_sram\[7\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[7] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[8\] " "Pin addr_sram\[8\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[8] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[9\] " "Pin addr_sram\[9\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[9] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[10\] " "Pin addr_sram\[10\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[10] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[11\] " "Pin addr_sram\[11\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[11] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[12\] " "Pin addr_sram\[12\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[12] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[13\] " "Pin addr_sram\[13\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[13] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[14\] " "Pin addr_sram\[14\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[14] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[15\] " "Pin addr_sram\[15\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[15] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[16\] " "Pin addr_sram\[16\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[16] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[17\] " "Pin addr_sram\[17\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[17] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[18\] " "Pin addr_sram\[18\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[18] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_sram\[19\] " "Pin addr_sram\[19\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { addr_sram[19] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 20 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_sram[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[0\] " "Pin data_sram\[0\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[0] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[1\] " "Pin data_sram\[1\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[1] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[2\] " "Pin data_sram\[2\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[2] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[3\] " "Pin data_sram\[3\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[3] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[4\] " "Pin data_sram\[4\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[4] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[5\] " "Pin data_sram\[5\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[5] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[6\] " "Pin data_sram\[6\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[6] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[7\] " "Pin data_sram\[7\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[7] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[8\] " "Pin data_sram\[8\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[8] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[9\] " "Pin data_sram\[9\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[9] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[10\] " "Pin data_sram\[10\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[10] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[11\] " "Pin data_sram\[11\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[11] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[12\] " "Pin data_sram\[12\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[12] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[13\] " "Pin data_sram\[13\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[13] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[14\] " "Pin data_sram\[14\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[14] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[15\] " "Pin data_sram\[15\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[15] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[16\] " "Pin data_sram\[16\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[16] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[17\] " "Pin data_sram\[17\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[17] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[18\] " "Pin data_sram\[18\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[18] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[19\] " "Pin data_sram\[19\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[19] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[20\] " "Pin data_sram\[20\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[20] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[21\] " "Pin data_sram\[21\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[21] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[22\] " "Pin data_sram\[22\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[22] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[23\] " "Pin data_sram\[23\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[23] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[24\] " "Pin data_sram\[24\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[24] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[25\] " "Pin data_sram\[25\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[25] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[26\] " "Pin data_sram\[26\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[26] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[27\] " "Pin data_sram\[27\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[27] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[28\] " "Pin data_sram\[28\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[28] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[29\] " "Pin data_sram\[29\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[29] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[30\] " "Pin data_sram\[30\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[30] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_sram\[31\] " "Pin data_sram\[31\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { data_sram[31] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_sram[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx " "Pin tx not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { tx } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 9 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hso " "Pin hso not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { hso } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 12 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vso " "Pin vso not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { vso } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 12 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ored\[0\] " "Pin ored\[0\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { ored[0] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 13 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ored[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ored\[1\] " "Pin ored\[1\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { ored[1] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 13 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ored[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ored\[2\] " "Pin ored\[2\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { ored[2] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 13 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ored[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oblue\[0\] " "Pin oblue\[0\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { oblue[0] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 14 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oblue[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oblue\[1\] " "Pin oblue\[1\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { oblue[1] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 14 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oblue[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oblue\[2\] " "Pin oblue\[2\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { oblue[2] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 14 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oblue[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ogreen\[0\] " "Pin ogreen\[0\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { ogreen[0] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 15 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ogreen[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ogreen\[1\] " "Pin ogreen\[1\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { ogreen[1] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 15 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ogreen[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ogreen\[2\] " "Pin ogreen\[2\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { ogreen[2] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 15 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ogreen[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDRX\[0\] " "Pin LEDRX\[0\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { LEDRX[0] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDRX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDRX\[1\] " "Pin LEDRX\[1\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { LEDRX[1] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDRX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDRX\[2\] " "Pin LEDRX\[2\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { LEDRX[2] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDRX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDRX\[3\] " "Pin LEDRX\[3\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { LEDRX[3] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDRX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDRX\[4\] " "Pin LEDRX\[4\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { LEDRX[4] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDRX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDRX\[5\] " "Pin LEDRX\[5\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { LEDRX[5] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDRX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDRX\[6\] " "Pin LEDRX\[6\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { LEDRX[6] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDRX[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDRX\[7\] " "Pin LEDRX\[7\] not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { LEDRX[7] } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDRX[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WE " "Pin WE not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { WE } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OE " "Pin OE not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { OE } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CE " "Pin CE not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { CE } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 19 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { rst } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 7 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk100 " "Pin clk100 not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { clk100 } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 10 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk11 " "Pin clk11 not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { clk11 } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 6 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx " "Pin rx not assigned to an exact location on the device" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { rx } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 8 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558835719487 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1558835719487 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1558835719630 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558835719632 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1558835719632 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1558835719638 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk100 (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk100 (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558835719667 ""}  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { clk100 } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 10 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558835719667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk11 (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node clk11 (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558835719667 ""}  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { clk11 } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 6 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558835719667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:v2\|CLK_4  " "Automatically promoted node VGA_Controller:v2\|CLK_4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558835719668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:v2\|VGA_CLK " "Destination node VGA_Controller:v2\|VGA_CLK" {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 8 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558835719668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:v2\|CLK_4~0 " "Destination node VGA_Controller:v2\|CLK_4~0" {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 25 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 587 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558835719668 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558835719668 ""}  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 25 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558835719668 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:v2\|VGA_CLK  " "Automatically promoted node VGA_Controller:v2\|VGA_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558835719668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button2_r\[0\] " "Destination node button2_r\[0\]" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 122 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button2_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558835719668 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558835719668 ""}  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 8 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558835719668 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u2\|uart_clk  " "Automatically promoted node uart:u2\|uart_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558835719668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button1_r\[0\] " "Destination node button1_r\[0\]" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 122 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button1_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558835719668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u2\|reccnt\[2\] " "Destination node uart:u2\|reccnt\[2\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 77 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u2|reccnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558835719668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u2\|reccnt\[1\] " "Destination node uart:u2\|reccnt\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 77 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u2|reccnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558835719668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u2\|reccnt\[0\] " "Destination node uart:u2\|reccnt\[0\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 77 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u2|reccnt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558835719668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u2\|gesture\[2\] " "Destination node uart:u2\|gesture\[2\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 77 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u2|gesture[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558835719668 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558835719668 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 61 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u2|uart_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558835719668 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:v2\|CLK_2  " "Automatically promoted node VGA_Controller:v2\|CLK_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558835719669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:v2\|CLK_2~0 " "Destination node VGA_Controller:v2\|CLK_2~0" {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 25 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 588 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558835719669 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558835719669 ""}  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 25 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558835719669 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN C13 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node rst (placed in PIN C13 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558835719669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMWE " "Destination node SRAM:rm\|BASERAMWE" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 18 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558835719669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMOE " "Destination node SRAM:rm\|BASERAMOE" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 19 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMOE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558835719669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMCE " "Destination node SRAM:rm\|BASERAMCE" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 20 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMCE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558835719669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[0\]~reg0 " "Destination node SRAM:rm\|BASERAMADDR\[0\]~reg0" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 35 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[0]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558835719669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[0\]~en " "Destination node SRAM:rm\|BASERAMADDR\[0\]~en" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 35 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[0]~en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558835719669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[1\]~reg0 " "Destination node SRAM:rm\|BASERAMADDR\[1\]~reg0" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 35 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[1]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558835719669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[1\]~en " "Destination node SRAM:rm\|BASERAMADDR\[1\]~en" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 35 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[1]~en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558835719669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[2\]~reg0 " "Destination node SRAM:rm\|BASERAMADDR\[2\]~reg0" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 35 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[2]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558835719669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[2\]~en " "Destination node SRAM:rm\|BASERAMADDR\[2\]~en" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 35 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[2]~en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558835719669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[3\]~reg0 " "Destination node SRAM:rm\|BASERAMADDR\[3\]~reg0" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 35 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[3]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558835719669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1558835719669 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558835719669 ""}  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { rst } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 7 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558835719669 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558835719789 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558835719790 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558835719791 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558835719792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558835719793 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558835719794 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558835719794 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558835719795 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558835719818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1558835719819 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558835719819 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "76 unused 3.3V 1 43 32 " "Number of I/O pins in group: 76 (unused VREF, 3.3V VCCIO, 1 input, 43 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1558835719822 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1558835719822 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1558835719822 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 57 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558835719831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 53 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558835719831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 45 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558835719831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558835719831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558835719831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558835719831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558835719831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 46 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558835719831 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1558835719831 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1558835719831 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558835719891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558835722295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558835722489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558835722498 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558835724170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558835724170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558835724265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X48_Y39 X59_Y51 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X48_Y39 to location X59_Y51" {  } { { "loc" "" { Generic "E:/alter13/project/atop/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X48_Y39 to location X59_Y51"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X48_Y39 to location X59_Y51"} 48 39 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1558835725766 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558835725766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558835726429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1558835726431 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558835726431 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1558835726456 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558835726460 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "75 " "Found 75 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[0\] 0 " "Pin \"addr_sram\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[1\] 0 " "Pin \"addr_sram\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[2\] 0 " "Pin \"addr_sram\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[3\] 0 " "Pin \"addr_sram\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[4\] 0 " "Pin \"addr_sram\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[5\] 0 " "Pin \"addr_sram\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[6\] 0 " "Pin \"addr_sram\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[7\] 0 " "Pin \"addr_sram\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[8\] 0 " "Pin \"addr_sram\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[9\] 0 " "Pin \"addr_sram\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[10\] 0 " "Pin \"addr_sram\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[11\] 0 " "Pin \"addr_sram\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[12\] 0 " "Pin \"addr_sram\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[13\] 0 " "Pin \"addr_sram\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[14\] 0 " "Pin \"addr_sram\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[15\] 0 " "Pin \"addr_sram\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[16\] 0 " "Pin \"addr_sram\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[17\] 0 " "Pin \"addr_sram\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[18\] 0 " "Pin \"addr_sram\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[19\] 0 " "Pin \"addr_sram\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[0\] 0 " "Pin \"data_sram\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[1\] 0 " "Pin \"data_sram\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[2\] 0 " "Pin \"data_sram\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[3\] 0 " "Pin \"data_sram\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[4\] 0 " "Pin \"data_sram\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[5\] 0 " "Pin \"data_sram\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[6\] 0 " "Pin \"data_sram\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[7\] 0 " "Pin \"data_sram\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[8\] 0 " "Pin \"data_sram\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[9\] 0 " "Pin \"data_sram\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[10\] 0 " "Pin \"data_sram\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[11\] 0 " "Pin \"data_sram\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[12\] 0 " "Pin \"data_sram\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[13\] 0 " "Pin \"data_sram\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[14\] 0 " "Pin \"data_sram\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[15\] 0 " "Pin \"data_sram\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[16\] 0 " "Pin \"data_sram\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[17\] 0 " "Pin \"data_sram\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[18\] 0 " "Pin \"data_sram\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[19\] 0 " "Pin \"data_sram\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[20\] 0 " "Pin \"data_sram\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[21\] 0 " "Pin \"data_sram\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[22\] 0 " "Pin \"data_sram\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[23\] 0 " "Pin \"data_sram\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[24\] 0 " "Pin \"data_sram\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[25\] 0 " "Pin \"data_sram\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[26\] 0 " "Pin \"data_sram\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[27\] 0 " "Pin \"data_sram\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[28\] 0 " "Pin \"data_sram\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[29\] 0 " "Pin \"data_sram\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[30\] 0 " "Pin \"data_sram\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[31\] 0 " "Pin \"data_sram\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx 0 " "Pin \"tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hso 0 " "Pin \"hso\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vso 0 " "Pin \"vso\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ored\[0\] 0 " "Pin \"ored\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ored\[1\] 0 " "Pin \"ored\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ored\[2\] 0 " "Pin \"ored\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oblue\[0\] 0 " "Pin \"oblue\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oblue\[1\] 0 " "Pin \"oblue\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oblue\[2\] 0 " "Pin \"oblue\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ogreen\[0\] 0 " "Pin \"ogreen\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ogreen\[1\] 0 " "Pin \"ogreen\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ogreen\[2\] 0 " "Pin \"ogreen\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDRX\[0\] 0 " "Pin \"LEDRX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDRX\[1\] 0 " "Pin \"LEDRX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDRX\[2\] 0 " "Pin \"LEDRX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDRX\[3\] 0 " "Pin \"LEDRX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDRX\[4\] 0 " "Pin \"LEDRX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDRX\[5\] 0 " "Pin \"LEDRX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDRX\[6\] 0 " "Pin \"LEDRX\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDRX\[7\] 0 " "Pin \"LEDRX\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WE 0 " "Pin \"WE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OE 0 " "Pin \"OE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CE 0 " "Pin \"CE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558835726469 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1558835726469 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558835726688 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558835726728 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558835726947 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558835727537 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1558835727711 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/alter13/project/atop/output_files/top.fit.smsg " "Generated suppressed messages file E:/alter13/project/atop/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558835727844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5183 " "Peak virtual memory: 5183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558835728101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 09:55:28 2019 " "Processing ended: Sun May 26 09:55:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558835728101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558835728101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558835728101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558835728101 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558835729180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558835729180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 09:55:28 2019 " "Processing started: Sun May 26 09:55:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558835729180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558835729180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558835729180 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1558835731689 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558835731825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558835732666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 09:55:32 2019 " "Processing ended: Sun May 26 09:55:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558835732666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558835732666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558835732666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558835732666 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558835733325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558835733920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558835733920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 09:55:33 2019 " "Processing started: Sun May 26 09:55:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558835733920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558835733920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558835733921 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1558835734040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1558835734189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558835734237 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558835734237 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1558835734347 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1558835734359 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1558835734360 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_Controller:v2\|CLK_4 VGA_Controller:v2\|CLK_4 " "create_clock -period 1.000 -name VGA_Controller:v2\|CLK_4 VGA_Controller:v2\|CLK_4" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734364 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_Controller:v2\|CLK_2 VGA_Controller:v2\|CLK_2 " "create_clock -period 1.000 -name VGA_Controller:v2\|CLK_2 VGA_Controller:v2\|CLK_2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734364 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk100 clk100 " "create_clock -period 1.000 -name clk100 clk100" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734364 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk11 clk11 " "create_clock -period 1.000 -name clk11 clk11" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734364 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_Controller:v2\|VGA_CLK VGA_Controller:v2\|VGA_CLK " "create_clock -period 1.000 -name VGA_Controller:v2\|VGA_CLK VGA_Controller:v2\|VGA_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734364 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:u2\|uart_clk uart:u2\|uart_clk " "create_clock -period 1.000 -name uart:u2\|uart_clk uart:u2\|uart_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734364 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:u2\|gesture\[1\] uart:u2\|gesture\[1\] " "create_clock -period 1.000 -name uart:u2\|gesture\[1\] uart:u2\|gesture\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734364 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734364 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1558835734373 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1558835734385 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558835734399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.260 " "Worst-case setup slack is -4.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.260       -30.583 uart:u2\|uart_clk  " "   -4.260       -30.583 uart:u2\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.975      -155.675 VGA_Controller:v2\|CLK_4  " "   -3.975      -155.675 VGA_Controller:v2\|CLK_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.110      -295.450 clk100  " "   -3.110      -295.450 clk100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.542       -17.195 clk11  " "   -2.542       -17.195 clk11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.695        -4.077 VGA_Controller:v2\|VGA_CLK  " "   -0.695        -4.077 VGA_Controller:v2\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560         0.000 uart:u2\|gesture\[1\]  " "    0.560         0.000 uart:u2\|gesture\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.969         0.000 VGA_Controller:v2\|CLK_2  " "    1.969         0.000 VGA_Controller:v2\|CLK_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558835734402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.180 " "Worst-case hold slack is -3.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.180        -6.582 clk100  " "   -3.180        -6.582 clk100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.676        -4.411 VGA_Controller:v2\|CLK_2  " "   -2.676        -4.411 VGA_Controller:v2\|CLK_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.471        -1.471 uart:u2\|gesture\[1\]  " "   -1.471        -1.471 uart:u2\|gesture\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 VGA_Controller:v2\|CLK_4  " "    0.499         0.000 VGA_Controller:v2\|CLK_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 uart:u2\|uart_clk  " "    0.499         0.000 uart:u2\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.999         0.000 VGA_Controller:v2\|VGA_CLK  " "    0.999         0.000 VGA_Controller:v2\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.167         0.000 clk11  " "    1.167         0.000 clk11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558835734410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558835734413 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558835734416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941      -221.573 clk100  " "   -1.941      -221.573 clk100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -19.749 clk11  " "   -1.941       -19.749 clk11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -75.684 VGA_Controller:v2\|CLK_4  " "   -0.742       -75.684 VGA_Controller:v2\|CLK_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -16.324 uart:u2\|uart_clk  " "   -0.742       -16.324 uart:u2\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -13.356 VGA_Controller:v2\|VGA_CLK  " "   -0.742       -13.356 VGA_Controller:v2\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -2.968 VGA_Controller:v2\|CLK_2  " "   -0.742        -2.968 VGA_Controller:v2\|CLK_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 uart:u2\|gesture\[1\]  " "    0.500         0.000 uart:u2\|gesture\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558835734418 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1558835734572 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1558835734574 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558835734592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.231 " "Worst-case setup slack is -1.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.231        -4.736 uart:u2\|uart_clk  " "   -1.231        -4.736 uart:u2\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.676       -20.066 VGA_Controller:v2\|CLK_4  " "   -0.676       -20.066 VGA_Controller:v2\|CLK_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.450       -20.624 clk100  " "   -0.450       -20.624 clk100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.233        -0.303 clk11  " "   -0.233        -0.303 clk11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225         0.000 VGA_Controller:v2\|VGA_CLK  " "    0.225         0.000 VGA_Controller:v2\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530         0.000 uart:u2\|gesture\[1\]  " "    0.530         0.000 uart:u2\|gesture\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.575         0.000 VGA_Controller:v2\|CLK_2  " "    1.575         0.000 VGA_Controller:v2\|CLK_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558835734597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.752 " "Worst-case hold slack is -1.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.752        -4.930 clk100  " "   -1.752        -4.930 clk100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.421        -2.616 VGA_Controller:v2\|CLK_2  " "   -1.421        -2.616 VGA_Controller:v2\|CLK_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.435        -0.435 uart:u2\|gesture\[1\]  " "   -0.435        -0.435 uart:u2\|gesture\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084        -0.084 uart:u2\|uart_clk  " "   -0.084        -0.084 uart:u2\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 VGA_Controller:v2\|CLK_4  " "    0.215         0.000 VGA_Controller:v2\|CLK_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 clk11  " "    0.355         0.000 clk11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549         0.000 VGA_Controller:v2\|VGA_CLK  " "    0.549         0.000 VGA_Controller:v2\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558835734605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558835734611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558835734615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -149.380 clk100  " "   -1.380      -149.380 clk100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -13.380 clk11  " "   -1.380       -13.380 clk11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -51.000 VGA_Controller:v2\|CLK_4  " "   -0.500       -51.000 VGA_Controller:v2\|CLK_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -11.000 uart:u2\|uart_clk  " "   -0.500       -11.000 uart:u2\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -9.000 VGA_Controller:v2\|VGA_CLK  " "   -0.500        -9.000 VGA_Controller:v2\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 VGA_Controller:v2\|CLK_2  " "   -0.500        -2.000 VGA_Controller:v2\|CLK_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 uart:u2\|gesture\[1\]  " "    0.500         0.000 uart:u2\|gesture\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558835734620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558835734620 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1558835734830 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558835735855 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558835735855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558835735968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 09:55:35 2019 " "Processing ended: Sun May 26 09:55:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558835735968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558835735968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558835735968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558835735968 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus II Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558835736749 ""}
