
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000669                       # Number of seconds simulated
sim_ticks                                   669497000                       # Number of ticks simulated
final_tick                                  669497000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127686                       # Simulator instruction rate (inst/s)
host_op_rate                                   249753                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40085994                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449512                       # Number of bytes of host memory used
host_seconds                                    16.70                       # Real time elapsed on the host
sim_insts                                     2132541                       # Number of instructions simulated
sim_ops                                       4171250                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    669497000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         102336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         258304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             360640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       102336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        102336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        69120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           69120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1080                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         152855054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         385818010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             538673064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    152855054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        152855054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      103241687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            103241687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      103241687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        152855054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        385818010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            641914751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000437502500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          129                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          129                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12884                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1991                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5636                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2166                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5636                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2166                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 355200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  135232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  360704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               138624                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     86                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    21                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               42                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     669495000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5636                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2166                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    337.101928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   206.980118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   330.080003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          435     29.96%     29.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          376     25.90%     55.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          155     10.67%     66.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          116      7.99%     74.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           72      4.96%     79.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           59      4.06%     83.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      1.86%     85.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           37      2.55%     87.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          175     12.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1452                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.899225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.540383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.798269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             84     65.12%     65.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            28     21.71%     86.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             9      6.98%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      2.33%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      1.55%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      1.55%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           129                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.379845                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.359720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.840329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              106     82.17%     82.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.78%     82.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               18     13.95%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      3.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           129                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        98240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       256960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       135232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 146737027.947847396135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 383810532.384760499001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 201990449.546450525522                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2166                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     58564250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    151277750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15144732750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36602.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37482.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6992028.05                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    105779500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               209842000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   27750000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19059.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37809.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       530.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       201.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    538.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    207.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.36                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4528                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1675                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.09                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      85810.69                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6882960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3658380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                24061800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                7057440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             59858550                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1756800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       140715900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        21714240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         45440460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              350532660                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            523.576147                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            533660750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2809000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      16519250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    168516750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     56548250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     116508000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    308595750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3541440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1851960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                15558060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3972420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         41180880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             45333240                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2215200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       146685510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        40080480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         37600020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              338019210                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            504.885324                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            564313500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3630000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      17420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    138257750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    104367500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      84133500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    321688250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    669497000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  213578                       # Number of BP lookups
system.cpu.branchPred.condPredicted            213578                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10888                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                82669                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   23052                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                288                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           82669                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              77946                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4723                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1513                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    669497000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      823794                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      138466                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1803                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           115                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    669497000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    669497000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      242078                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           383                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       669497000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1338995                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             285965                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2467267                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      213578                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             100998                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        958204                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22224                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  192                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2144                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          116                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          290                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    241805                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3217                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1258023                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.806604                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.682286                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   548440     43.60%     43.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5994      0.48%     44.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    44972      3.57%     47.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    46068      3.66%     51.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    19942      1.59%     52.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    66567      5.29%     58.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    15297      1.22%     59.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    35675      2.84%     62.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   475068     37.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1258023                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.159506                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.842626                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   262892                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                304981                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    661488                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 17550                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11112                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4684386                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11112                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   273779                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  166145                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5897                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    666100                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                134990                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4633997                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3790                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11745                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  40749                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  77348                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5242954                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10199887                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4281310                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3651286                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4697086                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   545868                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                181                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            138                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     73726                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               823398                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              146031                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             42662                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12617                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4544688                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 319                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4426732                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3872                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          373756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       545973                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            255                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1258023                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.518801                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.866934                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              353856     28.13%     28.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               57440      4.57%     32.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              101183      8.04%     40.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               96278      7.65%     48.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              145545     11.57%     59.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              130366     10.36%     70.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              123483      9.82%     80.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               95792      7.61%     87.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              154080     12.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1258023                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   17404     10.28%     10.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   158      0.09%     10.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     10.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     10.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.01%     10.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     21      0.01%     10.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   378      0.22%     10.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     10.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             76697     45.30%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            64287     37.97%     93.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1415      0.84%     94.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   688      0.41%     95.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              8189      4.84%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               53      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10699      0.24%      0.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1906043     43.06%     43.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10078      0.23%     43.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1610      0.04%     43.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              552163     12.47%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  725      0.02%     56.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21691      0.49%     56.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1973      0.04%     56.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              381310      8.61%     65.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                963      0.02%     65.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317504      7.17%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7520      0.17%     72.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      5.87%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               264668      5.98%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              104080      2.35%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          549922     12.42%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35719      0.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4426732                       # Type of FU issued
system.cpu.iq.rate                           3.306011                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      169306                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038246                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4840205                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2254143                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1743869                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5444460                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2664688                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2639170                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1785948                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2799391                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           106868                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        54087                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14761                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2512                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1124                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11112                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  108691                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6016                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4545007                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1313                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                823398                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               146031                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                192                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    790                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4689                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             72                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1870                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12704                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14574                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4403707                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                808623                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23025                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       947083                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   158928                       # Number of branches executed
system.cpu.iew.exec_stores                     138460                       # Number of stores executed
system.cpu.iew.exec_rate                     3.288815                       # Inst execution rate
system.cpu.iew.wb_sent                        4389893                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4383039                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2883972                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4515611                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.273380                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.638667                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          373811                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11058                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1199498                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.477496                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.182957                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       367572     30.64%     30.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       109739      9.15%     39.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       105113      8.76%     48.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        53086      4.43%     52.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       114780      9.57%     62.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        58557      4.88%     67.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62061      5.17%     72.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        60964      5.08%     77.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       267626     22.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1199498                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2132541                       # Number of instructions committed
system.cpu.commit.committedOps                4171250                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900581                       # Number of memory references committed
system.cpu.commit.loads                        769311                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     142375                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2632862                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2113398                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4691      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1715952     41.14%     41.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.24%     41.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.19%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20745      0.50%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.13%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.61%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.18%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.23%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225573      5.41%     83.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.30%     86.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.04%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4171250                       # Class of committed instruction
system.cpu.commit.bw_lim_events                267626                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5476933                       # The number of ROB reads
system.cpu.rob.rob_writes                     9149714                       # The number of ROB writes
system.cpu.timesIdled                             819                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2132541                       # Number of Instructions Simulated
system.cpu.committedOps                       4171250                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.627887                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.627887                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.592643                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.592643                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3888138                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1491540                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3628533                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2603274                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    686102                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   843030                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1279551                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    669497000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           945.516076                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              371532                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3012                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.350598                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   945.516076                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.923356                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.923356                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          952                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1689756                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1689756                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    669497000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       695815                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          695815                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130242                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130242                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       826057                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           826057                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       826057                       # number of overall hits
system.cpu.dcache.overall_hits::total          826057                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15772                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15772                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1031                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1031                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        16803                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16803                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16803                       # number of overall misses
system.cpu.dcache.overall_misses::total         16803                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    907307500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    907307500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     69441500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     69441500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    976749000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    976749000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    976749000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    976749000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       711587                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       711587                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       842860                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       842860                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       842860                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       842860                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022165                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007854                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007854                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019936                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019936                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019936                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019936                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57526.470961                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57526.470961                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67353.540252                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67353.540252                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58129.441171                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58129.441171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58129.441171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58129.441171                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17267                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          203                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               254                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.980315                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    67.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1080                       # number of writebacks
system.cpu.dcache.writebacks::total              1080                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12762                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12762                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12767                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12767                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12767                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12767                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3010                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3010                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1026                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1026                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4036                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4036                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4036                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4036                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    210907000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    210907000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     68226000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     68226000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    279133000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    279133000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    279133000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    279133000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007816                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007816                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004788                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004788                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004788                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004788                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70068.770764                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70068.770764                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66497.076023                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66497.076023                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69160.802775                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69160.802775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69160.802775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69160.802775                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3012                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    669497000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           493.634968                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               94386                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1087                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.831647                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.634968                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.964131                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.964131                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            485207                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           485207                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    669497000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       239510                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          239510                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       239510                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           239510                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       239510                       # number of overall hits
system.cpu.icache.overall_hits::total          239510                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2294                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2294                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2294                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2294                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2294                       # number of overall misses
system.cpu.icache.overall_misses::total          2294                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    142060998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142060998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    142060998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142060998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    142060998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142060998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       241804                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       241804                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       241804                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       241804                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       241804                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       241804                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009487                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009487                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009487                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009487                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009487                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009487                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61927.200523                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61927.200523                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61927.200523                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61927.200523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61927.200523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61927.200523                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1318                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.071429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1087                       # number of writebacks
system.cpu.icache.writebacks::total              1087                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          694                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          694                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          694                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          694                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          694                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          694                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1600                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1600                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1600                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1600                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1600                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1600                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    109707998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    109707998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    109707998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    109707998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    109707998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    109707998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006617                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006617                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006617                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006617                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006617                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006617                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68567.498750                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68567.498750                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68567.498750                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68567.498750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68567.498750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68567.498750                       # average overall mshr miss latency
system.cpu.icache.replacements                   1087                       # number of replacements
system.membus.snoop_filter.tot_requests          9735                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         4100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    669497000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4609                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1080                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1087                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1932                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1026                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1026                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1600                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3010                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        11084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       171904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       171904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       327424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       327424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  499328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5636                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001419                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037652                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5628     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5636                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19417000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8465245                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           21331750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
