Time resolution is 1 ps
Error: Full flag not set (or others wrong) !
Time: 135 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: C:/Users/hdway/Documents/vivado/SSM/zybo-tp7/zybo-tp7.srcs/sim_1/imports/Base files/test_fifo.0.vhd
Error: Q output must be high impedance !
Time: 205 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: C:/Users/hdway/Documents/vivado/SSM/zybo-tp7/zybo-tp7.srcs/sim_1/imports/Base files/test_fifo.0.vhd
Failure: FIN DE SIMULATION
Time: 215 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: C:/Users/hdway/Documents/vivado/SSM/zybo-tp7/zybo-tp7.srcs/sim_1/imports/Base files/test_fifo.0.vhd
$finish called at time : 215 ns : File "C:/Users/hdway/Documents/vivado/SSM/zybo-tp7/zybo-tp7.srcs/sim_1/imports/Base files/test_fifo.0.vhd" Line 220
