TimeQuest Timing Analyzer report for MedOIP
Wed Apr 23 17:46:54 2014
Quartus II 64-Bit Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[2]'
 13. Slow 1200mV 85C Model Setup: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk125'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk25'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'Eth_Rxc'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 85C Model Metastability Report
 31. Slow 1200mV 0C Model Fmax Summary
 32. Slow 1200mV 0C Model Setup Summary
 33. Slow 1200mV 0C Model Hold Summary
 34. Slow 1200mV 0C Model Recovery Summary
 35. Slow 1200mV 0C Model Removal Summary
 36. Slow 1200mV 0C Model Minimum Pulse Width Summary
 37. Slow 1200mV 0C Model Setup: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[2]'
 38. Slow 1200mV 0C Model Setup: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Hold: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[2]'
 41. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Hold: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk125'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[2]'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk25'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'Eth_Rxc'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Slow 1200mV 0C Model Metastability Report
 56. Fast 1200mV 0C Model Setup Summary
 57. Fast 1200mV 0C Model Hold Summary
 58. Fast 1200mV 0C Model Recovery Summary
 59. Fast 1200mV 0C Model Removal Summary
 60. Fast 1200mV 0C Model Minimum Pulse Width Summary
 61. Fast 1200mV 0C Model Setup: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[2]'
 62. Fast 1200mV 0C Model Setup: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 64. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Hold: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[2]'
 66. Fast 1200mV 0C Model Hold: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk125'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[2]'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk25'
 72. Fast 1200mV 0C Model Minimum Pulse Width: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'Eth_Rxc'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Fast 1200mV 0C Model Metastability Report
 80. Multicorner Timing Analysis Summary
 81. Setup Times
 82. Hold Times
 83. Clock to Output Times
 84. Minimum Clock to Output Times
 85. Board Trace Model Assignments
 86. Input Transition Times
 87. Signal Integrity Metrics (Slow 1200mv 0c Model)
 88. Signal Integrity Metrics (Slow 1200mv 85c Model)
 89. Signal Integrity Metrics (Fast 1200mv 0c Model)
 90. Setup Transfers
 91. Hold Transfers
 92. Recovery Transfers
 93. Removal Transfers
 94. Report TCCS
 95. Report RSKM
 96. Unconstrained Paths
 97. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version ;
; Revision Name      ; MedOIP                                                           ;
; Device Family      ; Cyclone IV E                                                     ;
; Device Name        ; EP4CE75F23C8                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Enabled                                                          ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; medoip.sdc    ; OK     ; Wed Apr 23 17:46:50 2014 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; altera_reserved_tck                                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { altera_reserved_tck }                                   ;
; Clk25                                                 ; Base      ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { Clk25 }                                                 ;
; Clk125                                                ; Base      ; 8.000   ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { Clk125 }                                                ;
; Eth_Rxc                                               ; Base      ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { Eth_Rxc }                                               ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Clk25  ; u_Top_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_Top_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; Clk25  ; u_Top_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_Top_pll|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 74.99 MHz  ; 74.99 MHz       ; altera_reserved_tck                                   ;      ;
; 178.6 MHz  ; 178.6 MHz       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 207.56 MHz ; 207.56 MHz      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 14.401 ; 0.000         ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 35.182 ; 0.000         ;
; altera_reserved_tck                                   ; 43.332 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.407 ; 0.000         ;
; altera_reserved_tck                                   ; 0.413 ; 0.000         ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.719 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.117 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.103 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; Clk125                                                ; 4.000  ; 0.000         ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.648  ; 0.000         ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 19.676 ; 0.000         ;
; Clk25                                                 ; 19.926 ; 0.000         ;
; Eth_Rxc                                               ; 36.000 ; 0.000         ;
; altera_reserved_tck                                   ; 49.474 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 14.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 5.463      ;
; 14.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 5.429      ;
; 14.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 5.399      ;
; 14.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 5.358      ;
; 14.574 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.330      ;
; 14.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 5.287      ;
; 14.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.324      ;
; 14.597 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.105     ; 5.299      ;
; 14.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 5.242      ;
; 14.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 5.231      ;
; 14.638 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.266      ;
; 14.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 5.159      ;
; 14.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 5.118      ;
; 14.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.154      ;
; 14.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 5.082      ;
; 14.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                         ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.063      ;
; 14.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.123     ; 5.064      ;
; 14.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 5.034      ;
; 14.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.123     ; 5.053      ;
; 14.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 5.039      ;
; 14.833 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                         ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.029      ;
; 14.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 4.995      ;
; 14.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 5.011      ;
; 14.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.059      ;
; 14.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                         ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 4.999      ;
; 14.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.048      ;
; 14.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.034      ;
; 14.877 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 5.026      ;
; 14.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                         ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.147     ; 4.975      ;
; 14.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.123     ; 4.998      ;
; 14.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 5.023      ;
; 14.925 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 4.993      ;
; 14.945 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 4.919      ;
; 14.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 4.950      ;
; 14.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 4.946      ;
; 14.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 4.895      ;
; 14.975 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                         ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 4.887      ;
; 14.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 4.885      ;
; 14.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 4.883      ;
; 14.985 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.123     ; 4.893      ;
; 15.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 4.861      ;
; 15.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 4.855      ;
; 15.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 4.854      ;
; 15.011 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 4.852      ;
; 15.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 4.849      ;
; 15.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 4.844      ;
; 15.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 4.862      ;
; 15.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 4.837      ;
; 15.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 4.877      ;
; 15.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 4.835      ;
; 15.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 4.888      ;
; 15.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 4.826      ;
; 15.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 4.826      ;
; 15.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 4.831      ;
; 15.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.115     ; 4.852      ;
; 15.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 4.815      ;
; 15.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 4.814      ;
; 15.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 4.820      ;
; 15.045 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 4.893      ;
; 15.045 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 4.819      ;
; 15.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 4.848      ;
; 15.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 4.852      ;
; 15.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 4.810      ;
; 15.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 4.838      ;
; 15.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 4.796      ;
; 15.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 4.801      ;
; 15.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 4.790      ;
; 15.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 4.785      ;
; 15.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 4.790      ;
; 15.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 4.813      ;
; 15.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 4.862      ;
; 15.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 4.778      ;
; 15.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 4.780      ;
; 15.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 4.758      ;
; 15.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 4.818      ;
; 15.093 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 4.770      ;
; 15.093 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 4.771      ;
; 15.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 4.746      ;
; 15.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a50~porta_we_reg       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.239     ; 4.713      ;
; 15.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a50~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.239     ; 4.713      ;
; 15.098 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a50~porta_datain_reg0  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 4.718      ;
; 15.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                         ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.140     ; 4.759      ;
; 15.104 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 4.800      ;
; 15.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 4.749      ;
; 15.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 4.784      ;
; 15.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 4.789      ;
; 15.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.123     ; 4.763      ;
; 15.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.147     ; 4.739      ;
; 15.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 4.788      ;
; 15.119 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                         ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.147     ; 4.735      ;
; 15.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 4.743      ;
; 15.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.124     ; 4.753      ;
; 15.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 4.730      ;
; 15.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a48~porta_we_reg       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 4.691      ;
; 15.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a48~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 4.691      ;
; 15.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a46~porta_we_reg       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.224     ; 4.695      ;
; 15.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a46~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.224     ; 4.695      ;
; 15.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a48~porta_datain_reg0  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.223     ; 4.696      ;
; 15.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 4.712      ;
; 15.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                         ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.147     ; 4.724      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+--------+-------------------------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 35.182 ; ts_packet_gen:u_ts_packet_gen|tx_count[7] ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.736      ;
; 35.182 ; ts_packet_gen:u_ts_packet_gen|tx_count[7] ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.736      ;
; 35.182 ; ts_packet_gen:u_ts_packet_gen|tx_count[7] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.736      ;
; 35.182 ; ts_packet_gen:u_ts_packet_gen|tx_count[7] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.736      ;
; 35.182 ; ts_packet_gen:u_ts_packet_gen|tx_count[7] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.736      ;
; 35.182 ; ts_packet_gen:u_ts_packet_gen|tx_count[7] ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.736      ;
; 35.182 ; ts_packet_gen:u_ts_packet_gen|tx_count[7] ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.736      ;
; 35.182 ; ts_packet_gen:u_ts_packet_gen|tx_count[7] ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.736      ;
; 35.182 ; ts_packet_gen:u_ts_packet_gen|tx_count[7] ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.736      ;
; 35.182 ; ts_packet_gen:u_ts_packet_gen|tx_count[7] ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.736      ;
; 35.182 ; ts_packet_gen:u_ts_packet_gen|tx_count[7] ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.736      ;
; 35.182 ; ts_packet_gen:u_ts_packet_gen|tx_count[7] ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.736      ;
; 35.182 ; ts_packet_gen:u_ts_packet_gen|tx_count[7] ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.736      ;
; 35.182 ; ts_packet_gen:u_ts_packet_gen|tx_count[7] ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.736      ;
; 35.182 ; ts_packet_gen:u_ts_packet_gen|tx_count[7] ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.736      ;
; 35.182 ; ts_packet_gen:u_ts_packet_gen|tx_count[7] ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.736      ;
; 35.191 ; ts_packet_gen:u_ts_packet_gen|tx_count[8] ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.727      ;
; 35.191 ; ts_packet_gen:u_ts_packet_gen|tx_count[8] ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.727      ;
; 35.191 ; ts_packet_gen:u_ts_packet_gen|tx_count[8] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.727      ;
; 35.191 ; ts_packet_gen:u_ts_packet_gen|tx_count[8] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.727      ;
; 35.191 ; ts_packet_gen:u_ts_packet_gen|tx_count[8] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.727      ;
; 35.191 ; ts_packet_gen:u_ts_packet_gen|tx_count[8] ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.727      ;
; 35.191 ; ts_packet_gen:u_ts_packet_gen|tx_count[8] ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.727      ;
; 35.191 ; ts_packet_gen:u_ts_packet_gen|tx_count[8] ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.727      ;
; 35.191 ; ts_packet_gen:u_ts_packet_gen|tx_count[8] ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.727      ;
; 35.191 ; ts_packet_gen:u_ts_packet_gen|tx_count[8] ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.727      ;
; 35.191 ; ts_packet_gen:u_ts_packet_gen|tx_count[8] ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.727      ;
; 35.191 ; ts_packet_gen:u_ts_packet_gen|tx_count[8] ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.727      ;
; 35.191 ; ts_packet_gen:u_ts_packet_gen|tx_count[8] ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.727      ;
; 35.191 ; ts_packet_gen:u_ts_packet_gen|tx_count[8] ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.727      ;
; 35.191 ; ts_packet_gen:u_ts_packet_gen|tx_count[8] ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.727      ;
; 35.191 ; ts_packet_gen:u_ts_packet_gen|tx_count[8] ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.727      ;
; 35.392 ; ts_packet_gen:u_ts_packet_gen|tx_count[3] ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.526      ;
; 35.392 ; ts_packet_gen:u_ts_packet_gen|tx_count[3] ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.526      ;
; 35.392 ; ts_packet_gen:u_ts_packet_gen|tx_count[3] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.526      ;
; 35.392 ; ts_packet_gen:u_ts_packet_gen|tx_count[3] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.526      ;
; 35.392 ; ts_packet_gen:u_ts_packet_gen|tx_count[3] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.526      ;
; 35.392 ; ts_packet_gen:u_ts_packet_gen|tx_count[3] ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.526      ;
; 35.392 ; ts_packet_gen:u_ts_packet_gen|tx_count[3] ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.526      ;
; 35.392 ; ts_packet_gen:u_ts_packet_gen|tx_count[3] ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.526      ;
; 35.392 ; ts_packet_gen:u_ts_packet_gen|tx_count[3] ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.526      ;
; 35.392 ; ts_packet_gen:u_ts_packet_gen|tx_count[3] ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.526      ;
; 35.392 ; ts_packet_gen:u_ts_packet_gen|tx_count[3] ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.526      ;
; 35.392 ; ts_packet_gen:u_ts_packet_gen|tx_count[3] ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.526      ;
; 35.392 ; ts_packet_gen:u_ts_packet_gen|tx_count[3] ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.526      ;
; 35.392 ; ts_packet_gen:u_ts_packet_gen|tx_count[3] ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.526      ;
; 35.392 ; ts_packet_gen:u_ts_packet_gen|tx_count[3] ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.526      ;
; 35.392 ; ts_packet_gen:u_ts_packet_gen|tx_count[3] ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.526      ;
; 35.525 ; ts_packet_gen:u_ts_packet_gen|tx_count[5] ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.393      ;
; 35.525 ; ts_packet_gen:u_ts_packet_gen|tx_count[5] ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.393      ;
; 35.525 ; ts_packet_gen:u_ts_packet_gen|tx_count[5] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.393      ;
; 35.525 ; ts_packet_gen:u_ts_packet_gen|tx_count[5] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.393      ;
; 35.525 ; ts_packet_gen:u_ts_packet_gen|tx_count[5] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.393      ;
; 35.525 ; ts_packet_gen:u_ts_packet_gen|tx_count[5] ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.393      ;
; 35.525 ; ts_packet_gen:u_ts_packet_gen|tx_count[5] ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.393      ;
; 35.525 ; ts_packet_gen:u_ts_packet_gen|tx_count[5] ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.393      ;
; 35.525 ; ts_packet_gen:u_ts_packet_gen|tx_count[5] ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.393      ;
; 35.525 ; ts_packet_gen:u_ts_packet_gen|tx_count[5] ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.393      ;
; 35.525 ; ts_packet_gen:u_ts_packet_gen|tx_count[5] ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.393      ;
; 35.525 ; ts_packet_gen:u_ts_packet_gen|tx_count[5] ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.393      ;
; 35.525 ; ts_packet_gen:u_ts_packet_gen|tx_count[5] ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.393      ;
; 35.525 ; ts_packet_gen:u_ts_packet_gen|tx_count[5] ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.393      ;
; 35.525 ; ts_packet_gen:u_ts_packet_gen|tx_count[5] ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.393      ;
; 35.525 ; ts_packet_gen:u_ts_packet_gen|tx_count[5] ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.393      ;
; 35.540 ; ts_packet_gen:u_ts_packet_gen|tx_count[7] ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.377      ;
; 35.549 ; ts_packet_gen:u_ts_packet_gen|tx_count[8] ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.368      ;
; 35.624 ; ts_packet_gen:u_ts_packet_gen|tx_count[4] ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.294      ;
; 35.624 ; ts_packet_gen:u_ts_packet_gen|tx_count[4] ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.294      ;
; 35.624 ; ts_packet_gen:u_ts_packet_gen|tx_count[4] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.294      ;
; 35.624 ; ts_packet_gen:u_ts_packet_gen|tx_count[4] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.294      ;
; 35.624 ; ts_packet_gen:u_ts_packet_gen|tx_count[4] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.294      ;
; 35.624 ; ts_packet_gen:u_ts_packet_gen|tx_count[4] ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.294      ;
; 35.624 ; ts_packet_gen:u_ts_packet_gen|tx_count[4] ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.294      ;
; 35.624 ; ts_packet_gen:u_ts_packet_gen|tx_count[4] ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.294      ;
; 35.624 ; ts_packet_gen:u_ts_packet_gen|tx_count[4] ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.294      ;
; 35.624 ; ts_packet_gen:u_ts_packet_gen|tx_count[4] ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.294      ;
; 35.624 ; ts_packet_gen:u_ts_packet_gen|tx_count[4] ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.294      ;
; 35.624 ; ts_packet_gen:u_ts_packet_gen|tx_count[4] ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.294      ;
; 35.624 ; ts_packet_gen:u_ts_packet_gen|tx_count[4] ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.294      ;
; 35.624 ; ts_packet_gen:u_ts_packet_gen|tx_count[4] ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.294      ;
; 35.624 ; ts_packet_gen:u_ts_packet_gen|tx_count[4] ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.294      ;
; 35.624 ; ts_packet_gen:u_ts_packet_gen|tx_count[4] ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.294      ;
; 35.654 ; ts_packet_gen:u_ts_packet_gen|tx_count[2] ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.264      ;
; 35.654 ; ts_packet_gen:u_ts_packet_gen|tx_count[2] ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.264      ;
; 35.654 ; ts_packet_gen:u_ts_packet_gen|tx_count[2] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.264      ;
; 35.654 ; ts_packet_gen:u_ts_packet_gen|tx_count[2] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.264      ;
; 35.654 ; ts_packet_gen:u_ts_packet_gen|tx_count[2] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.264      ;
; 35.654 ; ts_packet_gen:u_ts_packet_gen|tx_count[2] ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.264      ;
; 35.654 ; ts_packet_gen:u_ts_packet_gen|tx_count[2] ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.264      ;
; 35.654 ; ts_packet_gen:u_ts_packet_gen|tx_count[2] ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.264      ;
; 35.654 ; ts_packet_gen:u_ts_packet_gen|tx_count[2] ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.264      ;
; 35.654 ; ts_packet_gen:u_ts_packet_gen|tx_count[2] ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.264      ;
; 35.654 ; ts_packet_gen:u_ts_packet_gen|tx_count[2] ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.264      ;
; 35.654 ; ts_packet_gen:u_ts_packet_gen|tx_count[2] ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.264      ;
; 35.654 ; ts_packet_gen:u_ts_packet_gen|tx_count[2] ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.264      ;
; 35.654 ; ts_packet_gen:u_ts_packet_gen|tx_count[2] ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.264      ;
; 35.654 ; ts_packet_gen:u_ts_packet_gen|tx_count[2] ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.264      ;
; 35.654 ; ts_packet_gen:u_ts_packet_gen|tx_count[2] ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.264      ;
; 35.685 ; ts_packet_gen:u_ts_packet_gen|tx_count[7] ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.231      ;
; 35.694 ; ts_packet_gen:u_ts_packet_gen|tx_count[8] ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.222      ;
+--------+-------------------------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.332 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 6.825      ;
; 43.398 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 6.759      ;
; 43.944 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 6.212      ;
; 43.973 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 6.184      ;
; 44.277 ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 5.879      ;
; 44.420 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 5.736      ;
; 45.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 4.423      ;
; 45.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 4.335      ;
; 46.187 ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.969      ;
; 46.188 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.968      ;
; 46.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.827      ;
; 46.385 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.771      ;
; 46.571 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.585      ;
; 46.579 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.577      ;
; 46.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 3.455      ;
; 46.758 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.398      ;
; 47.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 3.118      ;
; 47.198 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.958      ;
; 47.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.884      ;
; 47.643 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.514      ;
; 47.928 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.228      ;
; 48.011 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.146      ;
; 92.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a0~portb_address_reg0                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.454     ; 6.708      ;
; 92.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a0~portb_address_reg0                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.454     ; 6.678      ;
; 93.051 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.860      ;
; 93.057 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.854      ;
; 93.058 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.853      ;
; 93.059 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.852      ;
; 93.072 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.839      ;
; 93.100 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.811      ;
; 93.108 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.803      ;
; 93.108 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.804      ;
; 93.114 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.798      ;
; 93.115 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.797      ;
; 93.116 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.796      ;
; 93.129 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.783      ;
; 93.157 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.755      ;
; 93.165 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.747      ;
; 93.201 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.711      ;
; 93.207 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.705      ;
; 93.208 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.704      ;
; 93.209 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.703      ;
; 93.220 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.691      ;
; 93.222 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.690      ;
; 93.226 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.685      ;
; 93.227 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.684      ;
; 93.228 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.683      ;
; 93.241 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.670      ;
; 93.250 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.662      ;
; 93.258 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.654      ;
; 93.269 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.642      ;
; 93.277 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.634      ;
; 93.282 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.629      ;
; 93.283 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.628      ;
; 93.286 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.625      ;
; 93.288 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.623      ;
; 93.289 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.622      ;
; 93.290 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.621      ;
; 93.292 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.619      ;
; 93.293 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.618      ;
; 93.297 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.614      ;
; 93.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a2~portb_address_reg0                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.451     ; 6.229      ;
; 93.339 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.573      ;
; 93.340 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.572      ;
; 93.343 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.569      ;
; 93.345 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.567      ;
; 93.346 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.566      ;
; 93.347 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.565      ;
; 93.349 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.563      ;
; 93.350 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.562      ;
; 93.354 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.558      ;
; 93.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a2~portb_address_reg0                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.451     ; 6.179      ;
; 93.432 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.480      ;
; 93.433 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.479      ;
; 93.436 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.476      ;
; 93.438 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.474      ;
; 93.439 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.473      ;
; 93.440 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.472      ;
; 93.442 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.470      ;
; 93.443 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.469      ;
; 93.447 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.465      ;
; 93.451 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.460      ;
; 93.452 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.459      ;
; 93.455 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.456      ;
; 93.457 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.454      ;
; 93.458 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.453      ;
; 93.459 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.452      ;
; 93.461 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.450      ;
; 93.462 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.449      ;
; 93.466 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.445      ;
; 93.737 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a18~portb_address_reg0                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.389     ; 5.875      ;
; 93.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.170      ;
; 93.755 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.164      ;
; 93.756 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.163      ;
; 93.756 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.163      ;
; 93.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.162      ;
; 93.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.157      ;
; 93.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.156      ;
; 93.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.155      ;
; 93.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.149      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 0.746      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 0.746      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 0.746      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 0.746      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.746      ;
; 0.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.485      ; 1.345      ;
; 0.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.485      ; 1.358      ;
; 0.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.485      ; 1.363      ;
; 0.609 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.485      ; 1.368      ;
; 0.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.492      ; 1.377      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.492      ; 1.381      ;
; 0.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.946      ;
; 0.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.493      ; 1.426      ;
; 0.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.991      ;
; 0.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.986      ;
; 0.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.987      ;
; 0.672 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.469      ; 1.415      ;
; 0.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                            ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.991      ;
; 0.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.991      ;
; 0.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.991      ;
; 0.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.991      ;
; 0.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.991      ;
; 0.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.991      ;
; 0.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.991      ;
; 0.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.992      ;
; 0.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.992      ;
; 0.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.992      ;
; 0.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.993      ;
; 0.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.993      ;
; 0.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.993      ;
; 0.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.993      ;
; 0.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.993      ;
; 0.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.993      ;
; 0.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.994      ;
; 0.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.995      ;
; 0.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.995      ;
; 0.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.000      ;
; 0.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.005      ;
; 0.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.007      ;
; 0.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 1.439      ;
; 0.697 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.015      ;
; 0.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.017      ;
; 0.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.016      ;
; 0.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.018      ;
; 0.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.019      ;
; 0.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.018      ;
; 0.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.019      ;
; 0.707 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.025      ;
; 0.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.507      ; 1.490      ;
; 0.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 1.459      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.032      ;
; 0.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.033      ;
; 0.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.033      ;
; 0.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.033      ;
; 0.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.033      ;
; 0.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.033      ;
; 0.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.033      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.033      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 1.466      ;
; 0.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.035      ;
; 0.718 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.036      ;
; 0.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.499      ; 1.493      ;
; 0.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.040      ;
; 0.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.039      ;
; 0.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.039      ;
; 0.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.040      ;
; 0.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.040      ;
; 0.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.040      ;
; 0.723 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.041      ;
; 0.723 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.039      ;
; 0.723 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.040      ;
; 0.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.042      ;
; 0.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.041      ;
; 0.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.041      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.043      ;
; 0.726 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.043      ;
; 0.726 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.044      ;
; 0.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.046      ;
; 0.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.053      ;
; 0.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.058      ;
; 0.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.491      ; 1.506      ;
; 0.742 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.059      ;
; 0.742 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.059      ;
; 0.742 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.059      ;
; 0.742 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.060      ;
; 0.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.063      ;
; 0.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.065      ;
; 0.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.067      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.068      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.068      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.068      ;
; 0.755 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.073      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 1.509      ;
; 0.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.519      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.082      ;
; 0.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.485      ; 1.529      ;
; 0.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.089      ;
; 0.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.089      ;
; 0.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.529      ;
; 0.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.492      ; 1.541      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.535      ; 1.180      ;
; 0.428 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.429 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.429 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.429 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.429 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.429 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.429 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.429 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.429 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.429 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.441 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.758      ;
; 0.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.758      ;
; 0.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 0.795      ;
; 0.460 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.777      ;
; 0.466 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.783      ;
; 0.475 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.793      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.793      ;
; 0.476 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                              ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.476 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.476 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.477 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.795      ;
; 0.477 ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.795      ;
; 0.477 ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.795      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.795      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.795      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.795      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.795      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.795      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.795      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.794      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.794      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.794      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.795      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.795      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.795      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.796      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.796      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.796      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.796      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.795      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.795      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.796      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.796      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.796      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.798      ;
; 0.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.800      ;
; 0.483 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.801      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.801      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.800      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.801      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.801      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.800      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.801      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.802      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.801      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.801      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.802      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.802      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.802      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.802      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.802      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.802      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.802      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.802      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.802      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.801      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.802      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.802      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.802      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.801      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.802      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.801      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.802      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.802      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.802      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.802      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.803      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.803      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.803      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.803      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.803      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.803      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.803      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+-------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.719 ; ts_packet_gen:u_ts_packet_gen|tx_count[9]   ; ts_packet_gen:u_ts_packet_gen|ts_data[6]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.037      ;
; 0.737 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.054      ;
; 0.738 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.055      ;
; 0.738 ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.055      ;
; 0.739 ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.056      ;
; 0.739 ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.056      ;
; 0.739 ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.056      ;
; 0.740 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|ts_valid      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.057      ;
; 0.740 ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.057      ;
; 0.740 ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.057      ;
; 0.740 ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.057      ;
; 0.740 ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.057      ;
; 0.740 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.057      ;
; 0.740 ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.057      ;
; 0.740 ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.057      ;
; 0.741 ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.058      ;
; 0.742 ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.059      ;
; 0.742 ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.059      ;
; 0.769 ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; ts_packet_gen:u_ts_packet_gen|ts_data[7]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.086      ;
; 0.828 ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; ts_packet_gen:u_ts_packet_gen|ts_data[2]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.145      ;
; 0.833 ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; ts_packet_gen:u_ts_packet_gen|ts_data[6]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.150      ;
; 0.855 ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; ts_packet_gen:u_ts_packet_gen|ts_valid      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.172      ;
; 0.897 ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; ts_packet_gen:u_ts_packet_gen|ts_data[4]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.214      ;
; 0.906 ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; ts_packet_gen:u_ts_packet_gen|ts_valid      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.222      ;
; 0.909 ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; ts_packet_gen:u_ts_packet_gen|ts_start      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.225      ;
; 0.943 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|ts_data[7]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.261      ;
; 1.007 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|ts_start      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.324      ;
; 1.050 ; ts_packet_gen:u_ts_packet_gen|tx_count[2]   ; ts_packet_gen:u_ts_packet_gen|ts_data[6]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.368      ;
; 1.075 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.392      ;
; 1.084 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.401      ;
; 1.092 ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.409      ;
; 1.092 ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.409      ;
; 1.093 ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.410      ;
; 1.093 ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.410      ;
; 1.093 ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.410      ;
; 1.094 ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.411      ;
; 1.094 ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.411      ;
; 1.101 ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.418      ;
; 1.101 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.418      ;
; 1.102 ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.419      ;
; 1.102 ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.419      ;
; 1.103 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.420      ;
; 1.103 ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.420      ;
; 1.103 ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.420      ;
; 1.110 ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.427      ;
; 1.110 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.427      ;
; 1.111 ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.428      ;
; 1.112 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.429      ;
; 1.112 ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.429      ;
; 1.112 ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.429      ;
; 1.114 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|ts_data[3]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.432      ;
; 1.115 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|ts_data[2]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.433      ;
; 1.138 ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; ts_packet_gen:u_ts_packet_gen|ts_start      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.455      ;
; 1.215 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.532      ;
; 1.216 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|ts_valid      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.533      ;
; 1.223 ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.540      ;
; 1.223 ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.540      ;
; 1.224 ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.541      ;
; 1.224 ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.541      ;
; 1.224 ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.541      ;
; 1.224 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.541      ;
; 1.225 ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.542      ;
; 1.225 ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.542      ;
; 1.232 ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.549      ;
; 1.232 ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.549      ;
; 1.233 ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.550      ;
; 1.233 ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.550      ;
; 1.234 ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.551      ;
; 1.234 ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.551      ;
; 1.241 ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.558      ;
; 1.241 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.558      ;
; 1.242 ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.559      ;
; 1.243 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.560      ;
; 1.243 ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.560      ;
; 1.243 ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.560      ;
; 1.250 ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.567      ;
; 1.250 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.567      ;
; 1.251 ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.568      ;
; 1.252 ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.569      ;
; 1.252 ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.569      ;
; 1.261 ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; ts_packet_gen:u_ts_packet_gen|ts_data[6]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.579      ;
; 1.265 ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; ts_packet_gen:u_ts_packet_gen|ts_data[7]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.583      ;
; 1.317 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|ts_valid      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.634      ;
; 1.332 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|ts_data[3]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.650      ;
; 1.345 ; ts_packet_gen:u_ts_packet_gen|tx_count[9]   ; ts_packet_gen:u_ts_packet_gen|ts_start      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.662      ;
; 1.355 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.672      ;
; 1.357 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.675      ;
; 1.363 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.680      ;
; 1.363 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.680      ;
; 1.363 ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.680      ;
; 1.363 ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.680      ;
; 1.364 ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.681      ;
; 1.364 ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.681      ;
; 1.364 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.681      ;
; 1.365 ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.682      ;
; 1.365 ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.682      ;
; 1.372 ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.689      ;
; 1.372 ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.689      ;
; 1.373 ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; ts_packet_gen:u_ts_packet_gen|ts_data[4]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.691      ;
; 1.373 ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.690      ;
+-------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.117 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.039      ;
; 94.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.134      ;
; 94.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.134      ;
; 94.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.134      ;
; 94.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.134      ;
; 94.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.134      ;
; 94.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.134      ;
; 94.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.134      ;
; 94.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.134      ;
; 94.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.134      ;
; 94.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.134      ;
; 94.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.107      ;
; 94.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.107      ;
; 94.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.107      ;
; 94.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.107      ;
; 94.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.107      ;
; 94.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.107      ;
; 94.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.107      ;
; 94.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.107      ;
; 94.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.107      ;
; 94.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.107      ;
; 94.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.107      ;
; 94.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.127      ;
; 94.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.127      ;
; 94.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.127      ;
; 94.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.127      ;
; 94.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.127      ;
; 94.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.127      ;
; 94.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.127      ;
; 94.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.127      ;
; 94.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.127      ;
; 94.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.127      ;
; 94.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.127      ;
; 94.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.127      ;
; 94.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.127      ;
; 94.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.127      ;
; 94.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.127      ;
; 94.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.127      ;
; 94.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.116      ;
; 94.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.109      ;
; 94.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.109      ;
; 94.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.116      ;
; 94.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.116      ;
; 94.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.116      ;
; 94.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.116      ;
; 94.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.109      ;
; 94.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.109      ;
; 94.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.109      ;
; 94.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.122      ;
; 94.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.121      ;
; 94.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.121      ;
; 94.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.121      ;
; 94.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.121      ;
; 94.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.121      ;
; 94.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.121      ;
; 94.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.121      ;
; 94.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.121      ;
; 94.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.107      ;
; 94.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.107      ;
; 94.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.107      ;
; 94.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.107      ;
; 94.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.107      ;
; 94.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.109      ;
; 94.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.109      ;
; 94.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.109      ;
; 94.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.109      ;
; 94.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.109      ;
; 94.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.109      ;
; 94.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.109      ;
; 94.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.109      ;
; 94.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.109      ;
; 94.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.109      ;
; 94.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.109      ;
; 94.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.109      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.128      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.126      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.128      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.127      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.128      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.125      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.128      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.128      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.125      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.128      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.128      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.125      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.127      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.127      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.128      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.126      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.127      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.127      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.127      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.127      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.127      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.127      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.127      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.126      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.127      ;
; 94.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.127      ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.103 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.421      ;
; 1.103 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.421      ;
; 1.570 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.889      ;
; 1.570 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.889      ;
; 1.570 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.889      ;
; 1.570 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.889      ;
; 1.570 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.889      ;
; 1.570 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.889      ;
; 1.570 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.889      ;
; 1.570 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.889      ;
; 1.570 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.889      ;
; 1.570 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.889      ;
; 1.570 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.889      ;
; 1.570 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.889      ;
; 1.570 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.889      ;
; 1.570 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.889      ;
; 1.570 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.889      ;
; 1.571 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.890      ;
; 1.571 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.890      ;
; 1.571 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.890      ;
; 1.571 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.890      ;
; 1.571 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.890      ;
; 1.571 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.890      ;
; 1.571 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.890      ;
; 1.571 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.890      ;
; 1.614 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.933      ;
; 1.614 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.933      ;
; 1.614 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.933      ;
; 1.692 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.010      ;
; 1.692 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.010      ;
; 1.692 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.010      ;
; 1.692 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.010      ;
; 1.692 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.010      ;
; 1.692 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.010      ;
; 1.692 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.010      ;
; 1.692 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.010      ;
; 1.692 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.010      ;
; 1.692 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.010      ;
; 1.692 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.010      ;
; 1.692 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.010      ;
; 2.137 ; sld_hub:auto_hub|virtual_ir_scan_reg                                           ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.456      ;
; 4.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 4.796      ;
; 4.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 4.796      ;
; 4.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 4.796      ;
; 4.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 4.796      ;
; 4.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 4.796      ;
; 4.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 4.796      ;
; 4.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 4.796      ;
; 4.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 4.796      ;
; 4.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 4.796      ;
; 4.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 4.796      ;
; 4.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.770      ;
; 4.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.770      ;
; 4.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.770      ;
; 4.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.770      ;
; 4.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.770      ;
; 4.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.770      ;
; 4.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.770      ;
; 4.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.770      ;
; 4.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.770      ;
; 4.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.770      ;
; 4.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.770      ;
; 4.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 4.755      ;
; 4.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 4.755      ;
; 4.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 4.755      ;
; 4.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 4.755      ;
; 4.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 4.755      ;
; 4.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 4.755      ;
; 4.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 4.755      ;
; 4.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 4.755      ;
; 4.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 4.755      ;
; 4.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 4.755      ;
; 4.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 4.755      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.771      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.769      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.769      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.771      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.771      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.769      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.769      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.769      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.769      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.769      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.769      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.769      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.769      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.769      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.769      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.769      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.769      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.771      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.771      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.771      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.769      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.769      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.769      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.769      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.771      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.771      ;
; 4.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.771      ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk125'                              ;
+-------+--------------+----------------+-----------+--------+------------+--------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock  ; Clock Edge ; Target ;
+-------+--------------+----------------+-----------+--------+------------+--------+
; 4.000 ; 8.000        ; 4.000          ; Port Rate ; Clk125 ; Rise       ; Clk125 ;
+-------+--------------+----------------+-----------+--------+------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.648 ; 9.868        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ;
; 9.648 ; 9.868        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ;
; 9.648 ; 9.868        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                      ;
; 9.650 ; 9.870        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                                                                                                                                           ;
; 9.650 ; 9.870        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                            ;
; 9.650 ; 9.870        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                      ;
; 9.650 ; 9.870        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                                                                                                                                      ;
; 9.650 ; 9.870        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]                                                                                                                                                      ;
; 9.650 ; 9.870        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                                                                                                       ;
; 9.650 ; 9.870        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                       ;
; 9.650 ; 9.870        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                       ;
; 9.650 ; 9.870        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                                                                                                       ;
; 9.650 ; 9.870        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                                                                                                                                       ;
; 9.650 ; 9.870        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                                                                                                       ;
; 9.650 ; 9.870        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                                ;
; 9.650 ; 9.870        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                                ;
; 9.650 ; 9.870        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                                 ;
; 9.650 ; 9.870        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                 ;
; 9.653 ; 9.873        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                                                                                                       ;
; 9.653 ; 9.873        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                                                                                                       ;
; 9.653 ; 9.873        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                                                                                                       ;
; 9.654 ; 9.874        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                            ;
; 9.656 ; 9.876        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                                ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                  ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                   ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                   ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                   ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                   ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                       ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                        ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                 ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                 ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                 ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                 ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                 ;
; 9.658 ; 9.878        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                               ;
; 9.658 ; 9.878        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ;
; 9.658 ; 9.878        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                             ;
; 9.658 ; 9.878        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                             ;
; 9.658 ; 9.878        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                             ;
; 9.658 ; 9.878        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ;
; 9.658 ; 9.878        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                             ;
; 9.658 ; 9.878        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                             ;
; 9.659 ; 9.879        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                        ;
; 9.659 ; 9.879        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                       ;
; 9.659 ; 9.879        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                        ;
; 9.659 ; 9.879        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                        ;
; 9.659 ; 9.879        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                        ;
; 9.659 ; 9.879        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                        ;
; 9.659 ; 9.879        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                            ;
; 9.659 ; 9.879        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                            ;
; 9.659 ; 9.879        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                             ;
; 9.659 ; 9.879        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                             ;
; 9.664 ; 9.884        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                                                                                                                                       ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                            ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                           ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                            ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                            ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                            ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                            ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                            ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                            ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                            ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                 ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                 ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                 ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                       ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                        ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                        ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                        ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                        ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                        ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                            ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                             ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9]                                                                                                                                                                                                             ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                   ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                   ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                   ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                   ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                  ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                  ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                   ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                   ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------+
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[2]    ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[3]    ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[4]    ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[6]    ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[7]    ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_end        ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_start      ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_valid      ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[2]   ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[9]   ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[2]    ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[3]    ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[4]    ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[6]    ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[7]    ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_end        ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_start      ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_valid      ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[2]   ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ;
; 19.913 ; 20.101       ; 0.188          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[9]   ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[0]|clk            ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[10]|clk           ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[11]|clk           ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[12]|clk           ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[13]|clk           ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[14]|clk           ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[15]|clk           ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[1]|clk            ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[2]|clk            ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[3]|clk            ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[4]|clk            ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[5]|clk            ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[6]|clk            ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[7]|clk            ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[8]|clk            ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[9]|clk            ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_data[2]|clk              ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_data[3]|clk              ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_data[4]|clk              ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_data[6]|clk              ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_data[7]|clk              ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_end|clk                  ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_start|clk                ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_valid|clk                ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[0]|clk             ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[1]|clk             ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[2]|clk             ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[3]|clk             ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[4]|clk             ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[5]|clk             ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[6]|clk             ;
; 19.945 ; 19.945       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[7]|clk             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk25'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; 19.926 ; 19.926       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.926 ; 19.926       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 19.926 ; 19.926       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.953 ; 19.953       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; Clk25~input|o                                                   ;
; 19.987 ; 19.987       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~input|i                                                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; Clk25~input|i                                                   ;
; 20.012 ; 20.012       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.047 ; 20.047       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~input|o                                                   ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; Clk25 ; Rise       ; Clk25                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Eth_Rxc'                                ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; Eth_Rxc ; Rise       ; Eth_Rxc ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.474 ; 49.709       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.474 ; 49.709       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a14~portb_address_reg0                                                        ;
; 49.475 ; 49.710       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a26~portb_address_reg0                                                        ;
; 49.475 ; 49.710       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a52~portb_address_reg0                                                        ;
; 49.476 ; 49.711       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a12~portb_address_reg0                                                        ;
; 49.476 ; 49.711       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a18~portb_address_reg0                                                        ;
; 49.476 ; 49.711       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a34~portb_address_reg0                                                        ;
; 49.477 ; 49.712       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a16~portb_address_reg0                                                        ;
; 49.477 ; 49.712       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a30~portb_address_reg0                                                        ;
; 49.477 ; 49.712       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a36~portb_address_reg0                                                        ;
; 49.477 ; 49.712       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a44~portb_address_reg0                                                        ;
; 49.477 ; 49.712       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a50~portb_address_reg0                                                        ;
; 49.478 ; 49.713       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a20~portb_address_reg0                                                        ;
; 49.478 ; 49.713       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a24~portb_address_reg0                                                        ;
; 49.478 ; 49.713       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a4~portb_address_reg0                                                         ;
; 49.478 ; 49.713       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a8~portb_address_reg0                                                         ;
; 49.479 ; 49.714       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a40~portb_address_reg0                                                        ;
; 49.479 ; 49.714       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a48~portb_address_reg0                                                        ;
; 49.480 ; 49.715       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a10~portb_address_reg0                                                        ;
; 49.480 ; 49.715       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a6~portb_address_reg0                                                         ;
; 49.481 ; 49.716       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a2~portb_address_reg0                                                         ;
; 49.481 ; 49.716       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a32~portb_address_reg0                                                        ;
; 49.482 ; 49.717       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a22~portb_address_reg0                                                        ;
; 49.482 ; 49.717       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a28~portb_address_reg0                                                        ;
; 49.482 ; 49.717       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a42~portb_address_reg0                                                        ;
; 49.482 ; 49.717       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a46~portb_address_reg0                                                        ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a38~portb_address_reg0                                                        ;
; 49.542 ; 49.762       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                   ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                   ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ;
; 49.598 ; 49.786       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.650 ; 2.745 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.192 ; 7.267 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.704  ; 0.678  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.432 ; -1.532 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.690 ; 16.801 ; Fall       ; altera_reserved_tck                                   ;
; Eth_Txc             ; Clk25               ;        ; 1.203  ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ;
; Eth_Txc             ; Clk25               ; 1.184  ;        ; Fall       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.230 ; 14.326 ; Fall       ; altera_reserved_tck                                   ;
; Eth_Txc             ; Clk25               ;        ; 0.686  ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ;
; Eth_Txc             ; Clk25               ; 0.665  ;        ; Fall       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 80.66 MHz  ; 80.66 MHz       ; altera_reserved_tck                                   ;      ;
; 191.53 MHz ; 191.53 MHz      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 221.43 MHz ; 221.43 MHz      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 14.779 ; 0.000         ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 35.484 ; 0.000         ;
; altera_reserved_tck                                   ; 43.801 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.357 ; 0.000         ;
; altera_reserved_tck                                   ; 0.367 ; 0.000         ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.675 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.386 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.005 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; Clk125                                                ; 4.000  ; 0.000         ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.636  ; 0.000         ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 19.679 ; 0.000         ;
; Clk25                                                 ; 19.937 ; 0.000         ;
; Eth_Rxc                                               ; 36.000 ; 0.000         ;
; altera_reserved_tck                                   ; 49.321 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 14.779 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 5.092      ;
; 14.782 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 5.089      ;
; 14.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 5.040      ;
; 14.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.992      ;
; 14.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 4.982      ;
; 14.898 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.009      ;
; 14.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.995      ;
; 14.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 4.938      ;
; 14.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.949      ;
; 14.976 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.890      ;
; 14.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.883      ;
; 15.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.840      ;
; 15.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 4.795      ;
; 15.103 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 4.768      ;
; 15.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.124     ; 4.764      ;
; 15.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 4.750      ;
; 15.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 4.790      ;
; 15.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.135     ; 4.732      ;
; 15.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.152     ; 4.715      ;
; 15.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                         ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.133     ; 4.722      ;
; 15.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.716      ;
; 15.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 4.759      ;
; 15.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                         ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.133     ; 4.697      ;
; 15.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                         ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 4.691      ;
; 15.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.734      ;
; 15.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 4.704      ;
; 15.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 4.745      ;
; 15.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 4.714      ;
; 15.224 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 4.647      ;
; 15.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 4.699      ;
; 15.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                         ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.133     ; 4.631      ;
; 15.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.152     ; 4.589      ;
; 15.288 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 4.595      ;
; 15.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 4.569      ;
; 15.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 4.566      ;
; 15.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 4.594      ;
; 15.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.596      ;
; 15.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                         ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.133     ; 4.546      ;
; 15.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 4.544      ;
; 15.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 4.541      ;
; 15.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 4.590      ;
; 15.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 4.534      ;
; 15.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.102     ; 4.563      ;
; 15.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 4.531      ;
; 15.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.135     ; 4.523      ;
; 15.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a50~porta_datain_reg0  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.236     ; 4.449      ;
; 15.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a50~porta_we_reg       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.241     ; 4.443      ;
; 15.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a50~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.241     ; 4.443      ;
; 15.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 4.549      ;
; 15.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.133     ; 4.509      ;
; 15.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 4.546      ;
; 15.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.133     ; 4.506      ;
; 15.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 4.544      ;
; 15.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 4.500      ;
; 15.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.495      ;
; 15.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 4.497      ;
; 15.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 4.497      ;
; 15.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 4.514      ;
; 15.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 4.494      ;
; 15.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.488      ;
; 15.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.485      ;
; 15.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a46~porta_datain_reg0  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.224     ; 4.432      ;
; 15.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a48~porta_datain_reg0  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 4.426      ;
; 15.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 4.567      ;
; 15.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a46~porta_we_reg       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 4.426      ;
; 15.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a46~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 4.426      ;
; 15.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a48~porta_we_reg       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.235     ; 4.420      ;
; 15.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a48~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.235     ; 4.420      ;
; 15.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.478      ;
; 15.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.521      ;
; 15.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 4.489      ;
; 15.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.518      ;
; 15.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.469      ;
; 15.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 4.503      ;
; 15.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.123     ; 4.469      ;
; 15.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 4.459      ;
; 15.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.152     ; 4.436      ;
; 15.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 4.450      ;
; 15.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 4.535      ;
; 15.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.448      ;
; 15.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.444      ;
; 15.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a42~porta_datain_reg0  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.224     ; 4.391      ;
; 15.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a42~porta_we_reg       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 4.385      ;
; 15.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a42~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 4.385      ;
; 15.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.441      ;
; 15.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.152     ; 4.423      ;
; 15.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.439      ;
; 15.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 4.469      ;
; 15.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.434      ;
; 15.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 4.475      ;
; 15.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 4.434      ;
; 15.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.135     ; 4.428      ;
; 15.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 4.484      ;
; 15.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 4.424      ;
; 15.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.464      ;
; 15.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 4.458      ;
; 15.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a44~porta_datain_reg0  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.214     ; 4.374      ;
; 15.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 4.463      ;
; 15.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.461      ;
; 15.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a44~porta_we_reg       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.219     ; 4.368      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 35.484 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.443      ;
; 35.484 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.443      ;
; 35.484 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.443      ;
; 35.484 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.443      ;
; 35.484 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.443      ;
; 35.484 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.443      ;
; 35.484 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.443      ;
; 35.484 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.443      ;
; 35.484 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.443      ;
; 35.484 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.443      ;
; 35.484 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.443      ;
; 35.484 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.443      ;
; 35.484 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.443      ;
; 35.484 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.443      ;
; 35.484 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.443      ;
; 35.484 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.443      ;
; 35.489 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.438      ;
; 35.489 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.438      ;
; 35.489 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.438      ;
; 35.489 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.438      ;
; 35.489 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.438      ;
; 35.489 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.438      ;
; 35.489 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.438      ;
; 35.489 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.438      ;
; 35.489 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.438      ;
; 35.489 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.438      ;
; 35.489 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.438      ;
; 35.489 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.438      ;
; 35.489 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.438      ;
; 35.489 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.438      ;
; 35.489 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.438      ;
; 35.489 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.438      ;
; 35.659 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.268      ;
; 35.659 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.268      ;
; 35.659 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.268      ;
; 35.659 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.268      ;
; 35.659 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.268      ;
; 35.659 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.268      ;
; 35.659 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.268      ;
; 35.659 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.268      ;
; 35.659 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.268      ;
; 35.659 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.268      ;
; 35.659 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.268      ;
; 35.659 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.268      ;
; 35.659 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.268      ;
; 35.659 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.268      ;
; 35.659 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.268      ;
; 35.659 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.268      ;
; 35.784 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.143      ;
; 35.784 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.143      ;
; 35.784 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.143      ;
; 35.784 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.143      ;
; 35.784 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.143      ;
; 35.784 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.143      ;
; 35.784 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.143      ;
; 35.784 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.143      ;
; 35.784 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.143      ;
; 35.784 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.143      ;
; 35.784 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.143      ;
; 35.784 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.143      ;
; 35.784 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.143      ;
; 35.784 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.143      ;
; 35.784 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.143      ;
; 35.784 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.143      ;
; 35.837 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.089      ;
; 35.842 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.084      ;
; 35.903 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.024      ;
; 35.903 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.024      ;
; 35.903 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.024      ;
; 35.903 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.024      ;
; 35.903 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.024      ;
; 35.903 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.024      ;
; 35.903 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.024      ;
; 35.903 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.024      ;
; 35.903 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.024      ;
; 35.903 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.024      ;
; 35.903 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.024      ;
; 35.903 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.024      ;
; 35.903 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.024      ;
; 35.903 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.024      ;
; 35.903 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.024      ;
; 35.903 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.024      ;
; 35.953 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.973      ;
; 35.953 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.973      ;
; 35.953 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.973      ;
; 35.953 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.973      ;
; 35.953 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.973      ;
; 35.953 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.973      ;
; 35.953 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.973      ;
; 35.953 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.973      ;
; 35.953 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.973      ;
; 35.953 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.973      ;
; 35.953 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.973      ;
; 35.953 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.973      ;
; 35.953 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.973      ;
; 35.953 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.973      ;
; 35.953 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.973      ;
; 35.953 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.973      ;
; 35.966 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.959      ;
; 35.971 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.954      ;
+--------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.801 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 6.498      ;
; 43.862 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 6.437      ;
; 44.377 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 5.921      ;
; 44.467 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 5.832      ;
; 44.683 ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 5.615      ;
; 44.815 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 5.483      ;
; 46.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 4.162      ;
; 46.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 4.105      ;
; 46.624 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 3.674      ;
; 46.635 ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 3.663      ;
; 46.707 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 3.593      ;
; 46.831 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 3.467      ;
; 46.958 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 3.340      ;
; 46.962 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 3.336      ;
; 47.012 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 3.276      ;
; 47.106 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 3.192      ;
; 47.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 2.958      ;
; 47.480 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 2.818      ;
; 47.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 2.738      ;
; 47.952 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 2.347      ;
; 48.180 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 2.118      ;
; 48.281 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 2.018      ;
; 93.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a0~portb_address_reg0                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.403     ; 6.282      ;
; 93.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a0~portb_address_reg0                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.403     ; 6.275      ;
; 93.344 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.580      ;
; 93.344 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.580      ;
; 93.345 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.579      ;
; 93.346 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.578      ;
; 93.361 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.563      ;
; 93.380 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.544      ;
; 93.382 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.543      ;
; 93.382 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.543      ;
; 93.383 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.542      ;
; 93.384 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.541      ;
; 93.387 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.537      ;
; 93.399 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.526      ;
; 93.418 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.507      ;
; 93.425 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.500      ;
; 93.501 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.423      ;
; 93.501 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.423      ;
; 93.502 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.422      ;
; 93.503 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.421      ;
; 93.518 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.406      ;
; 93.537 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.387      ;
; 93.544 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.380      ;
; 93.549 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.375      ;
; 93.551 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.373      ;
; 93.555 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.369      ;
; 93.557 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.367      ;
; 93.558 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.366      ;
; 93.560 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.364      ;
; 93.562 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.362      ;
; 93.564 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.360      ;
; 93.564 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.361      ;
; 93.564 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.361      ;
; 93.565 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.360      ;
; 93.566 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.359      ;
; 93.567 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.357      ;
; 93.581 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.344      ;
; 93.587 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.338      ;
; 93.589 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.336      ;
; 93.593 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.332      ;
; 93.595 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.330      ;
; 93.596 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.329      ;
; 93.598 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.327      ;
; 93.600 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.325      ;
; 93.600 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.325      ;
; 93.602 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.323      ;
; 93.605 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.320      ;
; 93.607 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.318      ;
; 93.706 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.218      ;
; 93.708 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.216      ;
; 93.712 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.212      ;
; 93.714 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.210      ;
; 93.715 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.209      ;
; 93.717 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.207      ;
; 93.719 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.205      ;
; 93.721 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.203      ;
; 93.724 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.200      ;
; 93.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a2~portb_address_reg0                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.397     ; 5.837      ;
; 93.769 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.156      ;
; 93.771 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.154      ;
; 93.775 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.150      ;
; 93.777 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.148      ;
; 93.778 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.147      ;
; 93.780 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.145      ;
; 93.782 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.143      ;
; 93.784 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.141      ;
; 93.787 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.138      ;
; 93.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a2~portb_address_reg0                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.397     ; 5.776      ;
; 94.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.849      ;
; 94.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.849      ;
; 94.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.848      ;
; 94.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.847      ;
; 94.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.841      ;
; 94.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.841      ;
; 94.090 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.840      ;
; 94.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.839      ;
; 94.098 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.832      ;
; 94.106 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.824      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 0.669      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 0.669      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 0.669      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 0.669      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.669      ;
; 0.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.223      ;
; 0.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.438      ; 1.245      ;
; 0.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.238      ;
; 0.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.438      ; 1.249      ;
; 0.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.243      ;
; 0.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.247      ;
; 0.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.870      ;
; 0.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.887      ;
; 0.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.882      ;
; 0.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.882      ;
; 0.593 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.886      ;
; 0.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.888      ;
; 0.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.888      ;
; 0.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.889      ;
; 0.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.892      ;
; 0.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.896      ;
; 0.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.438      ; 1.292      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.905      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.904      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.907      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.908      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.909      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                            ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.913      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.913      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.911      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.912      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.912      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.913      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.913      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.913      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.914      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.913      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.913      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.915      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.413      ; 1.285      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.914      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.913      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.914      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.914      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.916      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.916      ;
; 0.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.419      ; 1.304      ;
; 0.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.932      ;
; 0.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.932      ;
; 0.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.932      ;
; 0.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.934      ;
; 0.650 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.943      ;
; 0.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.944      ;
; 0.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.943      ;
; 0.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.448      ; 1.351      ;
; 0.654 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.419      ; 1.323      ;
; 0.662 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.955      ;
; 0.662 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.955      ;
; 0.662 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.422      ; 1.334      ;
; 0.663 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.956      ;
; 0.663 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.955      ;
; 0.663 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.955      ;
; 0.663 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.956      ;
; 0.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.956      ;
; 0.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.444      ; 1.358      ;
; 0.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.957      ;
; 0.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.959      ;
; 0.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.960      ;
; 0.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.963      ;
; 0.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.963      ;
; 0.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.963      ;
; 0.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.963      ;
; 0.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.963      ;
; 0.672 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.964      ;
; 0.672 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.964      ;
; 0.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.967      ;
; 0.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.967      ;
; 0.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.968      ;
; 0.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.970      ;
; 0.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.976      ;
; 0.685 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.977      ;
; 0.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.978      ;
; 0.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.978      ;
; 0.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.978      ;
; 0.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.434      ; 1.373      ;
; 0.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.984      ;
; 0.695 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.987      ;
; 0.696 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.988      ;
; 0.696 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.988      ;
; 0.697 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.419      ; 1.366      ;
; 0.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.991      ;
; 0.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.993      ;
; 0.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.994      ;
; 0.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.420      ; 1.380      ;
; 0.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.004      ;
; 0.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.426      ; 1.388      ;
; 0.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.393      ;
; 0.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.438      ; 1.403      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.008      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.008      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.495      ; 1.077      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.684      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.684      ;
; 0.425 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.716      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 0.739      ;
; 0.431 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.722      ;
; 0.439 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                              ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.730      ;
; 0.446 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.737      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.737      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.738      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.738      ;
; 0.447 ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.448 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.448 ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.740      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.740      ;
; 0.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.741      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.744      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.744      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.744      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.744      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.744      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.744      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.744      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.744      ;
; 0.454 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.745      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.745      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.745      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.745      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.746      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+-------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.675 ; ts_packet_gen:u_ts_packet_gen|tx_count[9]   ; ts_packet_gen:u_ts_packet_gen|ts_data[6]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.968      ;
; 0.682 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.973      ;
; 0.684 ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.975      ;
; 0.684 ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.975      ;
; 0.684 ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.975      ;
; 0.684 ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.975      ;
; 0.685 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|ts_valid      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.977      ;
; 0.685 ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.976      ;
; 0.685 ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.976      ;
; 0.685 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.976      ;
; 0.685 ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.976      ;
; 0.685 ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.976      ;
; 0.686 ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.977      ;
; 0.686 ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.977      ;
; 0.686 ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.977      ;
; 0.688 ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.979      ;
; 0.688 ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.979      ;
; 0.689 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.980      ;
; 0.713 ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; ts_packet_gen:u_ts_packet_gen|ts_data[7]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.005      ;
; 0.765 ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; ts_packet_gen:u_ts_packet_gen|ts_data[2]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.057      ;
; 0.778 ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; ts_packet_gen:u_ts_packet_gen|ts_data[6]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.070      ;
; 0.778 ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; ts_packet_gen:u_ts_packet_gen|ts_valid      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.070      ;
; 0.820 ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; ts_packet_gen:u_ts_packet_gen|ts_data[4]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.112      ;
; 0.825 ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; ts_packet_gen:u_ts_packet_gen|ts_valid      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.116      ;
; 0.828 ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; ts_packet_gen:u_ts_packet_gen|ts_start      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.119      ;
; 0.832 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|ts_data[7]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.125      ;
; 0.911 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|ts_start      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.203      ;
; 0.949 ; ts_packet_gen:u_ts_packet_gen|tx_count[2]   ; ts_packet_gen:u_ts_packet_gen|ts_data[6]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.242      ;
; 0.982 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.273      ;
; 0.992 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|ts_data[3]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.285      ;
; 0.992 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|ts_data[2]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.285      ;
; 0.999 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.290      ;
; 1.003 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.294      ;
; 1.004 ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.295      ;
; 1.004 ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.295      ;
; 1.004 ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.295      ;
; 1.005 ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.296      ;
; 1.005 ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.296      ;
; 1.005 ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.296      ;
; 1.006 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.297      ;
; 1.006 ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.297      ;
; 1.006 ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.297      ;
; 1.007 ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.298      ;
; 1.007 ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.298      ;
; 1.009 ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.300      ;
; 1.009 ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.300      ;
; 1.018 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.309      ;
; 1.021 ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.312      ;
; 1.022 ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.313      ;
; 1.022 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.313      ;
; 1.022 ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.313      ;
; 1.023 ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; ts_packet_gen:u_ts_packet_gen|ts_start      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.315      ;
; 1.023 ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.314      ;
; 1.097 ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.388      ;
; 1.098 ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.389      ;
; 1.098 ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.389      ;
; 1.098 ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.389      ;
; 1.102 ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.393      ;
; 1.104 ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.395      ;
; 1.104 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.395      ;
; 1.105 ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.396      ;
; 1.119 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|ts_valid      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.411      ;
; 1.121 ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; ts_packet_gen:u_ts_packet_gen|ts_data[6]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.414      ;
; 1.121 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.412      ;
; 1.125 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.416      ;
; 1.126 ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.417      ;
; 1.126 ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.417      ;
; 1.127 ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; ts_packet_gen:u_ts_packet_gen|ts_data[7]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.420      ;
; 1.127 ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.418      ;
; 1.127 ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.418      ;
; 1.127 ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.418      ;
; 1.128 ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.419      ;
; 1.128 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.419      ;
; 1.129 ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.420      ;
; 1.129 ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.420      ;
; 1.131 ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.422      ;
; 1.131 ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.422      ;
; 1.140 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.431      ;
; 1.143 ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.434      ;
; 1.144 ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.435      ;
; 1.144 ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.435      ;
; 1.145 ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.436      ;
; 1.197 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|ts_valid      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.489      ;
; 1.204 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|ts_data[3]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.497      ;
; 1.219 ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.510      ;
; 1.220 ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.511      ;
; 1.220 ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.511      ;
; 1.221 ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; ts_packet_gen:u_ts_packet_gen|ts_data[4]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.514      ;
; 1.224 ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.515      ;
; 1.226 ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.517      ;
; 1.226 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.517      ;
; 1.227 ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.518      ;
; 1.243 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.534      ;
; 1.244 ; ts_packet_gen:u_ts_packet_gen|tx_count[9]   ; ts_packet_gen:u_ts_packet_gen|ts_start      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.536      ;
; 1.247 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.538      ;
; 1.248 ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.539      ;
; 1.248 ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.539      ;
; 1.249 ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.540      ;
; 1.249 ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.540      ;
; 1.250 ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.541      ;
+-------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.386 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 1.912      ;
; 95.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.744      ;
; 95.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.744      ;
; 95.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.744      ;
; 95.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.744      ;
; 95.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.744      ;
; 95.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.744      ;
; 95.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.744      ;
; 95.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.744      ;
; 95.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.744      ;
; 95.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.744      ;
; 95.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.717      ;
; 95.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.717      ;
; 95.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.717      ;
; 95.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.717      ;
; 95.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.717      ;
; 95.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.717      ;
; 95.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.717      ;
; 95.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.717      ;
; 95.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.717      ;
; 95.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.717      ;
; 95.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.717      ;
; 95.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.727      ;
; 95.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.727      ;
; 95.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.727      ;
; 95.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.727      ;
; 95.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.727      ;
; 95.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.733      ;
; 95.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.732      ;
; 95.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.732      ;
; 95.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.732      ;
; 95.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.732      ;
; 95.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.732      ;
; 95.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.732      ;
; 95.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.732      ;
; 95.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.732      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.718      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.718      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.719      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.719      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.719      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.718      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.718      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.718      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.719      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.719      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.736      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.736      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.736      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.736      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.736      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.736      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.736      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.736      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.736      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.736      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.736      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.736      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.736      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.736      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.736      ;
; 95.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.736      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.716      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.716      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.716      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.713      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.713      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.713      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.713      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.713      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.715      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.713      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.713      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.713      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.713      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.713      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.713      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.716      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.716      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.716      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.716      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.716      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.716      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.715      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.715      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.715      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.715      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.715      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.715      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.715      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.716      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.716      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.715      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.715      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.715      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.715      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.716      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.716      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.716      ;
; 95.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.716      ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.005 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.296      ;
; 1.005 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.296      ;
; 1.409 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.701      ;
; 1.409 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.701      ;
; 1.409 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.701      ;
; 1.409 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.701      ;
; 1.409 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.701      ;
; 1.409 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.701      ;
; 1.409 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.701      ;
; 1.409 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.701      ;
; 1.409 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.701      ;
; 1.409 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.701      ;
; 1.409 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.701      ;
; 1.409 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.701      ;
; 1.409 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.701      ;
; 1.409 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.701      ;
; 1.409 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.701      ;
; 1.411 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.703      ;
; 1.411 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.703      ;
; 1.411 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.703      ;
; 1.411 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.703      ;
; 1.411 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.703      ;
; 1.411 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.703      ;
; 1.411 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.703      ;
; 1.411 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.703      ;
; 1.448 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.740      ;
; 1.448 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.740      ;
; 1.448 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.740      ;
; 1.510 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.802      ;
; 1.510 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.802      ;
; 1.510 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.802      ;
; 1.510 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.802      ;
; 1.510 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.802      ;
; 1.510 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.802      ;
; 1.510 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.802      ;
; 1.510 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.802      ;
; 1.510 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.802      ;
; 1.510 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.802      ;
; 1.510 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.802      ;
; 1.510 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.802      ;
; 1.907 ; sld_hub:auto_hub|virtual_ir_scan_reg                                           ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.200      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.289      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.289      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.289      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.289      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.289      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.289      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.289      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.289      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.289      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.289      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.262      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.262      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.262      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.262      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.262      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.262      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.262      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.262      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.262      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.262      ;
; 3.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.262      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.280      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.281      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.279      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.279      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.279      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.280      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.280      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.280      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.280      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.280      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.280      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.280      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.280      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.280      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.279      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.279      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.279      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.279      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.279      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.279      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.279      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.279      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.279      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.279      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.279      ;
; 3.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.279      ;
; 3.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.275      ;
; 3.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.275      ;
; 3.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.275      ;
; 3.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.275      ;
; 3.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.275      ;
; 3.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.275      ;
; 3.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.275      ;
; 3.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.277      ;
; 3.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.277      ;
; 3.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.277      ;
; 3.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.277      ;
; 3.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.277      ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk125'                               ;
+-------+--------------+----------------+-----------+--------+------------+--------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock  ; Clock Edge ; Target ;
+-------+--------------+----------------+-----------+--------+------------+--------+
; 4.000 ; 8.000        ; 4.000          ; Port Rate ; Clk125 ; Rise       ; Clk125 ;
+-------+--------------+----------------+-----------+--------+------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]              ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var     ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                         ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped            ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var            ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                   ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                   ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                   ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                   ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                   ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                   ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]            ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]            ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]             ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]             ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]             ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]                                                        ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                         ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                         ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                         ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                         ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                             ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_segment_delayed[0]                                                              ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11] ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]              ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]              ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                            ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                   ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                      ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                      ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                       ;
; 9.637 ; 9.853        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                       ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]  ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]  ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]  ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                  ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                  ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                   ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                   ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                       ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                       ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                       ;
; 9.640 ; 9.856        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]             ;
; 9.640 ; 9.856        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]             ;
; 9.640 ; 9.856        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ;
; 9.640 ; 9.856        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]             ;
; 9.641 ; 9.857        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                       ;
; 9.641 ; 9.857        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                      ;
; 9.641 ; 9.857        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                       ;
; 9.641 ; 9.857        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                       ;
; 9.641 ; 9.857        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                       ;
; 9.641 ; 9.857        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                       ;
; 9.643 ; 9.859        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                  ;
; 9.644 ; 9.860        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]             ;
; 9.644 ; 9.860        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ;
; 9.644 ; 9.860        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]              ;
; 9.644 ; 9.860        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]              ;
; 9.644 ; 9.860        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ;
; 9.644 ; 9.860        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ;
; 9.644 ; 9.860        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                   ;
; 9.644 ; 9.860        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                   ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]             ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                         ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                         ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]             ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------+
; 19.679 ; 19.895       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ;
; 19.679 ; 19.895       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ;
; 19.679 ; 19.895       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ;
; 19.679 ; 19.895       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ;
; 19.679 ; 19.895       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ;
; 19.679 ; 19.895       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ;
; 19.679 ; 19.895       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ;
; 19.679 ; 19.895       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ;
; 19.679 ; 19.895       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ;
; 19.679 ; 19.895       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ;
; 19.679 ; 19.895       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ;
; 19.679 ; 19.895       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ;
; 19.679 ; 19.895       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ;
; 19.679 ; 19.895       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ;
; 19.679 ; 19.895       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ;
; 19.679 ; 19.895       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[2]    ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[3]    ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[4]    ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[6]    ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[7]    ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_end        ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_start      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_valid      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[2]   ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[9]   ;
; 19.914 ; 20.098       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[2]    ;
; 19.914 ; 20.098       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[3]    ;
; 19.914 ; 20.098       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[4]    ;
; 19.914 ; 20.098       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[6]    ;
; 19.914 ; 20.098       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[7]    ;
; 19.914 ; 20.098       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_end        ;
; 19.914 ; 20.098       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_start      ;
; 19.914 ; 20.098       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_valid      ;
; 19.914 ; 20.098       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ;
; 19.914 ; 20.098       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ;
; 19.914 ; 20.098       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[2]   ;
; 19.914 ; 20.098       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ;
; 19.914 ; 20.098       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ;
; 19.914 ; 20.098       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ;
; 19.914 ; 20.098       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ;
; 19.914 ; 20.098       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ;
; 19.914 ; 20.098       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ;
; 19.914 ; 20.098       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[9]   ;
; 19.917 ; 20.101       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ;
; 19.917 ; 20.101       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ;
; 19.917 ; 20.101       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ;
; 19.917 ; 20.101       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ;
; 19.917 ; 20.101       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ;
; 19.917 ; 20.101       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ;
; 19.917 ; 20.101       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ;
; 19.917 ; 20.101       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ;
; 19.917 ; 20.101       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ;
; 19.917 ; 20.101       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ;
; 19.917 ; 20.101       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ;
; 19.917 ; 20.101       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ;
; 19.917 ; 20.101       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ;
; 19.917 ; 20.101       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ;
; 19.917 ; 20.101       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ;
; 19.917 ; 20.101       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ;
; 19.949 ; 19.949       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[0]|clk            ;
; 19.949 ; 19.949       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[10]|clk           ;
; 19.949 ; 19.949       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[11]|clk           ;
; 19.949 ; 19.949       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[12]|clk           ;
; 19.949 ; 19.949       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[13]|clk           ;
; 19.949 ; 19.949       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[14]|clk           ;
; 19.949 ; 19.949       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[15]|clk           ;
; 19.949 ; 19.949       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[1]|clk            ;
; 19.949 ; 19.949       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[2]|clk            ;
; 19.949 ; 19.949       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[3]|clk            ;
; 19.949 ; 19.949       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[4]|clk            ;
; 19.949 ; 19.949       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[5]|clk            ;
; 19.949 ; 19.949       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[6]|clk            ;
; 19.949 ; 19.949       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[7]|clk            ;
; 19.949 ; 19.949       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[8]|clk            ;
; 19.949 ; 19.949       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[9]|clk            ;
; 19.951 ; 19.951       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_data[2]|clk              ;
; 19.951 ; 19.951       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_data[3]|clk              ;
; 19.951 ; 19.951       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_data[4]|clk              ;
; 19.951 ; 19.951       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_data[6]|clk              ;
; 19.951 ; 19.951       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_data[7]|clk              ;
; 19.951 ; 19.951       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_end|clk                  ;
; 19.951 ; 19.951       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_start|clk                ;
; 19.951 ; 19.951       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_valid|clk                ;
; 19.951 ; 19.951       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[0]|clk             ;
; 19.951 ; 19.951       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[1]|clk             ;
; 19.951 ; 19.951       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[2]|clk             ;
; 19.951 ; 19.951       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[3]|clk             ;
; 19.951 ; 19.951       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[4]|clk             ;
; 19.951 ; 19.951       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[5]|clk             ;
; 19.951 ; 19.951       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[6]|clk             ;
; 19.951 ; 19.951       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[7]|clk             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk25'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; 19.937 ; 19.937       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.937 ; 19.937       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 19.937 ; 19.937       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.976 ; 19.976       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; Clk25~input|o                                                   ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~input|i                                                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; Clk25~input|i                                                   ;
; 20.001 ; 20.001       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.024 ; 20.024       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~input|o                                                   ;
; 20.063 ; 20.063       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.063 ; 20.063       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.063 ; 20.063       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; Clk25 ; Rise       ; Clk25                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Eth_Rxc'                                 ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; Eth_Rxc ; Rise       ; Eth_Rxc ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.321 ; 49.551       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.321 ; 49.551       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a12~portb_address_reg0                                                         ;
; 49.321 ; 49.551       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a14~portb_address_reg0                                                         ;
; 49.321 ; 49.551       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a26~portb_address_reg0                                                         ;
; 49.321 ; 49.551       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a40~portb_address_reg0                                                         ;
; 49.321 ; 49.551       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a4~portb_address_reg0                                                          ;
; 49.321 ; 49.551       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a52~portb_address_reg0                                                         ;
; 49.321 ; 49.551       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a8~portb_address_reg0                                                          ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a10~portb_address_reg0                                                         ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a20~portb_address_reg0                                                         ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a22~portb_address_reg0                                                         ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a24~portb_address_reg0                                                         ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a28~portb_address_reg0                                                         ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a2~portb_address_reg0                                                          ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a30~portb_address_reg0                                                         ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a32~portb_address_reg0                                                         ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a42~portb_address_reg0                                                         ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a44~portb_address_reg0                                                         ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a46~portb_address_reg0                                                         ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a48~portb_address_reg0                                                         ;
; 49.322 ; 49.552       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a6~portb_address_reg0                                                          ;
; 49.324 ; 49.554       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a16~portb_address_reg0                                                         ;
; 49.324 ; 49.554       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.324 ; 49.554       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a34~portb_address_reg0                                                         ;
; 49.324 ; 49.554       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a50~portb_address_reg0                                                         ;
; 49.325 ; 49.555       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a38~portb_address_reg0                                                         ;
; 49.414 ; 49.630       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ;
; 49.456 ; 49.640       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                 ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ;
; 49.458 ; 49.642       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.648 ; 2.858 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.053 ; 7.239 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.530  ; 0.347  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.567 ; -1.805 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.482 ; 15.741 ; Fall       ; altera_reserved_tck                                   ;
; Eth_Txc             ; Clk25               ;        ; 1.206  ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ;
; Eth_Txc             ; Clk25               ; 1.196  ;        ; Fall       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.084 ; 13.316 ; Fall       ; altera_reserved_tck                                   ;
; Eth_Txc             ; Clk25               ;        ; 0.730  ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ;
; Eth_Txc             ; Clk25               ; 0.719  ;        ; Fall       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 17.625 ; 0.000         ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 38.006 ; 0.000         ;
; altera_reserved_tck                                   ; 47.229 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                   ; 0.128 ; 0.000         ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.155 ; 0.000         ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.269 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.322 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.471 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; Clk125                                                ; 4.000  ; 0.000         ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.756  ; 0.000         ;
; Clk25                                                 ; 19.576 ; 0.000         ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 19.774 ; 0.000         ;
; Eth_Rxc                                               ; 36.000 ; 0.000         ;
; altera_reserved_tck                                   ; 49.467 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 17.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.304      ;
; 17.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a50~porta_we_reg       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.110     ; 2.253      ;
; 17.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a50~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.110     ; 2.253      ;
; 17.647 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.296      ;
; 17.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a50~porta_datain_reg0  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.107     ; 2.254      ;
; 17.649 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.280      ;
; 17.660 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a46~porta_we_reg       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.099     ; 2.250      ;
; 17.660 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a46~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.099     ; 2.250      ;
; 17.662 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a46~porta_datain_reg0  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 2.251      ;
; 17.663 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a48~porta_we_reg       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.105     ; 2.241      ;
; 17.663 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a48~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.105     ; 2.241      ;
; 17.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a48~porta_datain_reg0  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.102     ; 2.242      ;
; 17.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.272      ;
; 17.672 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.257      ;
; 17.696 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.059     ; 2.232      ;
; 17.706 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a42~porta_we_reg       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.099     ; 2.204      ;
; 17.706 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a42~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.099     ; 2.204      ;
; 17.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a42~porta_datain_reg0  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 2.205      ;
; 17.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a50~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.102      ; 2.403      ;
; 17.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.233      ;
; 17.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.218      ;
; 17.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a44~porta_we_reg       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.209      ;
; 17.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a44~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.209      ;
; 17.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a44~porta_datain_reg0  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 2.210      ;
; 17.718 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.045     ; 2.224      ;
; 17.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.210      ;
; 17.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.049     ; 2.180      ;
; 17.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 2.169      ;
; 17.773 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                         ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.061     ; 2.153      ;
; 17.777 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 2.175      ;
; 17.782 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.049     ; 2.156      ;
; 17.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a48~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 2.333      ;
; 17.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 2.161      ;
; 17.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.141      ;
; 17.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.059     ; 2.138      ;
; 17.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.059     ; 2.137      ;
; 17.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                         ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.061     ; 2.129      ;
; 17.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a44~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.124      ; 2.333      ;
; 17.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a16~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 2.125      ;
; 17.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a20~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 2.131      ;
; 17.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 2.151      ;
; 17.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.069     ; 2.112      ;
; 17.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a24~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 2.123      ;
; 17.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.133      ;
; 17.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a52~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.118      ; 2.311      ;
; 17.821 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.049     ; 2.117      ;
; 17.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.047     ; 2.117      ;
; 17.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.050     ; 2.108      ;
; 17.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                         ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.061     ; 2.097      ;
; 17.832 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.069     ; 2.086      ;
; 17.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a24~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 2.092      ;
; 17.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 2.112      ;
; 17.844 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.049     ; 2.094      ;
; 17.844 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                         ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 2.081      ;
; 17.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.096      ;
; 17.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.047     ; 2.093      ;
; 17.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a52~porta_we_reg       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 2.067      ;
; 17.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a52~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 2.067      ;
; 17.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.081      ;
; 17.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.103      ;
; 17.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a52~porta_datain_reg0  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 2.068      ;
; 17.852 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.091      ;
; 17.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.055     ; 2.078      ;
; 17.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.072      ;
; 17.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a28~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.080      ;
; 17.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.061     ; 2.067      ;
; 17.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                         ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.061     ; 2.067      ;
; 17.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 2.089      ;
; 17.866 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.063      ;
; 17.866 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.063      ;
; 17.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.030     ; 2.088      ;
; 17.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.058      ;
; 17.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a24~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 2.060      ;
; 17.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.057      ;
; 17.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.056      ;
; 17.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.030     ; 2.083      ;
; 17.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.059     ; 2.052      ;
; 17.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.048      ;
; 17.883 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.061     ; 2.043      ;
; 17.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a52~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.118      ; 2.243      ;
; 17.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.047     ; 2.054      ;
; 17.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.055      ;
; 17.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a20~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 2.042      ;
; 17.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a26~porta_we_reg       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 2.054      ;
; 17.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a26~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 2.054      ;
; 17.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.039      ;
; 17.891 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a26~porta_datain_reg0  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 2.055      ;
; 17.893 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.041     ; 2.053      ;
; 17.894 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 2.045      ;
; 17.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.047     ; 2.045      ;
; 17.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.034      ;
; 17.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.047      ;
; 17.897 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.032      ;
; 17.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a20~porta_we_reg       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 2.031      ;
; 17.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a20~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 2.031      ;
; 17.902 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a20~porta_datain_reg0  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 2.032      ;
; 17.902 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a22~porta_we_reg       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.035      ;
; 17.902 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a22~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.035      ;
; 17.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a22~porta_datain_reg0  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.069     ; 2.036      ;
; 17.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a46~porta_address_reg0 ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.113      ; 2.216      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.006 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.944      ;
; 38.092 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.858      ;
; 38.092 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.858      ;
; 38.092 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.858      ;
; 38.092 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.858      ;
; 38.092 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.858      ;
; 38.092 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.858      ;
; 38.092 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.858      ;
; 38.092 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.858      ;
; 38.092 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.858      ;
; 38.092 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.858      ;
; 38.092 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.858      ;
; 38.092 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.858      ;
; 38.092 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.858      ;
; 38.092 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.858      ;
; 38.092 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.858      ;
; 38.092 ; ts_packet_gen:u_ts_packet_gen|tx_count[3]   ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.858      ;
; 38.122 ; ts_packet_gen:u_ts_packet_gen|tx_count[7]   ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.827      ;
; 38.122 ; ts_packet_gen:u_ts_packet_gen|tx_count[8]   ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.827      ;
; 38.150 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.800      ;
; 38.150 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.800      ;
; 38.150 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.800      ;
; 38.150 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.800      ;
; 38.150 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.800      ;
; 38.150 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.800      ;
; 38.150 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.800      ;
; 38.150 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.800      ;
; 38.150 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.800      ;
; 38.150 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.800      ;
; 38.150 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.800      ;
; 38.150 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.800      ;
; 38.150 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.800      ;
; 38.150 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.800      ;
; 38.150 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.800      ;
; 38.150 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.800      ;
; 38.174 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.775      ;
; 38.174 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.775      ;
; 38.174 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.775      ;
; 38.174 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.775      ;
; 38.174 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.775      ;
; 38.174 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.775      ;
; 38.174 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.775      ;
; 38.174 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.775      ;
; 38.174 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.775      ;
; 38.174 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.775      ;
; 38.174 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.775      ;
; 38.174 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.775      ;
; 38.174 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.775      ;
; 38.174 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.775      ;
; 38.174 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.775      ;
; 38.174 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.775      ;
; 38.179 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.770      ;
; 38.179 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.770      ;
; 38.179 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.770      ;
; 38.179 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.770      ;
; 38.179 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.770      ;
; 38.179 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.770      ;
; 38.179 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.770      ;
; 38.179 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.770      ;
; 38.179 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.770      ;
; 38.179 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.770      ;
; 38.179 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.770      ;
; 38.179 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.770      ;
; 38.179 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.770      ;
; 38.179 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.770      ;
; 38.179 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.770      ;
; 38.179 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.770      ;
; 38.183 ; ts_packet_gen:u_ts_packet_gen|tx_count[2]   ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.767      ;
; 38.183 ; ts_packet_gen:u_ts_packet_gen|tx_count[2]   ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.767      ;
+--------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.229 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 3.022      ;
; 47.249 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 3.002      ;
; 47.515 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 2.735      ;
; 47.593 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.658      ;
; 47.658 ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 2.592      ;
; 47.716 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 2.534      ;
; 48.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 1.947      ;
; 48.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 1.915      ;
; 48.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.680      ;
; 48.588 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.662      ;
; 48.597 ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.653      ;
; 48.674 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.576      ;
; 48.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.505      ;
; 48.749 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.501      ;
; 48.754 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.496      ;
; 48.843 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.407      ;
; 48.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.366      ;
; 48.955 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.295      ;
; 48.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.265      ;
; 49.236 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.015      ;
; 49.290 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 0.960      ;
; 49.321 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 0.930      ;
; 96.783 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.158      ;
; 96.786 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.155      ;
; 96.786 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.155      ;
; 96.787 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.154      ;
; 96.788 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.153      ;
; 96.794 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.147      ;
; 96.802 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.140      ;
; 96.805 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.136      ;
; 96.805 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.137      ;
; 96.805 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.137      ;
; 96.806 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.136      ;
; 96.807 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.135      ;
; 96.813 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.129      ;
; 96.824 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.118      ;
; 96.844 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.097      ;
; 96.847 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.094      ;
; 96.847 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.094      ;
; 96.848 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.093      ;
; 96.849 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.092      ;
; 96.855 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.086      ;
; 96.866 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.075      ;
; 96.877 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.064      ;
; 96.880 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.061      ;
; 96.881 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.060      ;
; 96.887 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.054      ;
; 96.889 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.052      ;
; 96.890 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.051      ;
; 96.891 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.050      ;
; 96.894 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.047      ;
; 96.895 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.046      ;
; 96.896 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.046      ;
; 96.899 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.043      ;
; 96.900 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.042      ;
; 96.906 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.036      ;
; 96.907 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.035      ;
; 96.908 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.034      ;
; 96.909 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.033      ;
; 96.910 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.032      ;
; 96.910 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.032      ;
; 96.910 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.032      ;
; 96.911 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.031      ;
; 96.912 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.030      ;
; 96.913 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.029      ;
; 96.914 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.028      ;
; 96.918 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.024      ;
; 96.929 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.013      ;
; 96.938 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.003      ;
; 96.941 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.000      ;
; 96.942 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.999      ;
; 96.948 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.993      ;
; 96.950 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.991      ;
; 96.951 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.990      ;
; 96.952 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.989      ;
; 96.955 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.986      ;
; 96.956 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.985      ;
; 97.001 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.941      ;
; 97.004 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.938      ;
; 97.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a0~portb_address_reg0                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.220     ; 2.763      ;
; 97.005 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.937      ;
; 97.011 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.931      ;
; 97.013 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.929      ;
; 97.014 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.928      ;
; 97.015 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.927      ;
; 97.018 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.924      ;
; 97.019 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.923      ;
; 97.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a0~portb_address_reg0                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.220     ; 2.702      ;
; 97.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.744      ;
; 97.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.741      ;
; 97.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.741      ;
; 97.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.740      ;
; 97.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.739      ;
; 97.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.737      ;
; 97.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.734      ;
; 97.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.734      ;
; 97.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.733      ;
; 97.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.733      ;
; 97.214 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.732      ;
; 97.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.726      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.222      ; 0.454      ;
; 0.164 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.165 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.170 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.313      ;
; 0.171 ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.172 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.315      ;
; 0.172 ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.315      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.315      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.315      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.315      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.315      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.315      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.315      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.316      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.316      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.317      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.316      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.316      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.316      ;
; 0.174 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.317      ;
; 0.175 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.319      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.319      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.319      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.319      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.319      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.319      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.319      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.177 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.320      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.563      ;
; 0.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 0.571      ;
; 0.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.565      ;
; 0.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 0.574      ;
; 0.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.566      ;
; 0.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.568      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.384      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 0.591      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.383      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.383      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.384      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.385      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.242      ; 0.607      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.386      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.386      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.386      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                            ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.387      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.387      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.386      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.386      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.386      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.387      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.387      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.387      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.387      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.387      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.389      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.388      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.388      ;
; 0.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.390      ;
; 0.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.389      ;
; 0.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.390      ;
; 0.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.390      ;
; 0.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.390      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.393      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.218      ; 0.591      ;
; 0.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.392      ;
; 0.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.395      ;
; 0.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.393      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.396      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.396      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.212      ; 0.588      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.394      ;
; 0.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.218      ; 0.598      ;
; 0.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.402      ;
; 0.260 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.403      ;
; 0.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.403      ;
; 0.262 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.403      ;
; 0.262 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.404      ;
; 0.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.626      ;
; 0.268 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.411      ;
; 0.268 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.216      ; 0.608      ;
; 0.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.412      ;
; 0.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.414      ;
; 0.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.414      ;
; 0.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.414      ;
; 0.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.414      ;
; 0.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.415      ;
; 0.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.415      ;
; 0.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.415      ;
; 0.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.415      ;
; 0.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.417      ;
; 0.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.418      ;
; 0.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.418      ;
; 0.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.420      ;
; 0.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.419      ;
; 0.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.419      ;
; 0.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.419      ;
; 0.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.419      ;
; 0.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.419      ;
; 0.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.420      ;
; 0.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.422      ;
; 0.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.423      ;
; 0.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.424      ;
; 0.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.425      ;
; 0.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.635      ;
; 0.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.628      ;
; 0.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.218      ; 0.625      ;
; 0.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.426      ;
; 0.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.427      ;
; 0.285 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.427      ;
; 0.285 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.428      ;
; 0.285 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.428      ;
; 0.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.430      ;
; 0.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.430      ;
; 0.288 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.431      ;
; 0.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.432      ;
; 0.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.432      ;
; 0.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.645      ;
; 0.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.434      ;
; 0.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.435      ;
; 0.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                        ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.460      ;
; 0.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                     ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.639      ;
; 0.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.215      ; 0.632      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.441      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+-------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.269 ; ts_packet_gen:u_ts_packet_gen|tx_count[9]   ; ts_packet_gen:u_ts_packet_gen|ts_data[6]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.412      ;
; 0.283 ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.283 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.283 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.284 ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.284 ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.284 ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.284 ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.284 ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.284 ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.284 ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.284 ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.284 ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.285 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|ts_valid      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.285 ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.285 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.285 ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.285 ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.300 ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; ts_packet_gen:u_ts_packet_gen|ts_data[7]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.443      ;
; 0.326 ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; ts_packet_gen:u_ts_packet_gen|ts_data[2]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.469      ;
; 0.326 ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; ts_packet_gen:u_ts_packet_gen|ts_data[6]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.469      ;
; 0.333 ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; ts_packet_gen:u_ts_packet_gen|ts_valid      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.475      ;
; 0.334 ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; ts_packet_gen:u_ts_packet_gen|ts_start      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.476      ;
; 0.345 ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; ts_packet_gen:u_ts_packet_gen|ts_valid      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.487      ;
; 0.360 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|ts_data[7]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.503      ;
; 0.370 ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; ts_packet_gen:u_ts_packet_gen|ts_data[4]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.513      ;
; 0.385 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|ts_start      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.527      ;
; 0.406 ; ts_packet_gen:u_ts_packet_gen|tx_count[2]   ; ts_packet_gen:u_ts_packet_gen|ts_data[6]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.549      ;
; 0.420 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|ts_data[3]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.563      ;
; 0.422 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|ts_data[2]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.565      ;
; 0.430 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.572      ;
; 0.432 ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.574      ;
; 0.432 ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.574      ;
; 0.432 ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.574      ;
; 0.432 ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.574      ;
; 0.432 ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.574      ;
; 0.433 ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.575      ;
; 0.433 ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.575      ;
; 0.433 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.575      ;
; 0.442 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.584      ;
; 0.443 ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.585      ;
; 0.443 ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.585      ;
; 0.443 ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.585      ;
; 0.443 ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.585      ;
; 0.444 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.586      ;
; 0.444 ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.586      ;
; 0.445 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.587      ;
; 0.446 ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.588      ;
; 0.446 ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.588      ;
; 0.446 ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.588      ;
; 0.447 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.589      ;
; 0.447 ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.589      ;
; 0.452 ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; ts_packet_gen:u_ts_packet_gen|ts_start      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.594      ;
; 0.487 ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; ts_packet_gen:u_ts_packet_gen|ts_data[6]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.630      ;
; 0.487 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|ts_valid      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.629      ;
; 0.491 ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; ts_packet_gen:u_ts_packet_gen|ts_data[7]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.634      ;
; 0.495 ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.637      ;
; 0.495 ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.637      ;
; 0.495 ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.637      ;
; 0.495 ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.637      ;
; 0.495 ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.637      ;
; 0.496 ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.638      ;
; 0.496 ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.638      ;
; 0.496 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.638      ;
; 0.498 ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.640      ;
; 0.498 ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.640      ;
; 0.498 ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.640      ;
; 0.498 ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.640      ;
; 0.499 ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.641      ;
; 0.499 ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.641      ;
; 0.499 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.641      ;
; 0.508 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.650      ;
; 0.509 ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.651      ;
; 0.509 ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.651      ;
; 0.509 ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.651      ;
; 0.510 ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.652      ;
; 0.510 ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.652      ;
; 0.511 ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.653      ;
; 0.512 ; ts_packet_gen:u_ts_packet_gen|gap_count[4]  ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.654      ;
; 0.512 ; ts_packet_gen:u_ts_packet_gen|gap_count[2]  ; ts_packet_gen:u_ts_packet_gen|gap_count[6]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.654      ;
; 0.512 ; ts_packet_gen:u_ts_packet_gen|gap_count[8]  ; ts_packet_gen:u_ts_packet_gen|gap_count[12] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.654      ;
; 0.513 ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; ts_packet_gen:u_ts_packet_gen|gap_count[14] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.655      ;
; 0.524 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|tx_count[0]   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.667      ;
; 0.531 ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; ts_packet_gen:u_ts_packet_gen|ts_data[4]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.674      ;
; 0.542 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.684      ;
; 0.542 ; ts_packet_gen:u_ts_packet_gen|tx_count[1]   ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.684      ;
; 0.547 ; ts_packet_gen:u_ts_packet_gen|tx_count[5]   ; ts_packet_gen:u_ts_packet_gen|ts_valid      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.689      ;
; 0.556 ; ts_packet_gen:u_ts_packet_gen|tx_count[4]   ; ts_packet_gen:u_ts_packet_gen|ts_data[3]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.699      ;
; 0.557 ; ts_packet_gen:u_ts_packet_gen|tx_count[9]   ; ts_packet_gen:u_ts_packet_gen|ts_start      ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.699      ;
; 0.560 ; ts_packet_gen:u_ts_packet_gen|tx_count[6]   ; ts_packet_gen:u_ts_packet_gen|ts_data[3]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.703      ;
; 0.561 ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.703      ;
; 0.561 ; ts_packet_gen:u_ts_packet_gen|gap_count[3]  ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.703      ;
; 0.561 ; ts_packet_gen:u_ts_packet_gen|gap_count[1]  ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.703      ;
; 0.561 ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; ts_packet_gen:u_ts_packet_gen|gap_count[15] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.703      ;
; 0.562 ; ts_packet_gen:u_ts_packet_gen|gap_count[7]  ; ts_packet_gen:u_ts_packet_gen|gap_count[11] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.704      ;
; 0.562 ; ts_packet_gen:u_ts_packet_gen|gap_count[9]  ; ts_packet_gen:u_ts_packet_gen|gap_count[13] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.704      ;
; 0.562 ; ts_packet_gen:u_ts_packet_gen|gap_count[0]  ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.704      ;
; 0.563 ; ts_packet_gen:u_ts_packet_gen|tx_count[9]   ; ts_packet_gen:u_ts_packet_gen|ts_data[2]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.706      ;
; 0.563 ; ts_packet_gen:u_ts_packet_gen|tx_count[9]   ; ts_packet_gen:u_ts_packet_gen|ts_data[4]    ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.706      ;
; 0.564 ; ts_packet_gen:u_ts_packet_gen|gap_count[5]  ; ts_packet_gen:u_ts_packet_gen|gap_count[10] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.706      ;
+-------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.322 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 0.928      ;
; 97.541 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.395      ;
; 97.541 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.395      ;
; 97.541 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.395      ;
; 97.541 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.395      ;
; 97.541 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.395      ;
; 97.541 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.395      ;
; 97.541 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.395      ;
; 97.541 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.395      ;
; 97.541 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.395      ;
; 97.541 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.395      ;
; 97.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.368      ;
; 97.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.368      ;
; 97.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.368      ;
; 97.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.368      ;
; 97.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.368      ;
; 97.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.368      ;
; 97.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.368      ;
; 97.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.368      ;
; 97.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.368      ;
; 97.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.368      ;
; 97.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.368      ;
; 97.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.382      ;
; 97.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.382      ;
; 97.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.382      ;
; 97.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.382      ;
; 97.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.382      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.373      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.373      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.374      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.374      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.374      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.373      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.373      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.373      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.374      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.374      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.388      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.387      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.387      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.387      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.387      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.387      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.387      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.387      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.387      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.386      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.386      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.386      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.386      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.386      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.386      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.386      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.386      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.386      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.386      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.386      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.386      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.386      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.386      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.386      ;
; 97.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.386      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.400      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.400      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.398      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.400      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.396      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.400      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.400      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.396      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.400      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.400      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.396      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.399      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.399      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.400      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.399      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.399      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.399      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.399      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.399      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.399      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.399      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.399      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.399      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.399      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.399      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.399      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.399      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.396      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.396      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.396      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.396      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.396      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.396      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.396      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.396      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.396      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.396      ;
; 97.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.396      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.471 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.614      ;
; 0.471 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.614      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.647 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.659 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.803      ;
; 0.659 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.803      ;
; 0.659 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.803      ;
; 0.700 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.843      ;
; 0.700 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.843      ;
; 0.700 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.843      ;
; 0.700 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.843      ;
; 0.700 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.843      ;
; 0.700 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.843      ;
; 0.700 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.843      ;
; 0.700 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.843      ;
; 0.700 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.843      ;
; 0.700 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.843      ;
; 0.700 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.843      ;
; 0.700 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.843      ;
; 0.898 ; sld_hub:auto_hub|virtual_ir_scan_reg                                           ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.042      ;
; 2.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.176      ;
; 2.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.176      ;
; 2.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.176      ;
; 2.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.176      ;
; 2.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.176      ;
; 2.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.176      ;
; 2.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.176      ;
; 2.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.176      ;
; 2.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.176      ;
; 2.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.176      ;
; 2.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 2.150      ;
; 2.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 2.150      ;
; 2.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 2.150      ;
; 2.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 2.150      ;
; 2.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 2.150      ;
; 2.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 2.150      ;
; 2.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 2.150      ;
; 2.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 2.150      ;
; 2.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 2.150      ;
; 2.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 2.150      ;
; 2.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 2.150      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.173      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.181      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.178      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.181      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.173      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.179      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.181      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.177      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.181      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.173      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.181      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.177      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.181      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.173      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.181      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.177      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.180      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.173      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.180      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.181      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.178      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.180      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.180      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.173      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.180      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.180      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.180      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.180      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.180      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.178      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.173      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.180      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 2.156      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 2.156      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 2.156      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.180      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.178      ;
; 2.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.153      ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk125'                               ;
+-------+--------------+----------------+-----------+--------+------------+--------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock  ; Clock Edge ; Target ;
+-------+--------------+----------------+-----------+--------+------------+--------+
; 4.000 ; 8.000        ; 4.000          ; Port Rate ; Clk125 ; Rise       ; Clk125 ;
+-------+--------------+----------------+-----------+--------+------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.756 ; 9.986        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a52~porta_address_reg0 ;
; 9.756 ; 9.986        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a52~porta_we_reg       ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a22~porta_we_reg       ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a26~porta_we_reg       ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a30~porta_address_reg0 ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a30~porta_we_reg       ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a42~porta_address_reg0 ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a42~porta_we_reg       ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a44~porta_address_reg0 ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a44~porta_we_reg       ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a46~porta_address_reg0 ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a46~porta_we_reg       ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a48~porta_address_reg0 ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a48~porta_we_reg       ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.757 ; 9.987        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.758 ; 9.988        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.758 ; 9.988        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.758 ; 9.988        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.758 ; 9.988        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.758 ; 9.988        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a34~porta_address_reg0 ;
; 9.758 ; 9.988        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a34~porta_we_reg       ;
; 9.758 ; 9.988        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a40~porta_address_reg0 ;
; 9.758 ; 9.988        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a40~porta_we_reg       ;
; 9.758 ; 9.988        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.758 ; 9.988        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.758 ; 9.988        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a50~porta_address_reg0 ;
; 9.758 ; 9.988        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a50~porta_we_reg       ;
; 9.758 ; 9.988        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a52~porta_datain_reg0  ;
; 9.758 ; 9.988        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.758 ; 9.988        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a30~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a42~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a44~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a46~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a48~porta_datain_reg0  ;
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 9.760 ; 9.990        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 9.760 ; 9.990        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a32~porta_datain_reg0  ;
; 9.760 ; 9.990        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a34~porta_datain_reg0  ;
; 9.760 ; 9.990        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a38~porta_address_reg0 ;
; 9.760 ; 9.990        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a38~porta_we_reg       ;
; 9.760 ; 9.990        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a40~porta_datain_reg0  ;
; 9.760 ; 9.990        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.760 ; 9.990        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a50~porta_datain_reg0  ;
; 9.760 ; 9.990        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.762 ; 9.992        ; 0.230          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a38~porta_datain_reg0  ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                     ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                     ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                     ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                     ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                     ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                      ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                      ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                      ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                      ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                     ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                     ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                     ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                     ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                     ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                      ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                      ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                      ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                      ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk25'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; 19.576 ; 19.576       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.576 ; 19.576       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 19.576 ; 19.576       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.621 ; 19.621       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; Clk25~input|o                                                   ;
; 19.626 ; 19.626       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~input|i                                                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; Clk25~input|i                                                   ;
; 20.373 ; 20.373       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.379 ; 20.379       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~input|o                                                   ;
; 20.420 ; 20.420       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.420 ; 20.420       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.420 ; 20.420       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; Clk25 ; Rise       ; Clk25                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_Top_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_end                                        ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_start                                      ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_valid                                      ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[1]                                   ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[2]                                   ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[3]                                   ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[4]                                   ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[5]                                   ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[6]                                   ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[7]                                   ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[8]                                   ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[9]                                   ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[0]                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[10]                                 ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[11]                                 ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[12]                                 ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[13]                                 ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[14]                                 ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[15]                                 ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[1]                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[2]                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[3]                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[4]                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[5]                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[6]                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[7]                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[8]                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[9]                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[2]                                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[3]                                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[4]                                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[6]                                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[7]                                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[0]                                   ;
; 19.822 ; 20.006       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[0]                                  ;
; 19.822 ; 20.006       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[10]                                 ;
; 19.822 ; 20.006       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[11]                                 ;
; 19.822 ; 20.006       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[12]                                 ;
; 19.822 ; 20.006       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[13]                                 ;
; 19.822 ; 20.006       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[14]                                 ;
; 19.822 ; 20.006       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[15]                                 ;
; 19.822 ; 20.006       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[1]                                  ;
; 19.822 ; 20.006       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[2]                                  ;
; 19.822 ; 20.006       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[3]                                  ;
; 19.822 ; 20.006       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[4]                                  ;
; 19.822 ; 20.006       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[5]                                  ;
; 19.822 ; 20.006       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[6]                                  ;
; 19.822 ; 20.006       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[7]                                  ;
; 19.822 ; 20.006       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[8]                                  ;
; 19.822 ; 20.006       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|gap_count[9]                                  ;
; 19.823 ; 20.007       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[2]                                    ;
; 19.823 ; 20.007       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[3]                                    ;
; 19.823 ; 20.007       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[4]                                    ;
; 19.823 ; 20.007       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[6]                                    ;
; 19.823 ; 20.007       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[7]                                    ;
; 19.823 ; 20.007       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_end                                        ;
; 19.823 ; 20.007       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_start                                      ;
; 19.823 ; 20.007       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_valid                                      ;
; 19.823 ; 20.007       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[0]                                   ;
; 19.823 ; 20.007       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[1]                                   ;
; 19.823 ; 20.007       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[2]                                   ;
; 19.823 ; 20.007       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[3]                                   ;
; 19.823 ; 20.007       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[4]                                   ;
; 19.823 ; 20.007       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[5]                                   ;
; 19.823 ; 20.007       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[6]                                   ;
; 19.823 ; 20.007       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[7]                                   ;
; 19.823 ; 20.007       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[8]                                   ;
; 19.823 ; 20.007       ; 0.184          ; Low Pulse Width  ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ts_packet_gen:u_ts_packet_gen|tx_count[9]                                   ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_Top_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_Top_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_end|clk                                                  ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_start|clk                                                ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_valid|clk                                                ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[1]|clk                                             ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[2]|clk                                             ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[3]|clk                                             ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[4]|clk                                             ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[5]|clk                                             ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[6]|clk                                             ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[7]|clk                                             ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[8]|clk                                             ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|tx_count[9]|clk                                             ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[0]|clk                                            ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[10]|clk                                           ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[11]|clk                                           ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[12]|clk                                           ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[13]|clk                                           ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[14]|clk                                           ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[15]|clk                                           ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[1]|clk                                            ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[2]|clk                                            ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[3]|clk                                            ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[4]|clk                                            ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[5]|clk                                            ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[6]|clk                                            ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[7]|clk                                            ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[8]|clk                                            ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|gap_count[9]|clk                                            ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_data[2]|clk                                              ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_ts_packet_gen|ts_data[3]|clk                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Eth_Rxc'                                 ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; Eth_Rxc ; Rise       ; Eth_Rxc ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a10~portb_address_reg0            ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a12~portb_address_reg0            ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a14~portb_address_reg0            ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a20~portb_address_reg0            ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a22~portb_address_reg0            ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a24~portb_address_reg0            ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a26~portb_address_reg0            ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a28~portb_address_reg0            ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a30~portb_address_reg0            ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a52~portb_address_reg0            ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a6~portb_address_reg0             ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a0~portb_address_reg0             ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a16~portb_address_reg0            ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a18~portb_address_reg0            ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a2~portb_address_reg0             ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a32~portb_address_reg0            ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a36~portb_address_reg0            ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a40~portb_address_reg0            ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a42~portb_address_reg0            ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a44~portb_address_reg0            ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a46~portb_address_reg0            ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a48~portb_address_reg0            ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a4~portb_address_reg0             ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a8~portb_address_reg0             ;
; 49.469 ; 49.699       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a34~portb_address_reg0            ;
; 49.469 ; 49.699       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a50~portb_address_reg0            ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aa04:auto_generated|ram_block1a38~portb_address_reg0            ;
; 49.484 ; 49.700       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                             ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                      ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10] ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11] ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12] ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13] ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14] ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15] ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16] ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17] ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18] ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19] ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20] ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21] ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22] ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23] ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24] ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                        ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                 ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                 ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                 ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                 ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                 ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                 ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                 ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                 ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                 ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.935 ; 1.191 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.800 ; 3.036 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.510  ; 0.315  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.413 ; -0.633 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.783 ; 8.006 ; Fall       ; altera_reserved_tck                                   ;
; Eth_Txc             ; Clk25               ;       ; 0.527 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ;
; Eth_Txc             ; Clk25               ; 0.532 ;       ; Fall       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.548 ; 6.780 ; Fall       ; altera_reserved_tck                                   ;
; Eth_Txc             ; Clk25               ;       ; 0.280 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ;
; Eth_Txc             ; Clk25               ; 0.284 ;       ; Fall       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; 14.401 ; 0.128 ; 48.117   ; 0.471   ; 4.000               ;
;  Clk125                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 4.000               ;
;  Clk25                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 19.576              ;
;  Eth_Rxc                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 36.000              ;
;  altera_reserved_tck                                   ; 43.332 ; 0.128 ; 48.117   ; 0.471   ; 49.321              ;
;  u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 35.182 ; 0.269 ; N/A      ; N/A     ; 19.676              ;
;  u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 14.401 ; 0.155 ; N/A      ; N/A     ; 9.636               ;
; Design-wide TNS                                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clk125                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  Clk25                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  Eth_Rxc                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.650 ; 2.858 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.192 ; 7.267 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.704  ; 0.678  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.413 ; -0.633 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.690 ; 16.801 ; Fall       ; altera_reserved_tck                                   ;
; Eth_Txc             ; Clk25               ;        ; 1.206  ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ;
; Eth_Txc             ; Clk25               ; 1.196  ;        ; Fall       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.548 ; 6.780 ; Fall       ; altera_reserved_tck                                   ;
; Eth_Txc             ; Clk25               ;       ; 0.280 ; Rise       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ;
; Eth_Txc             ; Clk25               ; 0.284 ;       ; Fall       ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Eth_Txc             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_TxCtl           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_Txd[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_Txd[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_Txd[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_Txd[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_Mdc             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_Rst_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Led_N[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Led_N[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Led_N[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_Mdio            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Clk125                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Eth_Rxc                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Eth_RxCtl               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Eth_Rxd[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Eth_Rxd[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Eth_Rxd[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Eth_Rxd[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk25                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Eth_Mdio                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Eth_Txc             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Eth_TxCtl           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Mdc             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; Eth_Rst_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; Led_N[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Led_N[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Led_N[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; Eth_Mdio            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Eth_Txc             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Eth_TxCtl           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Mdc             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Rst_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; Led_N[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Led_N[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Led_N[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; Eth_Mdio            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Eth_Txc             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Eth_TxCtl           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Mdc             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Rst_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Led_N[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Led_N[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Led_N[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; Eth_Mdio            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 3743       ; 0        ; 43       ; 1        ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; altera_reserved_tck                                   ; false path ; 0        ; 0        ; 0        ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 1253       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 3822       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 3743       ; 0        ; 43       ; 1        ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; altera_reserved_tck                                   ; false path ; 0        ; 0        ; 0        ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; 1253       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                   ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[0] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; 3822       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                        ;
+---------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                   ; 330        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
+---------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                         ;
+---------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                   ; 330        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; u_Top_pll|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
+---------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 50    ; 50   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 23 17:46:50 2014
Info: Command: quartus_sta MedOIP -c MedOIP
Info: qsta_default_script.tcl version: #1
Warning: Ignored assignments for entity "MedOIP" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity MedOIP -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity MedOIP -section_id "Root Region" was ignored
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'medoip.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {u_Top_pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]} {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {u_Top_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]} {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Warning: Ignored filter at medoip.sdc(54): u_Top_pll|*|clk[1] could not be matched with a clock
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 14.401
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    14.401         0.000 u_Top_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:    35.182         0.000 u_Top_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    43.332         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.407
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.407         0.000 u_Top_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:     0.413         0.000 altera_reserved_tck 
    Info:     0.719         0.000 u_Top_pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case recovery slack is 48.117
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    48.117         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 1.103
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.103         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 4.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.000         0.000 Clk125 
    Info:     9.648         0.000 u_Top_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:    19.676         0.000 u_Top_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    19.926         0.000 Clk25 
    Info:    36.000         0.000 Eth_Rxc 
    Info:    49.474         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Worst-case setup slack is 14.779
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    14.779         0.000 u_Top_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:    35.484         0.000 u_Top_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    43.801         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.357
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.357         0.000 u_Top_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:     0.367         0.000 altera_reserved_tck 
    Info:     0.675         0.000 u_Top_pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case recovery slack is 48.386
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    48.386         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 1.005
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.005         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 4.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.000         0.000 Clk125 
    Info:     9.636         0.000 u_Top_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:    19.679         0.000 u_Top_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    19.937         0.000 Clk25 
    Info:    36.000         0.000 Eth_Rxc 
    Info:    49.321         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_Top_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Worst-case setup slack is 17.625
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    17.625         0.000 u_Top_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:    38.006         0.000 u_Top_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    47.229         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.128
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.128         0.000 altera_reserved_tck 
    Info:     0.155         0.000 u_Top_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:     0.269         0.000 u_Top_pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case recovery slack is 49.322
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    49.322         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.471
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.471         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 4.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.000         0.000 Clk125 
    Info:     9.756         0.000 u_Top_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:    19.576         0.000 Clk25 
    Info:    19.774         0.000 u_Top_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    36.000         0.000 Eth_Rxc 
    Info:    49.467         0.000 altera_reserved_tck 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 418 megabytes
    Info: Processing ended: Wed Apr 23 17:46:54 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


