Loading plugins phase: Elapsed time ==> 0s.317ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Projects\CommonSense\BLE.cydsn\BLE.cyprj -d CYBLE-014008-00 -s C:\Projects\CommonSense\BLE.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v11 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.251ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.097ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  BLE.v
Program  :   C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v11 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\CommonSense\BLE.cydsn\BLE.cyprj -dcpsoc3 BLE.v -verilog
======================================================================

======================================================================
Compiling:  BLE.v
Program  :   C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v11 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\CommonSense\BLE.cydsn\BLE.cyprj -dcpsoc3 BLE.v -verilog
======================================================================

======================================================================
Compiling:  BLE.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v11 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\CommonSense\BLE.cydsn\BLE.cyprj -dcpsoc3 -verilog BLE.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Oct 06 18:33:56 2019


======================================================================
Compiling:  BLE.v
Program  :   vpp
Options  :    -yv2 -q10 BLE.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Oct 06 18:33:56 2019

Flattening file 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'BLE.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  BLE.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v11 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\CommonSense\BLE.cydsn\BLE.cyprj -dcpsoc3 -verilog BLE.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Oct 06 18:33:56 2019

Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Projects\CommonSense\BLE.cydsn\codegentemp\BLE.ctl'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Projects\CommonSense\BLE.cydsn\codegentemp\BLE.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.

tovif:  No errors.


======================================================================
Compiling:  BLE.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v11 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\CommonSense\BLE.cydsn\BLE.cyprj -dcpsoc3 -verilog BLE.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Oct 06 18:33:56 2019

Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Projects\CommonSense\BLE.cydsn\codegentemp\BLE.ctl'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Projects\CommonSense\BLE.cydsn\codegentemp\BLE.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_56
	\BLE:Net_55\
	\SCB:Net_1257\
	\SCB:uncfg_rx_irq\
	\SCB:Net_1099\
	\SCB:Net_1258\
	Net_4
	Net_13
	Net_14
	Net_15
	Net_16
	Net_17
	Net_18
	Net_19
	Net_21
	Net_24
	\UART_DEB:Net_1257\
	\UART_DEB:uncfg_rx_irq\
	\UART_DEB:Net_1099\
	\UART_DEB:Net_1258\
	Net_30
	Net_39
	Net_40
	Net_41
	Net_42
	Net_43
	Net_44
	Net_45
	Net_29
	Net_53


Deleted 30 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SCB:rx_wire\ to \SCB:select_s_wire\
Aliasing \SCB:sclk_s_wire\ to \SCB:select_s_wire\
Aliasing \SCB:mosi_s_wire\ to \SCB:select_s_wire\
Aliasing \SCB:miso_m_wire\ to \SCB:select_s_wire\
Aliasing zero to \SCB:select_s_wire\
Aliasing one to \SCB:tmpOE__sda_net_0\
Aliasing \SCB:tmpOE__scl_net_0\ to \SCB:tmpOE__sda_net_0\
Aliasing \SCB:cts_wire\ to \SCB:select_s_wire\
Aliasing \UART_DEB:select_s_wire\ to \SCB:select_s_wire\
Aliasing \UART_DEB:sclk_s_wire\ to \SCB:select_s_wire\
Aliasing \UART_DEB:mosi_s_wire\ to \SCB:select_s_wire\
Aliasing \UART_DEB:miso_m_wire\ to \SCB:select_s_wire\
Aliasing \UART_DEB:tmpOE__tx_net_0\ to \SCB:tmpOE__sda_net_0\
Aliasing \UART_DEB:tmpOE__rx_net_0\ to \SCB:tmpOE__sda_net_0\
Aliasing \UART_DEB:cts_wire\ to \SCB:select_s_wire\
Aliasing tmpOE__SW2_net_0 to \SCB:tmpOE__sda_net_0\
Removing Lhs of wire \SCB:rx_wire\[11] = \SCB:select_s_wire\[10]
Removing Lhs of wire \SCB:Net_1170\[14] = \SCB:Net_847\[9]
Removing Lhs of wire \SCB:sclk_s_wire\[15] = \SCB:select_s_wire\[10]
Removing Lhs of wire \SCB:mosi_s_wire\[16] = \SCB:select_s_wire\[10]
Removing Lhs of wire \SCB:miso_m_wire\[17] = \SCB:select_s_wire\[10]
Removing Rhs of wire zero[20] = \SCB:select_s_wire\[10]
Removing Rhs of wire one[24] = \SCB:tmpOE__sda_net_0\[19]
Removing Lhs of wire \SCB:tmpOE__scl_net_0\[27] = one[24]
Removing Lhs of wire \SCB:cts_wire\[36] = zero[20]
Removing Lhs of wire \UART_DEB:select_s_wire\[62] = zero[20]
Removing Rhs of wire \UART_DEB:rx_wire\[63] = \UART_DEB:Net_1268\[64]
Removing Lhs of wire \UART_DEB:Net_1170\[67] = \UART_DEB:Net_847\[61]
Removing Lhs of wire \UART_DEB:sclk_s_wire\[68] = zero[20]
Removing Lhs of wire \UART_DEB:mosi_s_wire\[69] = zero[20]
Removing Lhs of wire \UART_DEB:miso_m_wire\[70] = zero[20]
Removing Lhs of wire \UART_DEB:tmpOE__tx_net_0\[72] = one[24]
Removing Lhs of wire \UART_DEB:tmpOE__rx_net_0\[81] = one[24]
Removing Lhs of wire \UART_DEB:cts_wire\[85] = zero[20]
Removing Lhs of wire tmpOE__SW2_net_0[114] = one[24]

------------------------------------------------------
Aliased 0 equations, 19 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at infinity.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v11 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\CommonSense\BLE.cydsn\BLE.cyprj -dcpsoc3 BLE.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.345ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Sunday, 06 October 2019 18:33:56
Options: -yv2 -q10 -ygs -o2 -v11 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\CommonSense\BLE.cydsn\BLE.cyprj -d CYBLE-014008-00 BLE.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.100ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Assigning clock BLE_LFCLK to clock LFClk because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 1: Automatic-assigning  clock 'SCB_SCBCLK'. Signal=\SCB:Net_847_ff1\
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_DEB_SCBCLK'. Signal=\UART_DEB:Net_847_ff2\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: SW2(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \SCB:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SCB:sda(0)\__PA ,
            fb => Net_23 ,
            pad => \SCB:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SCB:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SCB:scl(0)\__PA ,
            fb => Net_22 ,
            pad => \SCB:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_DEB:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_DEB:tx(0)\__PA ,
            pin_input => \UART_DEB:tx_wire\ ,
            pad => \UART_DEB:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_DEB:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_DEB:rx(0)\__PA ,
            fb => \UART_DEB:rx_wire\ ,
            pad => \UART_DEB:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            pad => SW2(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\SCB:SCB_IRQ\
        PORT MAP (
            interrupt => Net_5 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Wakeup_Interrupt
        PORT MAP (
            interrupt => Net_27 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :    7 :   20 :   27 : 25.93 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    0 :   32 :   32 :  0.00 %
  Unique P-terms              :    0 :   64 :   64 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    0 :    4 :    4 :  0.00 %
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    1 :    1 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.194ms
Tech Mapping phase: Elapsed time ==> 0s.339ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
\SCB:sda(0)\                        : [IOP=(3)][IoId=(4)]                
\SCB:scl(0)\                        : [IOP=(3)][IoId=(5)]                
\UART_DEB:tx(0)\                    : [IOP=(1)][IoId=(5)]                
\UART_DEB:rx(0)\                    : [IOP=(1)][IoId=(4)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\BLE:cy_m0s8_ble\                   : BLE_[FFB(BLE,0)]                   
\SCB:SCB\                           : SCB_[FFB(SCB,1)]                   
\UART_DEB:SCB\                      : SCB_[FFB(SCB,0)]                   
SW2(0)                              : [IOP=(0)][IoId=(1)]                

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1879962s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.487ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0053024 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.053ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.073ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Wakeup_Interrupt
        PORT MAP (
            interrupt => Net_27 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\SCB:SCB_IRQ\
        PORT MAP (
            interrupt => Net_5 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 generates interrupt for logical port:
    logicalport: Name =SW2
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_27 );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "c8b14503-611e-4c93-9dce-3a4c1f060fd6"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=1]: 
Pin : Name = SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(0)__PA ,
        pad => SW2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = \UART_DEB:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_DEB:rx(0)\__PA ,
        fb => \UART_DEB:rx_wire\ ,
        pad => \UART_DEB:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART_DEB:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_DEB:tx(0)\__PA ,
        pin_input => \UART_DEB:tx_wire\ ,
        pad => \UART_DEB:tx(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = \SCB:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SCB:sda(0)\__PA ,
        fb => Net_23 ,
        pad => \SCB:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \SCB:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SCB:scl(0)\__PA ,
        fb => Net_22 ,
        pad => \SCB:scl(0)_PAD\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_1 => \SCB:Net_847_ff1\ ,
            ff_div_2 => \UART_DEB:Net_847_ff2\ );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\UART_DEB:SCB\
        PORT MAP (
            clock => \UART_DEB:Net_847_ff2\ ,
            interrupt => Net_31 ,
            uart_rx => \UART_DEB:rx_wire\ ,
            uart_tx => \UART_DEB:tx_wire\ ,
            uart_rts => \UART_DEB:rts_wire\ ,
            mosi_m => \UART_DEB:mosi_m_wire\ ,
            select_m_3 => \UART_DEB:select_m_wire_3\ ,
            select_m_2 => \UART_DEB:select_m_wire_2\ ,
            select_m_1 => \UART_DEB:select_m_wire_1\ ,
            select_m_0 => \UART_DEB:select_m_wire_0\ ,
            sclk_m => \UART_DEB:sclk_m_wire\ ,
            miso_s => \UART_DEB:miso_s_wire\ ,
            tr_tx_req => Net_50 ,
            tr_rx_req => Net_49 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\SCB:SCB\
        PORT MAP (
            clock => \SCB:Net_847_ff1\ ,
            interrupt => Net_5 ,
            uart_tx => \SCB:tx_wire\ ,
            uart_rts => \SCB:rts_wire\ ,
            mosi_m => \SCB:mosi_m_wire\ ,
            select_m_3 => \SCB:select_m_wire_3\ ,
            select_m_2 => \SCB:select_m_wire_2\ ,
            select_m_1 => \SCB:select_m_wire_1\ ,
            select_m_0 => \SCB:select_m_wire_0\ ,
            sclk_m => \SCB:sclk_m_wire\ ,
            miso_s => \SCB:miso_s_wire\ ,
            i2c_scl => Net_22 ,
            i2c_sda => Net_23 ,
            tr_tx_req => Net_8 ,
            tr_rx_req => Net_7 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\BLE:cy_m0s8_ble\
        PORT MAP (
            interrupt => \BLE:Net_15\ ,
            rfctrl_extpa_en => Net_57 );
        Properties:
        {
            cy_registers = ""
        }
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-----------------------
   0 |   1 |       |   FALLING |      RES_PULL_UP |           SW2(0) | 
-----+-----+-------+-----------+------------------+------------------+-----------------------
   1 |   4 |     * |      NONE |     HI_Z_DIGITAL | \UART_DEB:rx(0)\ | FB(\UART_DEB:rx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT | \UART_DEB:tx(0)\ | In(\UART_DEB:tx_wire\)
-----+-----+-------+-----------+------------------+------------------+-----------------------
   3 |   4 |     * |      NONE |    OPEN_DRAIN_LO |     \SCB:sda(0)\ | FB(Net_23)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |     \SCB:scl(0)\ | FB(Net_22)
---------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.029ms
Digital Placement phase: Elapsed time ==> 0s.638ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\dev\psoc4/3/128k/route_arch-rrg.cydata" --vh2-path "BLE_r.vh2" --pcf-path "BLE.pco" --des-name "BLE" --dsf-path "BLE.dsf" --sdc-path "BLE.sdc" --lib-path "BLE_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.616ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.375ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.077ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in BLE_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.159ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.137ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.154ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.200ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.212ms
API generation phase: Elapsed time ==> 2s.123ms
Dependency generation phase: Elapsed time ==> 0s.021ms
Cleanup phase: Elapsed time ==> 0s.001ms
