INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/ripple_carry_adder/ripple_carry_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/ripple_carry_adder/ripple_carry_adder.srcs/sources_1/new/ripple_carry_adder_Nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_Nb
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/ripple_carry_adder/ripple_carry_adder.srcs/sim_1/new/ripple_carry_adder_Nb_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_Nb_TB
