# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab2_run_msim_rtl_verilog.do
# if ![file isdirectory Lab2_iputf_libs] {
# 	file mkdir Lab2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib Lab2_iputf_libs/sc_fifo_0
# vmap sc_fifo_0 ./Lab2_iputf_libs/sc_fifo_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sc_fifo_0 ./Lab2_iputf_libs/sc_fifo_0 
# Modifying modelsim.ini
# vlib Lab2_iputf_libs/MyST_source_0
# vmap MyST_source_0 ./Lab2_iputf_libs/MyST_source_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap MyST_source_0 ./Lab2_iputf_libs/MyST_source_0 
# Modifying modelsim.ini
# vlib Lab2_iputf_libs/MyST_sink_0
# vmap MyST_sink_0 ./Lab2_iputf_libs/MyST_sink_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap MyST_sink_0 ./Lab2_iputf_libs/MyST_sink_0 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog     "C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/simulation/submodules/altera_avalon_sc_fifo.v" -work sc_fifo_0    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:49 on May 21,2021
# vlog -reportprogress 300 C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/simulation/submodules/altera_avalon_sc_fifo.v -work sc_fifo_0 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 15:49:49 on May 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/simulation/submodules/MyST_source.sv"          -work MyST_source_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:50 on May 21,2021
# vlog -reportprogress 300 -sv C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/simulation/submodules/MyST_source.sv -work MyST_source_0 
# -- Compiling module MyST_source
# 
# Top level modules:
# 	MyST_source
# End time: 15:49:50 on May 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/simulation/submodules/MyST_sink.sv"            -work MyST_sink_0  
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:50 on May 21,2021
# vlog -reportprogress 300 -sv C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/simulation/submodules/MyST_sink.sv -work MyST_sink_0 
# -- Compiling module MyST_sink
# 
# Top level modules:
# 	MyST_sink
# End time: 15:49:50 on May 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/simulation/Lab2_1.v"                                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:50 on May 21,2021
# vlog -reportprogress 300 C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/simulation/Lab2_1.v 
# -- Compiling module Lab2_1
# 
# Top level modules:
# 	Lab2_1
# End time: 15:49:50 on May 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Intel_trn/Baraev/Q_PD/Lab2 {C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:50 on May 21,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Intel_trn/Baraev/Q_PD/Lab2" C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_top.sv 
# -- Compiling module Lab2_top
# 
# Top level modules:
# 	Lab2_top
# End time: 15:49:50 on May 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Intel_trn/Baraev/Q_PD/Lab2 {C:/Intel_trn/Baraev/Q_PD/Lab2/tb_Lab2_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:50 on May 21,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Intel_trn/Baraev/Q_PD/Lab2" C:/Intel_trn/Baraev/Q_PD/Lab2/tb_Lab2_top.sv 
# -- Compiling module tb_Lab2_top
# 
# Top level modules:
# 	tb_Lab2_top
# End time: 15:49:50 on May 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L sc_fifo_0 -L MyST_source_0 -L MyST_sink_0 -voptargs="+acc"  tb_Lab2_top
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L sc_fifo_0 -L MyST_source_0 -L MyST_sink_0 -voptargs=""+acc"" tb_Lab2_top 
# Start time: 15:49:50 on May 21,2021
# Loading sv_std.std
# Loading work.tb_Lab2_top
# Loading work.Lab2_top
# Loading work.Lab2_1
# Loading MyST_sink_0.MyST_sink
# Loading MyST_source_0.MyST_source
# Loading sc_fifo_0.altera_avalon_sc_fifo
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Intel_trn/Baraev/Q_PD/Lab2/tb_Lab2_top.sv(16)
#    Time: 4500 ns  Iteration: 0  Instance: /tb_Lab2_top
# Break in Module tb_Lab2_top at C:/Intel_trn/Baraev/Q_PD/Lab2/tb_Lab2_top.sv line 16
do C:/Intel_trn/Baraev/Q_PD/Lab2/waveLab2.do
restart
run
run -all
# ** Note: $stop    : C:/Intel_trn/Baraev/Q_PD/Lab2/tb_Lab2_top.sv(16)
#    Time: 4500 ns  Iteration: 0  Instance: /tb_Lab2_top
# Break in Module tb_Lab2_top at C:/Intel_trn/Baraev/Q_PD/Lab2/tb_Lab2_top.sv line 16
# End time: 16:04:18 on May 21,2021, Elapsed time: 0:14:28
# Errors: 0, Warnings: 0
