$date
	Sun Jun 23 16:18:18 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_CALC1 $end
$var wire 32 ! regB [31:0] $end
$var wire 32 " regA [31:0] $end
$var wire 32 # rAcc [31:0] $end
$var wire 32 $ Instrucao [31:0] $end
$var reg 1 % clk $end
$scope module instCalc $end
$var wire 1 % Clk $end
$var wire 32 & InstrAtual [31:0] $end
$var wire 4 ' opALU [3:0] $end
$var wire 32 ( instrucao [31:0] $end
$var wire 32 ) imediato [31:0] $end
$var wire 1 * Stop $end
$var wire 32 + ResultALU [31:0] $end
$var wire 1 , RegEsc $end
$var wire 32 - RegB [31:0] $end
$var wire 32 . RegA [31:0] $end
$var wire 32 / RAcc [31:0] $end
$var wire 1 0 MemtoReg $end
$var wire 1 1 MemOp $end
$var wire 1 2 MemEn $end
$var wire 32 3 MemData [31:0] $end
$var wire 1 4 FonteEscrita $end
$var wire 32 5 DadosB [31:0] $end
$var wire 32 6 DadosA [31:0] $end
$var wire 1 7 Clear $end
$var reg 2 8 Acc [1:0] $end
$var reg 32 9 DadosEscrita [31:0] $end
$var reg 2 : Dest [1:0] $end
$var reg 2 ; DestEscrita [1:0] $end
$var reg 2 < FonteA [1:0] $end
$var reg 32 = PC [31:0] $end
$var reg 32 > PCP [31:0] $end
$scope module insRegisterFile $end
$var wire 1 % Clk $end
$var wire 32 ? Dado [31:0] $end
$var wire 2 @ Fonte1 [1:0] $end
$var wire 2 A Fonte2 [1:0] $end
$var wire 32 B RA [31:0] $end
$var wire 32 C RACC [31:0] $end
$var wire 32 D RB [31:0] $end
$var wire 2 E RegEsc [1:0] $end
$var wire 1 , Esc $end
$var reg 32 F Acc [31:0] $end
$var reg 32 G Dado1 [31:0] $end
$var reg 32 H Dado2 [31:0] $end
$var reg 32 I RegA [31:0] $end
$var reg 32 J RegB [31:0] $end
$upscope $end
$scope module instALU $end
$var wire 32 K input1 [31:0] $end
$var wire 4 L op [3:0] $end
$var wire 32 M input2 [31:0] $end
$var reg 32 N output1 [31:0] $end
$upscope $end
$scope module instControle $end
$var wire 3 O OpCode [2:0] $end
$var reg 4 P ALUCode [3:0] $end
$var reg 1 7 Clear $end
$var reg 1 4 FonteEscrita $end
$var reg 1 2 MemEn $end
$var reg 1 1 MemOp $end
$var reg 1 0 MemtoReg $end
$var reg 1 , RegEsc $end
$var reg 1 * Stop $end
$upscope $end
$scope module instMem $end
$var wire 1 7 Clear $end
$var wire 1 % Clk $end
$var wire 1 2 OP2En $end
$var wire 1 1 OP2RW $end
$var wire 32 Q ReadPC [31:0] $end
$var wire 32 R Value [31:0] $end
$var wire 32 S RWAddr [31:0] $end
$var reg 32 T Data [31:0] $end
$var reg 32 U Instr [31:0] $end
$upscope $end
$scope module instSignExtend $end
$var wire 25 V entrada [24:0] $end
$var wire 32 W saida [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10011 W
b10011 V
b11000000000000000000000000010011 U
bx T
b10011 S
bx R
b0 Q
b1 P
b110 O
bx N
b10011 M
b1 L
bx K
bx J
bx I
bx H
bx G
bx F
b0 E
bx D
bx C
bx B
b0 A
b0 @
bx ?
b1 >
b0 =
b0 <
b0 ;
b0 :
bx 9
b10 8
07
bx 6
bx 5
14
bx 3
12
01
10
bx /
bx .
bx -
1,
bx +
0*
b10011 )
b11000000000000000000000000010011 (
b1 '
b11000000000000000000000000010011 &
0%
b11000000000000000000000000010011 $
bx #
bx "
bx !
$end
#10
b101 9
b101 ?
b10 >
b101 3
b101 T
b1 =
b1 Q
1%
#20
bx 9
bx ?
b10 ;
b10 E
b100 '
b100 L
b100 P
04
02
00
b1 )
b1 M
b1 S
b1 W
b1 V
b1 O
b101 "
b101 .
b101 B
b101 I
b100000000000000000000000000001 $
b100000000000000000000000000001 &
b100000000000000000000000000001 (
b100000000000000000000000000001 U
0%
#30
b100 9
b100 ?
b11 >
b100 +
b100 N
b10 =
b10 Q
b100000000000000000000000000001 3
b100000000000000000000000000001 T
b101 5
b101 H
b101 R
b101 6
b101 G
b101 K
1%
#40
b10 9
b10 ?
b10 +
b10 N
b1 '
b1 L
b1 P
b10 )
b10 M
b10 S
b10 W
b10 V
b10 O
b10 <
b10 @
b10 A
b100 #
b100 /
b100 C
b100 F
b1010000000000000000000000000010 $
b1010000000000000000000000000010 &
b1010000000000000000000000000010 (
b1010000000000000000000000000010 U
0%
#50
b100 >
b100 5
b100 H
b100 R
b100 6
b100 G
b100 K
b1010000000000000000000000000010 3
b1010000000000000000000000000010 T
b11 =
b11 Q
1%
#60
b10100 9
b10100 ?
b10100 +
b10100 N
b10 '
b10 L
b10 P
b101 )
b101 M
b101 S
b101 W
b101 V
b11 O
b10 #
b10 /
b10 C
b10 F
b1110000000000000000000000000101 $
b1110000000000000000000000000101 &
b1110000000000000000000000000101 (
b1110000000000000000000000000101 U
0%
#70
b1010 9
b1010 ?
b101 >
b1010 +
b1010 N
b100 =
b100 Q
b11110000000000000000000000010100 3
b11110000000000000000000000010100 T
b10 5
b10 H
b10 R
b10 6
b10 G
b10 K
1%
#80
b1100 9
b1100 ?
b1100 +
b1100 N
b1000 '
b1000 L
b1000 P
b1010 )
b1010 M
b1010 S
b1010 W
b1010 V
b0 O
b1010 #
b1010 /
b1010 C
b1010 F
b10000000000000000000000001010 $
b10000000000000000000000001010 &
b10000000000000000000000001010 (
b10000000000000000000000001010 U
0%
#90
b10100 9
b10100 ?
b10100 +
b10100 N
b110 >
b1010 5
b1010 H
b1010 R
b1010 6
b1010 G
b1010 K
b10100000000000000000000000000000 3
b10100000000000000000000000000000 T
b101 =
b101 Q
1%
#100
b0 9
b0 ?
b0 +
b0 N
b1 '
b1 L
b1 P
0,
11
12
b10100 )
b10100 M
b10100 S
b10100 W
b10100 V
b111 O
b10100 #
b10100 /
b10100 C
b10100 F
b11110000000000000000000000010100 $
b11110000000000000000000000010100 &
b11110000000000000000000000010100 (
b11110000000000000000000000010100 U
0%
#110
b1 9
b1 ?
b111 >
b1 +
b1 N
b110 =
b110 Q
b0 3
b0 T
b10100 5
b10100 H
b10100 R
b10100 6
b10100 G
b10100 K
1%
#120
b0 9
b0 ?
b1 ;
b1 E
1,
14
01
10
b110 O
b0 <
b0 @
b0 A
b1 :
b11000010000000000000000000010100 $
b11000010000000000000000000010100 &
b11000010000000000000000000010100 (
b11000010000000000000000000010100 U
0%
#130
b0 +
b0 N
b10100 9
b10100 ?
b1000 >
b101 5
b101 H
b101 R
b101 6
b101 G
b101 K
b10100 3
b10100 T
b111 =
b111 Q
1%
#140
17
0,
04
b100 O
b10 ;
b10 E
b0 :
b10100 !
b10100 -
b10100 D
b10100 J
b10000000000000000000000000010100 $
b10000000000000000000000000010100 &
b10000000000000000000000000010100 (
b10000000000000000000000000010100 U
0%
#150
b1001 >
b1000 =
b1000 Q
1%
#160
b101 9
b101 ?
b101 +
b101 N
07
b1000 '
b1000 L
b1000 P
1,
02
00
b0 )
b0 M
b0 S
b0 W
b0 V
b0 O
b11 <
b11 @
b11 A
b11000000000000000000000000000 $
b11000000000000000000000000000 &
b11000000000000000000000000000 (
b11000000000000000000000000000 U
0%
#170
b0 9
b0 ?
b0 +
b0 N
b1010 >
b0 5
b0 H
b0 R
b0 6
b0 G
b0 K
b11000000000000000000000000010011 3
b11000000000000000000000000010011 T
b1001 =
b1001 Q
1%
#180
b11000000000000000000000000010011 9
b11000000000000000000000000010011 ?
b0 ;
b0 E
b1 '
b1 L
b1 P
14
12
10
b10100 )
b10100 M
b10100 S
b10100 W
b10100 V
b110 O
b0 <
b0 @
b0 A
b0 #
b0 /
b0 C
b0 F
b11000000000000000000000000010100 $
b11000000000000000000000000010100 &
b11000000000000000000000000010100 (
b11000000000000000000000000010100 U
0%
#190
b0 9
b0 ?
b1011 >
b1010 =
b1010 Q
b0 3
b0 T
b101 5
b101 H
b101 R
b101 6
b101 G
b101 K
1%
#200
bx 9
bx ?
b10 ;
b10 E
bx +
bx N
1*
0,
04
02
00
b0 )
b0 M
b0 S
b0 W
b0 V
b101 O
b0 "
b0 .
b0 B
b0 I
b10100000000000000000000000000000 $
b10100000000000000000000000000000 &
b10100000000000000000000000000000 (
b10100000000000000000000000000000 U
0%
#210
b0 5
b0 H
b0 R
b0 6
b0 G
b0 K
b11000000000000000000000000010011 3
b11000000000000000000000000010011 T
1%
#220
0%
#230
1%
#240
0%
#250
1%
