|completeDataPath
pc_reg_crtl => register16:PC.enable
address_crtl => mux2:adress_mux.sel
counter_clr => counter:count.aclr
r7_select => registerBank:RF.r7_select
counter_enable => counter:count.cnt_en
store_crtl => comb.IN1
load_crtl => comb.IN1
load_crtl => comb.IN1
wren => comb.IN1
rden => comb.IN1
B_sel_Rb => mux2:RB_B_mux.sel
ir_crtl => register16:IR.enable
mem_data_crtl => register16:Memory_data.enable
mem_data_in_mux_ctrl => mux2:regA_regB_mem_data_in.sel
reg_data_crtl[0] => mux3:rf_data_mux.sel[0]
reg_data_crtl[1] => mux3:rf_data_mux.sel[1]
reg_sel_crtl[0] => mux4:rf_in_sel.sel[0]
reg_sel_crtl[1] => mux4:rf_in_sel.sel[1]
regWrite => comb.IN1
reg_A_sel => mux2:RF_to_regA_mux.sel
reg_A_crtl => register16:Register_A.enable
reg_B_crtl => register16:Register_B.enable
alu_a_sel[0] => mux4:alu_A_mux.sel[0]
alu_a_sel[1] => mux4:alu_A_mux.sel[1]
alu_b_sel[0] => mux4:alu_B_mux.sel[0]
alu_b_sel[1] => mux4:alu_B_mux.sel[1]
alu_reg_crtl => register16:ALU_register.enable
enable_carry => alu:ALU_1.enable_carry
enable_zero => alu:ALU_1.enable_zero
pc_source_crtl => mux2:pc_mux_1.sel
reset => register16:PC.reset
reset => register16:IR.reset
reset => register16:Memory_data.reset
reset => registerBank:RF.reset
reset => register16:Register_A.reset
reset => register16:Register_B.reset
reset => alu:ALU_1.reset
reset => register16:ALU_register.reset
ir_toFSM[0] << register16:IR.dataOut[12]
ir_toFSM[1] << register16:IR.dataOut[13]
ir_toFSM[2] << register16:IR.dataOut[14]
ir_toFSM[3] << register16:IR.dataOut[15]
clock => register16:PC.clock
clock => memory:RAM.clock
clock => register16:IR.clock
clock => register16:Memory_data.clock
clock => registerBank:RF.clock_rb
clock => register16:Register_A.clock
clock => register16:Register_B.clock
clock => alu:ALU_1.clock
clock => register16:ALU_register.clock
clock => counter:count.clock
carry << alu:ALU_1.carry_flag
zero << alu:ALU_1.zero_flag
add_signal => alu:ALU_1.add_signal


|completeDataPath|register16:PC
dataIn[0] => data.DATAB
dataIn[1] => data.DATAB
dataIn[2] => data.DATAB
dataIn[3] => data.DATAB
dataIn[4] => data.DATAB
dataIn[5] => data.DATAB
dataIn[6] => data.DATAB
dataIn[7] => data.DATAB
dataIn[8] => data.DATAB
dataIn[9] => data.DATAB
dataIn[10] => data.DATAB
dataIn[11] => data.DATAB
dataIn[12] => data.DATAB
dataIn[13] => data.DATAB
dataIn[14] => data.DATAB
dataIn[15] => data.DATAB
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => dataOut[0]~reg0.CLK
clock => dataOut[1]~reg0.CLK
clock => dataOut[2]~reg0.CLK
clock => dataOut[3]~reg0.CLK
clock => dataOut[4]~reg0.CLK
clock => dataOut[5]~reg0.CLK
clock => dataOut[6]~reg0.CLK
clock => dataOut[7]~reg0.CLK
clock => dataOut[8]~reg0.CLK
clock => dataOut[9]~reg0.CLK
clock => dataOut[10]~reg0.CLK
clock => dataOut[11]~reg0.CLK
clock => dataOut[12]~reg0.CLK
clock => dataOut[13]~reg0.CLK
clock => dataOut[14]~reg0.CLK
clock => dataOut[15]~reg0.CLK
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT


|completeDataPath|mux2:adress_mux
in0[0] => output.IN0
in0[1] => output.IN0
in0[2] => output.IN0
in0[3] => output.IN0
in0[4] => output.IN0
in0[5] => output.IN0
in0[6] => output.IN0
in0[7] => output.IN0
in0[8] => output.IN0
in0[9] => output.IN0
in0[10] => output.IN0
in0[11] => output.IN0
in0[12] => output.IN0
in0[13] => output.IN0
in0[14] => output.IN0
in0[15] => output.IN0
in1[0] => output.IN0
in1[1] => output.IN0
in1[2] => output.IN0
in1[3] => output.IN0
in1[4] => output.IN0
in1[5] => output.IN0
in1[6] => output.IN0
in1[7] => output.IN0
in1[8] => output.IN0
in1[9] => output.IN0
in1[10] => output.IN0
in1[11] => output.IN0
in1[12] => output.IN0
in1[13] => output.IN0
in1[14] => output.IN0
in1[15] => output.IN0
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|memory:RAM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => ~NO_FANOUT~
address[7] => ~NO_FANOUT~
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|completeDataPath|memory:RAM|altsyncram:altsyncram_component
wren_a => altsyncram_rfr3:auto_generated.wren_a
rden_a => altsyncram_rfr3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rfr3:auto_generated.data_a[0]
data_a[1] => altsyncram_rfr3:auto_generated.data_a[1]
data_a[2] => altsyncram_rfr3:auto_generated.data_a[2]
data_a[3] => altsyncram_rfr3:auto_generated.data_a[3]
data_a[4] => altsyncram_rfr3:auto_generated.data_a[4]
data_a[5] => altsyncram_rfr3:auto_generated.data_a[5]
data_a[6] => altsyncram_rfr3:auto_generated.data_a[6]
data_a[7] => altsyncram_rfr3:auto_generated.data_a[7]
data_a[8] => altsyncram_rfr3:auto_generated.data_a[8]
data_a[9] => altsyncram_rfr3:auto_generated.data_a[9]
data_a[10] => altsyncram_rfr3:auto_generated.data_a[10]
data_a[11] => altsyncram_rfr3:auto_generated.data_a[11]
data_a[12] => altsyncram_rfr3:auto_generated.data_a[12]
data_a[13] => altsyncram_rfr3:auto_generated.data_a[13]
data_a[14] => altsyncram_rfr3:auto_generated.data_a[14]
data_a[15] => altsyncram_rfr3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rfr3:auto_generated.address_a[0]
address_a[1] => altsyncram_rfr3:auto_generated.address_a[1]
address_a[2] => altsyncram_rfr3:auto_generated.address_a[2]
address_a[3] => altsyncram_rfr3:auto_generated.address_a[3]
address_a[4] => altsyncram_rfr3:auto_generated.address_a[4]
address_a[5] => altsyncram_rfr3:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rfr3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rfr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_rfr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_rfr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_rfr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_rfr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_rfr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_rfr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_rfr3:auto_generated.q_a[7]
q_a[8] <= altsyncram_rfr3:auto_generated.q_a[8]
q_a[9] <= altsyncram_rfr3:auto_generated.q_a[9]
q_a[10] <= altsyncram_rfr3:auto_generated.q_a[10]
q_a[11] <= altsyncram_rfr3:auto_generated.q_a[11]
q_a[12] <= altsyncram_rfr3:auto_generated.q_a[12]
q_a[13] <= altsyncram_rfr3:auto_generated.q_a[13]
q_a[14] <= altsyncram_rfr3:auto_generated.q_a[14]
q_a[15] <= altsyncram_rfr3:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|completeDataPath|memory:RAM|altsyncram:altsyncram_component|altsyncram_rfr3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|completeDataPath|register16:IR
dataIn[0] => data.DATAB
dataIn[1] => data.DATAB
dataIn[2] => data.DATAB
dataIn[3] => data.DATAB
dataIn[4] => data.DATAB
dataIn[5] => data.DATAB
dataIn[6] => data.DATAB
dataIn[7] => data.DATAB
dataIn[8] => data.DATAB
dataIn[9] => data.DATAB
dataIn[10] => data.DATAB
dataIn[11] => data.DATAB
dataIn[12] => data.DATAB
dataIn[13] => data.DATAB
dataIn[14] => data.DATAB
dataIn[15] => data.DATAB
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => dataOut[0]~reg0.CLK
clock => dataOut[1]~reg0.CLK
clock => dataOut[2]~reg0.CLK
clock => dataOut[3]~reg0.CLK
clock => dataOut[4]~reg0.CLK
clock => dataOut[5]~reg0.CLK
clock => dataOut[6]~reg0.CLK
clock => dataOut[7]~reg0.CLK
clock => dataOut[8]~reg0.CLK
clock => dataOut[9]~reg0.CLK
clock => dataOut[10]~reg0.CLK
clock => dataOut[11]~reg0.CLK
clock => dataOut[12]~reg0.CLK
clock => dataOut[13]~reg0.CLK
clock => dataOut[14]~reg0.CLK
clock => dataOut[15]~reg0.CLK
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT


|completeDataPath|register16:Memory_data
dataIn[0] => data.DATAB
dataIn[1] => data.DATAB
dataIn[2] => data.DATAB
dataIn[3] => data.DATAB
dataIn[4] => data.DATAB
dataIn[5] => data.DATAB
dataIn[6] => data.DATAB
dataIn[7] => data.DATAB
dataIn[8] => data.DATAB
dataIn[9] => data.DATAB
dataIn[10] => data.DATAB
dataIn[11] => data.DATAB
dataIn[12] => data.DATAB
dataIn[13] => data.DATAB
dataIn[14] => data.DATAB
dataIn[15] => data.DATAB
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => dataOut[0]~reg0.CLK
clock => dataOut[1]~reg0.CLK
clock => dataOut[2]~reg0.CLK
clock => dataOut[3]~reg0.CLK
clock => dataOut[4]~reg0.CLK
clock => dataOut[5]~reg0.CLK
clock => dataOut[6]~reg0.CLK
clock => dataOut[7]~reg0.CLK
clock => dataOut[8]~reg0.CLK
clock => dataOut[9]~reg0.CLK
clock => dataOut[10]~reg0.CLK
clock => dataOut[11]~reg0.CLK
clock => dataOut[12]~reg0.CLK
clock => dataOut[13]~reg0.CLK
clock => dataOut[14]~reg0.CLK
clock => dataOut[15]~reg0.CLK
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT


|completeDataPath|mux3:rf_data_mux
in0[0] => output.IN1
in0[1] => output.IN1
in0[2] => output.IN1
in0[3] => output.IN1
in0[4] => output.IN1
in0[5] => output.IN1
in0[6] => output.IN1
in0[7] => output.IN1
in0[8] => output.IN1
in0[9] => output.IN1
in0[10] => output.IN1
in0[11] => output.IN1
in0[12] => output.IN1
in0[13] => output.IN1
in0[14] => output.IN1
in0[15] => output.IN1
in1[0] => output.IN1
in1[1] => output.IN1
in1[2] => output.IN1
in1[3] => output.IN1
in1[4] => output.IN1
in1[5] => output.IN1
in1[6] => output.IN1
in1[7] => output.IN1
in1[8] => output.IN1
in1[9] => output.IN1
in1[10] => output.IN1
in1[11] => output.IN1
in1[12] => output.IN1
in1[13] => output.IN1
in1[14] => output.IN1
in1[15] => output.IN1
in2[0] => output.IN1
in2[1] => output.IN1
in2[2] => output.IN1
in2[3] => output.IN1
in2[4] => output.IN1
in2[5] => output.IN1
in2[6] => output.IN1
in2[7] => output.IN1
in2[8] => output.IN1
in2[9] => output.IN1
in2[10] => output.IN1
in2[11] => output.IN1
in2[12] => output.IN1
in2[13] => output.IN1
in2[14] => output.IN1
in2[15] => output.IN1
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|mux4:rf_in_sel
in0[0] => output.IN1
in0[1] => output.IN1
in0[2] => output.IN1
in1[0] => output.IN1
in1[1] => output.IN1
in1[2] => output.IN1
in2[0] => output.IN1
in2[1] => output.IN1
in2[2] => output.IN1
in3[0] => output.IN1
in3[1] => output.IN1
in3[2] => output.IN1
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|registerBank:RF
dataOut_A[0] <= mux8:muxA.output[0]
dataOut_A[1] <= mux8:muxA.output[1]
dataOut_A[2] <= mux8:muxA.output[2]
dataOut_A[3] <= mux8:muxA.output[3]
dataOut_A[4] <= mux8:muxA.output[4]
dataOut_A[5] <= mux8:muxA.output[5]
dataOut_A[6] <= mux8:muxA.output[6]
dataOut_A[7] <= mux8:muxA.output[7]
dataOut_A[8] <= mux8:muxA.output[8]
dataOut_A[9] <= mux8:muxA.output[9]
dataOut_A[10] <= mux8:muxA.output[10]
dataOut_A[11] <= mux8:muxA.output[11]
dataOut_A[12] <= mux8:muxA.output[12]
dataOut_A[13] <= mux8:muxA.output[13]
dataOut_A[14] <= mux8:muxA.output[14]
dataOut_A[15] <= mux8:muxA.output[15]
dataOut_B[0] <= mux8:muxb.output[0]
dataOut_B[1] <= mux8:muxb.output[1]
dataOut_B[2] <= mux8:muxb.output[2]
dataOut_B[3] <= mux8:muxb.output[3]
dataOut_B[4] <= mux8:muxb.output[4]
dataOut_B[5] <= mux8:muxb.output[5]
dataOut_B[6] <= mux8:muxb.output[6]
dataOut_B[7] <= mux8:muxb.output[7]
dataOut_B[8] <= mux8:muxb.output[8]
dataOut_B[9] <= mux8:muxb.output[9]
dataOut_B[10] <= mux8:muxb.output[10]
dataOut_B[11] <= mux8:muxb.output[11]
dataOut_B[12] <= mux8:muxb.output[12]
dataOut_B[13] <= mux8:muxb.output[13]
dataOut_B[14] <= mux8:muxb.output[14]
dataOut_B[15] <= mux8:muxb.output[15]
clock_rb => register16:register0.clock
clock_rb => register16:register1.clock
clock_rb => register16:register2.clock
clock_rb => register16:register3.clock
clock_rb => register16:register4.clock
clock_rb => register16:register5.clock
clock_rb => register16:register6.clock
clock_rb => register16:register7.clock
regSel_A[0] => mux8:muxA.sel[0]
regSel_A[1] => mux8:muxA.sel[1]
regSel_A[2] => mux8:muxA.sel[2]
regSel_B[0] => mux8:muxb.sel[0]
regSel_B[1] => mux8:muxb.sel[1]
regSel_B[2] => mux8:muxb.sel[2]
dataIn[0] => register16:register0.dataIn[0]
dataIn[0] => register16:register1.dataIn[0]
dataIn[0] => register16:register2.dataIn[0]
dataIn[0] => register16:register3.dataIn[0]
dataIn[0] => register16:register4.dataIn[0]
dataIn[0] => register16:register5.dataIn[0]
dataIn[0] => register16:register6.dataIn[0]
dataIn[0] => mux2:r7_mux.in0[0]
dataIn[1] => register16:register0.dataIn[1]
dataIn[1] => register16:register1.dataIn[1]
dataIn[1] => register16:register2.dataIn[1]
dataIn[1] => register16:register3.dataIn[1]
dataIn[1] => register16:register4.dataIn[1]
dataIn[1] => register16:register5.dataIn[1]
dataIn[1] => register16:register6.dataIn[1]
dataIn[1] => mux2:r7_mux.in0[1]
dataIn[2] => register16:register0.dataIn[2]
dataIn[2] => register16:register1.dataIn[2]
dataIn[2] => register16:register2.dataIn[2]
dataIn[2] => register16:register3.dataIn[2]
dataIn[2] => register16:register4.dataIn[2]
dataIn[2] => register16:register5.dataIn[2]
dataIn[2] => register16:register6.dataIn[2]
dataIn[2] => mux2:r7_mux.in0[2]
dataIn[3] => register16:register0.dataIn[3]
dataIn[3] => register16:register1.dataIn[3]
dataIn[3] => register16:register2.dataIn[3]
dataIn[3] => register16:register3.dataIn[3]
dataIn[3] => register16:register4.dataIn[3]
dataIn[3] => register16:register5.dataIn[3]
dataIn[3] => register16:register6.dataIn[3]
dataIn[3] => mux2:r7_mux.in0[3]
dataIn[4] => register16:register0.dataIn[4]
dataIn[4] => register16:register1.dataIn[4]
dataIn[4] => register16:register2.dataIn[4]
dataIn[4] => register16:register3.dataIn[4]
dataIn[4] => register16:register4.dataIn[4]
dataIn[4] => register16:register5.dataIn[4]
dataIn[4] => register16:register6.dataIn[4]
dataIn[4] => mux2:r7_mux.in0[4]
dataIn[5] => register16:register0.dataIn[5]
dataIn[5] => register16:register1.dataIn[5]
dataIn[5] => register16:register2.dataIn[5]
dataIn[5] => register16:register3.dataIn[5]
dataIn[5] => register16:register4.dataIn[5]
dataIn[5] => register16:register5.dataIn[5]
dataIn[5] => register16:register6.dataIn[5]
dataIn[5] => mux2:r7_mux.in0[5]
dataIn[6] => register16:register0.dataIn[6]
dataIn[6] => register16:register1.dataIn[6]
dataIn[6] => register16:register2.dataIn[6]
dataIn[6] => register16:register3.dataIn[6]
dataIn[6] => register16:register4.dataIn[6]
dataIn[6] => register16:register5.dataIn[6]
dataIn[6] => register16:register6.dataIn[6]
dataIn[6] => mux2:r7_mux.in0[6]
dataIn[7] => register16:register0.dataIn[7]
dataIn[7] => register16:register1.dataIn[7]
dataIn[7] => register16:register2.dataIn[7]
dataIn[7] => register16:register3.dataIn[7]
dataIn[7] => register16:register4.dataIn[7]
dataIn[7] => register16:register5.dataIn[7]
dataIn[7] => register16:register6.dataIn[7]
dataIn[7] => mux2:r7_mux.in0[7]
dataIn[8] => register16:register0.dataIn[8]
dataIn[8] => register16:register1.dataIn[8]
dataIn[8] => register16:register2.dataIn[8]
dataIn[8] => register16:register3.dataIn[8]
dataIn[8] => register16:register4.dataIn[8]
dataIn[8] => register16:register5.dataIn[8]
dataIn[8] => register16:register6.dataIn[8]
dataIn[8] => mux2:r7_mux.in0[8]
dataIn[9] => register16:register0.dataIn[9]
dataIn[9] => register16:register1.dataIn[9]
dataIn[9] => register16:register2.dataIn[9]
dataIn[9] => register16:register3.dataIn[9]
dataIn[9] => register16:register4.dataIn[9]
dataIn[9] => register16:register5.dataIn[9]
dataIn[9] => register16:register6.dataIn[9]
dataIn[9] => mux2:r7_mux.in0[9]
dataIn[10] => register16:register0.dataIn[10]
dataIn[10] => register16:register1.dataIn[10]
dataIn[10] => register16:register2.dataIn[10]
dataIn[10] => register16:register3.dataIn[10]
dataIn[10] => register16:register4.dataIn[10]
dataIn[10] => register16:register5.dataIn[10]
dataIn[10] => register16:register6.dataIn[10]
dataIn[10] => mux2:r7_mux.in0[10]
dataIn[11] => register16:register0.dataIn[11]
dataIn[11] => register16:register1.dataIn[11]
dataIn[11] => register16:register2.dataIn[11]
dataIn[11] => register16:register3.dataIn[11]
dataIn[11] => register16:register4.dataIn[11]
dataIn[11] => register16:register5.dataIn[11]
dataIn[11] => register16:register6.dataIn[11]
dataIn[11] => mux2:r7_mux.in0[11]
dataIn[12] => register16:register0.dataIn[12]
dataIn[12] => register16:register1.dataIn[12]
dataIn[12] => register16:register2.dataIn[12]
dataIn[12] => register16:register3.dataIn[12]
dataIn[12] => register16:register4.dataIn[12]
dataIn[12] => register16:register5.dataIn[12]
dataIn[12] => register16:register6.dataIn[12]
dataIn[12] => mux2:r7_mux.in0[12]
dataIn[13] => register16:register0.dataIn[13]
dataIn[13] => register16:register1.dataIn[13]
dataIn[13] => register16:register2.dataIn[13]
dataIn[13] => register16:register3.dataIn[13]
dataIn[13] => register16:register4.dataIn[13]
dataIn[13] => register16:register5.dataIn[13]
dataIn[13] => register16:register6.dataIn[13]
dataIn[13] => mux2:r7_mux.in0[13]
dataIn[14] => register16:register0.dataIn[14]
dataIn[14] => register16:register1.dataIn[14]
dataIn[14] => register16:register2.dataIn[14]
dataIn[14] => register16:register3.dataIn[14]
dataIn[14] => register16:register4.dataIn[14]
dataIn[14] => register16:register5.dataIn[14]
dataIn[14] => register16:register6.dataIn[14]
dataIn[14] => mux2:r7_mux.in0[14]
dataIn[15] => register16:register0.dataIn[15]
dataIn[15] => register16:register1.dataIn[15]
dataIn[15] => register16:register2.dataIn[15]
dataIn[15] => register16:register3.dataIn[15]
dataIn[15] => register16:register4.dataIn[15]
dataIn[15] => register16:register5.dataIn[15]
dataIn[15] => register16:register6.dataIn[15]
dataIn[15] => mux2:r7_mux.in0[15]
dataInsel[0] => decoder:inSel.input[0]
dataInsel[1] => decoder:inSel.input[1]
dataInsel[2] => decoder:inSel.input[2]
reset => register16:register0.reset
reset => register16:register1.reset
reset => register16:register2.reset
reset => register16:register3.reset
reset => register16:register4.reset
reset => register16:register5.reset
reset => register16:register6.reset
reset => register16:register7.reset
regWrite => comb.IN1
regWrite => comb.IN1
regWrite => comb.IN1
regWrite => comb.IN1
regWrite => comb.IN1
regWrite => comb.IN1
regWrite => comb.IN1
regWrite => comb.IN1
pc_in[0] => mux2:r7_mux.in1[0]
pc_in[1] => mux2:r7_mux.in1[1]
pc_in[2] => mux2:r7_mux.in1[2]
pc_in[3] => mux2:r7_mux.in1[3]
pc_in[4] => mux2:r7_mux.in1[4]
pc_in[5] => mux2:r7_mux.in1[5]
pc_in[6] => mux2:r7_mux.in1[6]
pc_in[7] => mux2:r7_mux.in1[7]
pc_in[8] => mux2:r7_mux.in1[8]
pc_in[9] => mux2:r7_mux.in1[9]
pc_in[10] => mux2:r7_mux.in1[10]
pc_in[11] => mux2:r7_mux.in1[11]
pc_in[12] => mux2:r7_mux.in1[12]
pc_in[13] => mux2:r7_mux.in1[13]
pc_in[14] => mux2:r7_mux.in1[14]
pc_in[15] => mux2:r7_mux.in1[15]
r7_select => mux2:r7_mux.sel


|completeDataPath|registerBank:RF|decoder:inSel
input[0] => Equal0.IN2
input[0] => Equal1.IN2
input[0] => Equal2.IN1
input[0] => Equal3.IN2
input[0] => Equal4.IN1
input[0] => Equal5.IN2
input[0] => Equal6.IN0
input[1] => Equal0.IN1
input[1] => Equal1.IN1
input[1] => Equal2.IN2
input[1] => Equal3.IN1
input[1] => Equal4.IN0
input[1] => Equal5.IN0
input[1] => Equal6.IN2
input[2] => Equal0.IN0
input[2] => Equal1.IN0
input[2] => Equal2.IN0
input[2] => Equal3.IN0
input[2] => Equal4.IN2
input[2] => Equal5.IN1
input[2] => Equal6.IN1
output[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inp.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inp.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inp.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= inp.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= inp.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= inp.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|registerBank:RF|register16:register0
dataIn[0] => data.DATAB
dataIn[1] => data.DATAB
dataIn[2] => data.DATAB
dataIn[3] => data.DATAB
dataIn[4] => data.DATAB
dataIn[5] => data.DATAB
dataIn[6] => data.DATAB
dataIn[7] => data.DATAB
dataIn[8] => data.DATAB
dataIn[9] => data.DATAB
dataIn[10] => data.DATAB
dataIn[11] => data.DATAB
dataIn[12] => data.DATAB
dataIn[13] => data.DATAB
dataIn[14] => data.DATAB
dataIn[15] => data.DATAB
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => dataOut[0]~reg0.CLK
clock => dataOut[1]~reg0.CLK
clock => dataOut[2]~reg0.CLK
clock => dataOut[3]~reg0.CLK
clock => dataOut[4]~reg0.CLK
clock => dataOut[5]~reg0.CLK
clock => dataOut[6]~reg0.CLK
clock => dataOut[7]~reg0.CLK
clock => dataOut[8]~reg0.CLK
clock => dataOut[9]~reg0.CLK
clock => dataOut[10]~reg0.CLK
clock => dataOut[11]~reg0.CLK
clock => dataOut[12]~reg0.CLK
clock => dataOut[13]~reg0.CLK
clock => dataOut[14]~reg0.CLK
clock => dataOut[15]~reg0.CLK
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT


|completeDataPath|registerBank:RF|register16:register1
dataIn[0] => data.DATAB
dataIn[1] => data.DATAB
dataIn[2] => data.DATAB
dataIn[3] => data.DATAB
dataIn[4] => data.DATAB
dataIn[5] => data.DATAB
dataIn[6] => data.DATAB
dataIn[7] => data.DATAB
dataIn[8] => data.DATAB
dataIn[9] => data.DATAB
dataIn[10] => data.DATAB
dataIn[11] => data.DATAB
dataIn[12] => data.DATAB
dataIn[13] => data.DATAB
dataIn[14] => data.DATAB
dataIn[15] => data.DATAB
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => dataOut[0]~reg0.CLK
clock => dataOut[1]~reg0.CLK
clock => dataOut[2]~reg0.CLK
clock => dataOut[3]~reg0.CLK
clock => dataOut[4]~reg0.CLK
clock => dataOut[5]~reg0.CLK
clock => dataOut[6]~reg0.CLK
clock => dataOut[7]~reg0.CLK
clock => dataOut[8]~reg0.CLK
clock => dataOut[9]~reg0.CLK
clock => dataOut[10]~reg0.CLK
clock => dataOut[11]~reg0.CLK
clock => dataOut[12]~reg0.CLK
clock => dataOut[13]~reg0.CLK
clock => dataOut[14]~reg0.CLK
clock => dataOut[15]~reg0.CLK
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT


|completeDataPath|registerBank:RF|register16:register2
dataIn[0] => data.DATAB
dataIn[1] => data.DATAB
dataIn[2] => data.DATAB
dataIn[3] => data.DATAB
dataIn[4] => data.DATAB
dataIn[5] => data.DATAB
dataIn[6] => data.DATAB
dataIn[7] => data.DATAB
dataIn[8] => data.DATAB
dataIn[9] => data.DATAB
dataIn[10] => data.DATAB
dataIn[11] => data.DATAB
dataIn[12] => data.DATAB
dataIn[13] => data.DATAB
dataIn[14] => data.DATAB
dataIn[15] => data.DATAB
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => dataOut[0]~reg0.CLK
clock => dataOut[1]~reg0.CLK
clock => dataOut[2]~reg0.CLK
clock => dataOut[3]~reg0.CLK
clock => dataOut[4]~reg0.CLK
clock => dataOut[5]~reg0.CLK
clock => dataOut[6]~reg0.CLK
clock => dataOut[7]~reg0.CLK
clock => dataOut[8]~reg0.CLK
clock => dataOut[9]~reg0.CLK
clock => dataOut[10]~reg0.CLK
clock => dataOut[11]~reg0.CLK
clock => dataOut[12]~reg0.CLK
clock => dataOut[13]~reg0.CLK
clock => dataOut[14]~reg0.CLK
clock => dataOut[15]~reg0.CLK
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT


|completeDataPath|registerBank:RF|register16:register3
dataIn[0] => data.DATAB
dataIn[1] => data.DATAB
dataIn[2] => data.DATAB
dataIn[3] => data.DATAB
dataIn[4] => data.DATAB
dataIn[5] => data.DATAB
dataIn[6] => data.DATAB
dataIn[7] => data.DATAB
dataIn[8] => data.DATAB
dataIn[9] => data.DATAB
dataIn[10] => data.DATAB
dataIn[11] => data.DATAB
dataIn[12] => data.DATAB
dataIn[13] => data.DATAB
dataIn[14] => data.DATAB
dataIn[15] => data.DATAB
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => dataOut[0]~reg0.CLK
clock => dataOut[1]~reg0.CLK
clock => dataOut[2]~reg0.CLK
clock => dataOut[3]~reg0.CLK
clock => dataOut[4]~reg0.CLK
clock => dataOut[5]~reg0.CLK
clock => dataOut[6]~reg0.CLK
clock => dataOut[7]~reg0.CLK
clock => dataOut[8]~reg0.CLK
clock => dataOut[9]~reg0.CLK
clock => dataOut[10]~reg0.CLK
clock => dataOut[11]~reg0.CLK
clock => dataOut[12]~reg0.CLK
clock => dataOut[13]~reg0.CLK
clock => dataOut[14]~reg0.CLK
clock => dataOut[15]~reg0.CLK
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT


|completeDataPath|registerBank:RF|register16:register4
dataIn[0] => data.DATAB
dataIn[1] => data.DATAB
dataIn[2] => data.DATAB
dataIn[3] => data.DATAB
dataIn[4] => data.DATAB
dataIn[5] => data.DATAB
dataIn[6] => data.DATAB
dataIn[7] => data.DATAB
dataIn[8] => data.DATAB
dataIn[9] => data.DATAB
dataIn[10] => data.DATAB
dataIn[11] => data.DATAB
dataIn[12] => data.DATAB
dataIn[13] => data.DATAB
dataIn[14] => data.DATAB
dataIn[15] => data.DATAB
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => dataOut[0]~reg0.CLK
clock => dataOut[1]~reg0.CLK
clock => dataOut[2]~reg0.CLK
clock => dataOut[3]~reg0.CLK
clock => dataOut[4]~reg0.CLK
clock => dataOut[5]~reg0.CLK
clock => dataOut[6]~reg0.CLK
clock => dataOut[7]~reg0.CLK
clock => dataOut[8]~reg0.CLK
clock => dataOut[9]~reg0.CLK
clock => dataOut[10]~reg0.CLK
clock => dataOut[11]~reg0.CLK
clock => dataOut[12]~reg0.CLK
clock => dataOut[13]~reg0.CLK
clock => dataOut[14]~reg0.CLK
clock => dataOut[15]~reg0.CLK
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT


|completeDataPath|registerBank:RF|register16:register5
dataIn[0] => data.DATAB
dataIn[1] => data.DATAB
dataIn[2] => data.DATAB
dataIn[3] => data.DATAB
dataIn[4] => data.DATAB
dataIn[5] => data.DATAB
dataIn[6] => data.DATAB
dataIn[7] => data.DATAB
dataIn[8] => data.DATAB
dataIn[9] => data.DATAB
dataIn[10] => data.DATAB
dataIn[11] => data.DATAB
dataIn[12] => data.DATAB
dataIn[13] => data.DATAB
dataIn[14] => data.DATAB
dataIn[15] => data.DATAB
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => dataOut[0]~reg0.CLK
clock => dataOut[1]~reg0.CLK
clock => dataOut[2]~reg0.CLK
clock => dataOut[3]~reg0.CLK
clock => dataOut[4]~reg0.CLK
clock => dataOut[5]~reg0.CLK
clock => dataOut[6]~reg0.CLK
clock => dataOut[7]~reg0.CLK
clock => dataOut[8]~reg0.CLK
clock => dataOut[9]~reg0.CLK
clock => dataOut[10]~reg0.CLK
clock => dataOut[11]~reg0.CLK
clock => dataOut[12]~reg0.CLK
clock => dataOut[13]~reg0.CLK
clock => dataOut[14]~reg0.CLK
clock => dataOut[15]~reg0.CLK
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT


|completeDataPath|registerBank:RF|register16:register6
dataIn[0] => data.DATAB
dataIn[1] => data.DATAB
dataIn[2] => data.DATAB
dataIn[3] => data.DATAB
dataIn[4] => data.DATAB
dataIn[5] => data.DATAB
dataIn[6] => data.DATAB
dataIn[7] => data.DATAB
dataIn[8] => data.DATAB
dataIn[9] => data.DATAB
dataIn[10] => data.DATAB
dataIn[11] => data.DATAB
dataIn[12] => data.DATAB
dataIn[13] => data.DATAB
dataIn[14] => data.DATAB
dataIn[15] => data.DATAB
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => dataOut[0]~reg0.CLK
clock => dataOut[1]~reg0.CLK
clock => dataOut[2]~reg0.CLK
clock => dataOut[3]~reg0.CLK
clock => dataOut[4]~reg0.CLK
clock => dataOut[5]~reg0.CLK
clock => dataOut[6]~reg0.CLK
clock => dataOut[7]~reg0.CLK
clock => dataOut[8]~reg0.CLK
clock => dataOut[9]~reg0.CLK
clock => dataOut[10]~reg0.CLK
clock => dataOut[11]~reg0.CLK
clock => dataOut[12]~reg0.CLK
clock => dataOut[13]~reg0.CLK
clock => dataOut[14]~reg0.CLK
clock => dataOut[15]~reg0.CLK
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT


|completeDataPath|registerBank:RF|register16:register7
dataIn[0] => data.DATAB
dataIn[1] => data.DATAB
dataIn[2] => data.DATAB
dataIn[3] => data.DATAB
dataIn[4] => data.DATAB
dataIn[5] => data.DATAB
dataIn[6] => data.DATAB
dataIn[7] => data.DATAB
dataIn[8] => data.DATAB
dataIn[9] => data.DATAB
dataIn[10] => data.DATAB
dataIn[11] => data.DATAB
dataIn[12] => data.DATAB
dataIn[13] => data.DATAB
dataIn[14] => data.DATAB
dataIn[15] => data.DATAB
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => dataOut[0]~reg0.CLK
clock => dataOut[1]~reg0.CLK
clock => dataOut[2]~reg0.CLK
clock => dataOut[3]~reg0.CLK
clock => dataOut[4]~reg0.CLK
clock => dataOut[5]~reg0.CLK
clock => dataOut[6]~reg0.CLK
clock => dataOut[7]~reg0.CLK
clock => dataOut[8]~reg0.CLK
clock => dataOut[9]~reg0.CLK
clock => dataOut[10]~reg0.CLK
clock => dataOut[11]~reg0.CLK
clock => dataOut[12]~reg0.CLK
clock => dataOut[13]~reg0.CLK
clock => dataOut[14]~reg0.CLK
clock => dataOut[15]~reg0.CLK
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT


|completeDataPath|registerBank:RF|mux2:r7_mux
in0[0] => output.IN0
in0[1] => output.IN0
in0[2] => output.IN0
in0[3] => output.IN0
in0[4] => output.IN0
in0[5] => output.IN0
in0[6] => output.IN0
in0[7] => output.IN0
in0[8] => output.IN0
in0[9] => output.IN0
in0[10] => output.IN0
in0[11] => output.IN0
in0[12] => output.IN0
in0[13] => output.IN0
in0[14] => output.IN0
in0[15] => output.IN0
in1[0] => output.IN0
in1[1] => output.IN0
in1[2] => output.IN0
in1[3] => output.IN0
in1[4] => output.IN0
in1[5] => output.IN0
in1[6] => output.IN0
in1[7] => output.IN0
in1[8] => output.IN0
in1[9] => output.IN0
in1[10] => output.IN0
in1[11] => output.IN0
in1[12] => output.IN0
in1[13] => output.IN0
in1[14] => output.IN0
in1[15] => output.IN0
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|registerBank:RF|mux8:muxA
in0[0] => output.IN1
in0[1] => output.IN1
in0[2] => output.IN1
in0[3] => output.IN1
in0[4] => output.IN1
in0[5] => output.IN1
in0[6] => output.IN1
in0[7] => output.IN1
in0[8] => output.IN1
in0[9] => output.IN1
in0[10] => output.IN1
in0[11] => output.IN1
in0[12] => output.IN1
in0[13] => output.IN1
in0[14] => output.IN1
in0[15] => output.IN1
in1[0] => output.IN1
in1[1] => output.IN1
in1[2] => output.IN1
in1[3] => output.IN1
in1[4] => output.IN1
in1[5] => output.IN1
in1[6] => output.IN1
in1[7] => output.IN1
in1[8] => output.IN1
in1[9] => output.IN1
in1[10] => output.IN1
in1[11] => output.IN1
in1[12] => output.IN1
in1[13] => output.IN1
in1[14] => output.IN1
in1[15] => output.IN1
in2[0] => output.IN1
in2[1] => output.IN1
in2[2] => output.IN1
in2[3] => output.IN1
in2[4] => output.IN1
in2[5] => output.IN1
in2[6] => output.IN1
in2[7] => output.IN1
in2[8] => output.IN1
in2[9] => output.IN1
in2[10] => output.IN1
in2[11] => output.IN1
in2[12] => output.IN1
in2[13] => output.IN1
in2[14] => output.IN1
in2[15] => output.IN1
in3[0] => output.IN1
in3[1] => output.IN1
in3[2] => output.IN1
in3[3] => output.IN1
in3[4] => output.IN1
in3[5] => output.IN1
in3[6] => output.IN1
in3[7] => output.IN1
in3[8] => output.IN1
in3[9] => output.IN1
in3[10] => output.IN1
in3[11] => output.IN1
in3[12] => output.IN1
in3[13] => output.IN1
in3[14] => output.IN1
in3[15] => output.IN1
in4[0] => output.IN1
in4[1] => output.IN1
in4[2] => output.IN1
in4[3] => output.IN1
in4[4] => output.IN1
in4[5] => output.IN1
in4[6] => output.IN1
in4[7] => output.IN1
in4[8] => output.IN1
in4[9] => output.IN1
in4[10] => output.IN1
in4[11] => output.IN1
in4[12] => output.IN1
in4[13] => output.IN1
in4[14] => output.IN1
in4[15] => output.IN1
in5[0] => output.IN1
in5[1] => output.IN1
in5[2] => output.IN1
in5[3] => output.IN1
in5[4] => output.IN1
in5[5] => output.IN1
in5[6] => output.IN1
in5[7] => output.IN1
in5[8] => output.IN1
in5[9] => output.IN1
in5[10] => output.IN1
in5[11] => output.IN1
in5[12] => output.IN1
in5[13] => output.IN1
in5[14] => output.IN1
in5[15] => output.IN1
in6[0] => output.IN1
in6[1] => output.IN1
in6[2] => output.IN1
in6[3] => output.IN1
in6[4] => output.IN1
in6[5] => output.IN1
in6[6] => output.IN1
in6[7] => output.IN1
in6[8] => output.IN1
in6[9] => output.IN1
in6[10] => output.IN1
in6[11] => output.IN1
in6[12] => output.IN1
in6[13] => output.IN1
in6[14] => output.IN1
in6[15] => output.IN1
in7[0] => output.IN1
in7[1] => output.IN1
in7[2] => output.IN1
in7[3] => output.IN1
in7[4] => output.IN1
in7[5] => output.IN1
in7[6] => output.IN1
in7[7] => output.IN1
in7[8] => output.IN1
in7[9] => output.IN1
in7[10] => output.IN1
in7[11] => output.IN1
in7[12] => output.IN1
in7[13] => output.IN1
in7[14] => output.IN1
in7[15] => output.IN1
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|registerBank:RF|mux8:muxb
in0[0] => output.IN1
in0[1] => output.IN1
in0[2] => output.IN1
in0[3] => output.IN1
in0[4] => output.IN1
in0[5] => output.IN1
in0[6] => output.IN1
in0[7] => output.IN1
in0[8] => output.IN1
in0[9] => output.IN1
in0[10] => output.IN1
in0[11] => output.IN1
in0[12] => output.IN1
in0[13] => output.IN1
in0[14] => output.IN1
in0[15] => output.IN1
in1[0] => output.IN1
in1[1] => output.IN1
in1[2] => output.IN1
in1[3] => output.IN1
in1[4] => output.IN1
in1[5] => output.IN1
in1[6] => output.IN1
in1[7] => output.IN1
in1[8] => output.IN1
in1[9] => output.IN1
in1[10] => output.IN1
in1[11] => output.IN1
in1[12] => output.IN1
in1[13] => output.IN1
in1[14] => output.IN1
in1[15] => output.IN1
in2[0] => output.IN1
in2[1] => output.IN1
in2[2] => output.IN1
in2[3] => output.IN1
in2[4] => output.IN1
in2[5] => output.IN1
in2[6] => output.IN1
in2[7] => output.IN1
in2[8] => output.IN1
in2[9] => output.IN1
in2[10] => output.IN1
in2[11] => output.IN1
in2[12] => output.IN1
in2[13] => output.IN1
in2[14] => output.IN1
in2[15] => output.IN1
in3[0] => output.IN1
in3[1] => output.IN1
in3[2] => output.IN1
in3[3] => output.IN1
in3[4] => output.IN1
in3[5] => output.IN1
in3[6] => output.IN1
in3[7] => output.IN1
in3[8] => output.IN1
in3[9] => output.IN1
in3[10] => output.IN1
in3[11] => output.IN1
in3[12] => output.IN1
in3[13] => output.IN1
in3[14] => output.IN1
in3[15] => output.IN1
in4[0] => output.IN1
in4[1] => output.IN1
in4[2] => output.IN1
in4[3] => output.IN1
in4[4] => output.IN1
in4[5] => output.IN1
in4[6] => output.IN1
in4[7] => output.IN1
in4[8] => output.IN1
in4[9] => output.IN1
in4[10] => output.IN1
in4[11] => output.IN1
in4[12] => output.IN1
in4[13] => output.IN1
in4[14] => output.IN1
in4[15] => output.IN1
in5[0] => output.IN1
in5[1] => output.IN1
in5[2] => output.IN1
in5[3] => output.IN1
in5[4] => output.IN1
in5[5] => output.IN1
in5[6] => output.IN1
in5[7] => output.IN1
in5[8] => output.IN1
in5[9] => output.IN1
in5[10] => output.IN1
in5[11] => output.IN1
in5[12] => output.IN1
in5[13] => output.IN1
in5[14] => output.IN1
in5[15] => output.IN1
in6[0] => output.IN1
in6[1] => output.IN1
in6[2] => output.IN1
in6[3] => output.IN1
in6[4] => output.IN1
in6[5] => output.IN1
in6[6] => output.IN1
in6[7] => output.IN1
in6[8] => output.IN1
in6[9] => output.IN1
in6[10] => output.IN1
in6[11] => output.IN1
in6[12] => output.IN1
in6[13] => output.IN1
in6[14] => output.IN1
in6[15] => output.IN1
in7[0] => output.IN1
in7[1] => output.IN1
in7[2] => output.IN1
in7[3] => output.IN1
in7[4] => output.IN1
in7[5] => output.IN1
in7[6] => output.IN1
in7[7] => output.IN1
in7[8] => output.IN1
in7[9] => output.IN1
in7[10] => output.IN1
in7[11] => output.IN1
in7[12] => output.IN1
in7[13] => output.IN1
in7[14] => output.IN1
in7[15] => output.IN1
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|mux2:RB_B_mux
in0[0] => output.IN0
in0[1] => output.IN0
in0[2] => output.IN0
in1[0] => output.IN0
in1[1] => output.IN0
in1[2] => output.IN0
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|mux2:RF_to_regA_mux
in0[0] => output.IN0
in0[1] => output.IN0
in0[2] => output.IN0
in0[3] => output.IN0
in0[4] => output.IN0
in0[5] => output.IN0
in0[6] => output.IN0
in0[7] => output.IN0
in0[8] => output.IN0
in0[9] => output.IN0
in0[10] => output.IN0
in0[11] => output.IN0
in0[12] => output.IN0
in0[13] => output.IN0
in0[14] => output.IN0
in0[15] => output.IN0
in1[0] => output.IN0
in1[1] => output.IN0
in1[2] => output.IN0
in1[3] => output.IN0
in1[4] => output.IN0
in1[5] => output.IN0
in1[6] => output.IN0
in1[7] => output.IN0
in1[8] => output.IN0
in1[9] => output.IN0
in1[10] => output.IN0
in1[11] => output.IN0
in1[12] => output.IN0
in1[13] => output.IN0
in1[14] => output.IN0
in1[15] => output.IN0
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|register16:Register_A
dataIn[0] => data.DATAB
dataIn[1] => data.DATAB
dataIn[2] => data.DATAB
dataIn[3] => data.DATAB
dataIn[4] => data.DATAB
dataIn[5] => data.DATAB
dataIn[6] => data.DATAB
dataIn[7] => data.DATAB
dataIn[8] => data.DATAB
dataIn[9] => data.DATAB
dataIn[10] => data.DATAB
dataIn[11] => data.DATAB
dataIn[12] => data.DATAB
dataIn[13] => data.DATAB
dataIn[14] => data.DATAB
dataIn[15] => data.DATAB
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => dataOut[0]~reg0.CLK
clock => dataOut[1]~reg0.CLK
clock => dataOut[2]~reg0.CLK
clock => dataOut[3]~reg0.CLK
clock => dataOut[4]~reg0.CLK
clock => dataOut[5]~reg0.CLK
clock => dataOut[6]~reg0.CLK
clock => dataOut[7]~reg0.CLK
clock => dataOut[8]~reg0.CLK
clock => dataOut[9]~reg0.CLK
clock => dataOut[10]~reg0.CLK
clock => dataOut[11]~reg0.CLK
clock => dataOut[12]~reg0.CLK
clock => dataOut[13]~reg0.CLK
clock => dataOut[14]~reg0.CLK
clock => dataOut[15]~reg0.CLK
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT


|completeDataPath|register16:Register_B
dataIn[0] => data.DATAB
dataIn[1] => data.DATAB
dataIn[2] => data.DATAB
dataIn[3] => data.DATAB
dataIn[4] => data.DATAB
dataIn[5] => data.DATAB
dataIn[6] => data.DATAB
dataIn[7] => data.DATAB
dataIn[8] => data.DATAB
dataIn[9] => data.DATAB
dataIn[10] => data.DATAB
dataIn[11] => data.DATAB
dataIn[12] => data.DATAB
dataIn[13] => data.DATAB
dataIn[14] => data.DATAB
dataIn[15] => data.DATAB
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => dataOut[0]~reg0.CLK
clock => dataOut[1]~reg0.CLK
clock => dataOut[2]~reg0.CLK
clock => dataOut[3]~reg0.CLK
clock => dataOut[4]~reg0.CLK
clock => dataOut[5]~reg0.CLK
clock => dataOut[6]~reg0.CLK
clock => dataOut[7]~reg0.CLK
clock => dataOut[8]~reg0.CLK
clock => dataOut[9]~reg0.CLK
clock => dataOut[10]~reg0.CLK
clock => dataOut[11]~reg0.CLK
clock => dataOut[12]~reg0.CLK
clock => dataOut[13]~reg0.CLK
clock => dataOut[14]~reg0.CLK
clock => dataOut[15]~reg0.CLK
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT


|completeDataPath|mux2:regA_regB_mem_data_in
in0[0] => output.IN0
in0[1] => output.IN0
in0[2] => output.IN0
in0[3] => output.IN0
in0[4] => output.IN0
in0[5] => output.IN0
in0[6] => output.IN0
in0[7] => output.IN0
in0[8] => output.IN0
in0[9] => output.IN0
in0[10] => output.IN0
in0[11] => output.IN0
in0[12] => output.IN0
in0[13] => output.IN0
in0[14] => output.IN0
in0[15] => output.IN0
in1[0] => output.IN0
in1[1] => output.IN0
in1[2] => output.IN0
in1[3] => output.IN0
in1[4] => output.IN0
in1[5] => output.IN0
in1[6] => output.IN0
in1[7] => output.IN0
in1[8] => output.IN0
in1[9] => output.IN0
in1[10] => output.IN0
in1[11] => output.IN0
in1[12] => output.IN0
in1[13] => output.IN0
in1[14] => output.IN0
in1[15] => output.IN0
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|mux4:alu_A_mux
in0[0] => output.IN1
in0[1] => output.IN1
in0[2] => output.IN1
in0[3] => output.IN1
in0[4] => output.IN1
in0[5] => output.IN1
in0[6] => output.IN1
in0[7] => output.IN1
in0[8] => output.IN1
in0[9] => output.IN1
in0[10] => output.IN1
in0[11] => output.IN1
in0[12] => output.IN1
in0[13] => output.IN1
in0[14] => output.IN1
in0[15] => output.IN1
in1[0] => output.IN1
in1[1] => output.IN1
in1[2] => output.IN1
in1[3] => output.IN1
in1[4] => output.IN1
in1[5] => output.IN1
in1[6] => output.IN1
in1[7] => output.IN1
in1[8] => output.IN1
in1[9] => output.IN1
in1[10] => output.IN1
in1[11] => output.IN1
in1[12] => output.IN1
in1[13] => output.IN1
in1[14] => output.IN1
in1[15] => output.IN1
in2[0] => output.IN1
in2[1] => output.IN1
in2[2] => output.IN1
in2[3] => output.IN1
in2[4] => output.IN1
in2[5] => output.IN1
in2[6] => output.IN1
in2[7] => output.IN1
in2[8] => output.IN1
in2[9] => output.IN1
in2[10] => output.IN1
in2[11] => output.IN1
in2[12] => output.IN1
in2[13] => output.IN1
in2[14] => output.IN1
in2[15] => output.IN1
in3[0] => output.IN1
in3[1] => output.IN1
in3[2] => output.IN1
in3[3] => output.IN1
in3[4] => output.IN1
in3[5] => output.IN1
in3[6] => output.IN1
in3[7] => output.IN1
in3[8] => output.IN1
in3[9] => output.IN1
in3[10] => output.IN1
in3[11] => output.IN1
in3[12] => output.IN1
in3[13] => output.IN1
in3[14] => output.IN1
in3[15] => output.IN1
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|mux4:alu_B_mux
in0[0] => output.IN1
in0[1] => output.IN1
in0[2] => output.IN1
in0[3] => output.IN1
in0[4] => output.IN1
in0[5] => output.IN1
in0[6] => output.IN1
in0[7] => output.IN1
in0[8] => output.IN1
in0[9] => output.IN1
in0[10] => output.IN1
in0[11] => output.IN1
in0[12] => output.IN1
in0[13] => output.IN1
in0[14] => output.IN1
in0[15] => output.IN1
in1[0] => output.IN1
in1[1] => output.IN1
in1[2] => output.IN1
in1[3] => output.IN1
in1[4] => output.IN1
in1[5] => output.IN1
in1[6] => output.IN1
in1[7] => output.IN1
in1[8] => output.IN1
in1[9] => output.IN1
in1[10] => output.IN1
in1[11] => output.IN1
in1[12] => output.IN1
in1[13] => output.IN1
in1[14] => output.IN1
in1[15] => output.IN1
in2[0] => output.IN1
in2[1] => output.IN1
in2[2] => output.IN1
in2[3] => output.IN1
in2[4] => output.IN1
in2[5] => output.IN1
in2[6] => output.IN1
in2[7] => output.IN1
in2[8] => output.IN1
in2[9] => output.IN1
in2[10] => output.IN1
in2[11] => output.IN1
in2[12] => output.IN1
in2[13] => output.IN1
in2[14] => output.IN1
in2[15] => output.IN1
in3[0] => output.IN1
in3[1] => output.IN1
in3[2] => output.IN1
in3[3] => output.IN1
in3[4] => output.IN1
in3[5] => output.IN1
in3[6] => output.IN1
in3[7] => output.IN1
in3[8] => output.IN1
in3[9] => output.IN1
in3[10] => output.IN1
in3[11] => output.IN1
in3[12] => output.IN1
in3[13] => output.IN1
in3[14] => output.IN1
in3[15] => output.IN1
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1
ra[0] => adder_16bit:add1.ra[0]
ra[0] => subtractor_16bit:sub1.ra[0]
ra[0] => nand_logic:nnd1.ra[0]
ra[1] => adder_16bit:add1.ra[1]
ra[1] => subtractor_16bit:sub1.ra[1]
ra[1] => nand_logic:nnd1.ra[1]
ra[2] => adder_16bit:add1.ra[2]
ra[2] => subtractor_16bit:sub1.ra[2]
ra[2] => nand_logic:nnd1.ra[2]
ra[3] => adder_16bit:add1.ra[3]
ra[3] => subtractor_16bit:sub1.ra[3]
ra[3] => nand_logic:nnd1.ra[3]
ra[4] => adder_16bit:add1.ra[4]
ra[4] => subtractor_16bit:sub1.ra[4]
ra[4] => nand_logic:nnd1.ra[4]
ra[5] => adder_16bit:add1.ra[5]
ra[5] => subtractor_16bit:sub1.ra[5]
ra[5] => nand_logic:nnd1.ra[5]
ra[6] => adder_16bit:add1.ra[6]
ra[6] => subtractor_16bit:sub1.ra[6]
ra[6] => nand_logic:nnd1.ra[6]
ra[7] => adder_16bit:add1.ra[7]
ra[7] => subtractor_16bit:sub1.ra[7]
ra[7] => nand_logic:nnd1.ra[7]
ra[8] => adder_16bit:add1.ra[8]
ra[8] => subtractor_16bit:sub1.ra[8]
ra[8] => nand_logic:nnd1.ra[8]
ra[9] => adder_16bit:add1.ra[9]
ra[9] => subtractor_16bit:sub1.ra[9]
ra[9] => nand_logic:nnd1.ra[9]
ra[10] => adder_16bit:add1.ra[10]
ra[10] => subtractor_16bit:sub1.ra[10]
ra[10] => nand_logic:nnd1.ra[10]
ra[11] => adder_16bit:add1.ra[11]
ra[11] => subtractor_16bit:sub1.ra[11]
ra[11] => nand_logic:nnd1.ra[11]
ra[12] => adder_16bit:add1.ra[12]
ra[12] => subtractor_16bit:sub1.ra[12]
ra[12] => nand_logic:nnd1.ra[12]
ra[13] => adder_16bit:add1.ra[13]
ra[13] => subtractor_16bit:sub1.ra[13]
ra[13] => nand_logic:nnd1.ra[13]
ra[14] => adder_16bit:add1.ra[14]
ra[14] => subtractor_16bit:sub1.ra[14]
ra[14] => nand_logic:nnd1.ra[14]
ra[15] => adder_16bit:add1.ra[15]
ra[15] => subtractor_16bit:sub1.ra[15]
ra[15] => nand_logic:nnd1.ra[15]
rb[0] => adder_16bit:add1.rb[0]
rb[0] => subtractor_16bit:sub1.rb[0]
rb[0] => nand_logic:nnd1.rb[0]
rb[1] => adder_16bit:add1.rb[1]
rb[1] => subtractor_16bit:sub1.rb[1]
rb[1] => nand_logic:nnd1.rb[1]
rb[2] => adder_16bit:add1.rb[2]
rb[2] => subtractor_16bit:sub1.rb[2]
rb[2] => nand_logic:nnd1.rb[2]
rb[3] => adder_16bit:add1.rb[3]
rb[3] => subtractor_16bit:sub1.rb[3]
rb[3] => nand_logic:nnd1.rb[3]
rb[4] => adder_16bit:add1.rb[4]
rb[4] => subtractor_16bit:sub1.rb[4]
rb[4] => nand_logic:nnd1.rb[4]
rb[5] => adder_16bit:add1.rb[5]
rb[5] => subtractor_16bit:sub1.rb[5]
rb[5] => nand_logic:nnd1.rb[5]
rb[6] => adder_16bit:add1.rb[6]
rb[6] => subtractor_16bit:sub1.rb[6]
rb[6] => nand_logic:nnd1.rb[6]
rb[7] => adder_16bit:add1.rb[7]
rb[7] => subtractor_16bit:sub1.rb[7]
rb[7] => nand_logic:nnd1.rb[7]
rb[8] => adder_16bit:add1.rb[8]
rb[8] => subtractor_16bit:sub1.rb[8]
rb[8] => nand_logic:nnd1.rb[8]
rb[9] => adder_16bit:add1.rb[9]
rb[9] => subtractor_16bit:sub1.rb[9]
rb[9] => nand_logic:nnd1.rb[9]
rb[10] => adder_16bit:add1.rb[10]
rb[10] => subtractor_16bit:sub1.rb[10]
rb[10] => nand_logic:nnd1.rb[10]
rb[11] => adder_16bit:add1.rb[11]
rb[11] => subtractor_16bit:sub1.rb[11]
rb[11] => nand_logic:nnd1.rb[11]
rb[12] => adder_16bit:add1.rb[12]
rb[12] => subtractor_16bit:sub1.rb[12]
rb[12] => nand_logic:nnd1.rb[12]
rb[13] => adder_16bit:add1.rb[13]
rb[13] => subtractor_16bit:sub1.rb[13]
rb[13] => nand_logic:nnd1.rb[13]
rb[14] => adder_16bit:add1.rb[14]
rb[14] => subtractor_16bit:sub1.rb[14]
rb[14] => nand_logic:nnd1.rb[14]
rb[15] => adder_16bit:add1.rb[15]
rb[15] => subtractor_16bit:sub1.rb[15]
rb[15] => nand_logic:nnd1.rb[15]
rc[0] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[1] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[2] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[3] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[4] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[5] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[6] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[7] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[8] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[9] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[10] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[11] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[12] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[13] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[14] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
rc[15] <= output_var.DB_MAX_OUTPUT_PORT_TYPE
op2in[0] => temp_carry_en.IN0
op2in[0] => temp_carry_en.IN0
op2in[0] => temp_zero_en.IN0
op2in[0] => temp_zero_en.IN0
op2in[0] => temp_carry_en.IN0
op2in[0] => temp_zero_en.IN0
op2in[0] => Equal3.IN1
op2in[0] => Equal4.IN0
op2in[0] => Equal5.IN1
op2in[1] => temp_carry_en.IN1
op2in[1] => temp_carry_en.IN1
op2in[1] => temp_zero_en.IN1
op2in[1] => temp_zero_en.IN1
op2in[1] => temp_carry_en.IN1
op2in[1] => temp_zero_en.IN1
op2in[1] => Equal3.IN0
op2in[1] => Equal4.IN1
op2in[1] => Equal5.IN0
op4in[0] => zero_temp.IN1
op4in[0] => zero_temp.IN1
op4in[0] => Equal0.IN3
op4in[0] => Equal1.IN3
op4in[0] => Equal2.IN2
op4in[0] => Equal6.IN1
op4in[1] => zero_temp.IN1
op4in[1] => zero_temp.IN1
op4in[1] => zero_temp.IN1
op4in[1] => carry_temp.IN1
op4in[1] => Equal0.IN2
op4in[1] => Equal1.IN2
op4in[1] => Equal2.IN3
op4in[1] => Equal6.IN0
op4in[2] => zero_temp.IN1
op4in[2] => zero_temp.IN1
op4in[2] => zero_temp.IN1
op4in[2] => carry_temp.IN1
op4in[2] => Equal0.IN1
op4in[2] => Equal1.IN1
op4in[2] => Equal2.IN1
op4in[2] => Equal6.IN3
op4in[3] => zero_temp.IN1
op4in[3] => zero_temp.IN1
op4in[3] => zero_temp.IN1
op4in[3] => carry_temp.IN1
op4in[3] => Equal0.IN0
op4in[3] => Equal1.IN0
op4in[3] => Equal2.IN0
op4in[3] => Equal6.IN2
enable_carry => temp_carry_en.IN1
enable_zero => temp_zero_en.IN1
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => carry_var.OUTPUTSELECT
add_signal => zero_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => output_var.OUTPUTSELECT
add_signal => carry_var.OUTPUTSELECT
add_signal => zero_var.OUTPUTSELECT
clock => register_1bit:reg1.clock
clock => register_1bit:reg2.clock
reset => register_1bit:reg1.reset
reset => register_1bit:reg2.reset
carry_flag <= carry_var.DB_MAX_OUTPUT_PORT_TYPE
zero_flag <= zero_var.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1|adder_16bit:add1
ra[0] => adder_4bit:adder5.a4[0]
ra[1] => adder_4bit:adder5.a4[1]
ra[2] => adder_4bit:adder5.a4[2]
ra[3] => adder_4bit:adder5.a4[3]
ra[4] => adder_4bit:adder6.a4[0]
ra[5] => adder_4bit:adder6.a4[1]
ra[6] => adder_4bit:adder6.a4[2]
ra[7] => adder_4bit:adder6.a4[3]
ra[8] => adder_4bit:adder7.a4[0]
ra[9] => adder_4bit:adder7.a4[1]
ra[10] => adder_4bit:adder7.a4[2]
ra[11] => adder_4bit:adder7.a4[3]
ra[12] => adder_4bit:adder8.a4[0]
ra[13] => adder_4bit:adder8.a4[1]
ra[14] => adder_4bit:adder8.a4[2]
ra[15] => adder_4bit:adder8.a4[3]
rb[0] => adder_4bit:adder5.b4[0]
rb[1] => adder_4bit:adder5.b4[1]
rb[2] => adder_4bit:adder5.b4[2]
rb[3] => adder_4bit:adder5.b4[3]
rb[4] => adder_4bit:adder6.b4[0]
rb[5] => adder_4bit:adder6.b4[1]
rb[6] => adder_4bit:adder6.b4[2]
rb[7] => adder_4bit:adder6.b4[3]
rb[8] => adder_4bit:adder7.b4[0]
rb[9] => adder_4bit:adder7.b4[1]
rb[10] => adder_4bit:adder7.b4[2]
rb[11] => adder_4bit:adder7.b4[3]
rb[12] => adder_4bit:adder8.b4[0]
rb[13] => adder_4bit:adder8.b4[1]
rb[14] => adder_4bit:adder8.b4[2]
rb[15] => adder_4bit:adder8.b4[3]
rc[0] <= adder_4bit:adder5.s4[0]
rc[1] <= adder_4bit:adder5.s4[1]
rc[2] <= adder_4bit:adder5.s4[2]
rc[3] <= adder_4bit:adder5.s4[3]
rc[4] <= adder_4bit:adder6.s4[0]
rc[5] <= adder_4bit:adder6.s4[1]
rc[6] <= adder_4bit:adder6.s4[2]
rc[7] <= adder_4bit:adder6.s4[3]
rc[8] <= adder_4bit:adder7.s4[0]
rc[9] <= adder_4bit:adder7.s4[1]
rc[10] <= adder_4bit:adder7.s4[2]
rc[11] <= adder_4bit:adder7.s4[3]
rc[12] <= adder_4bit:adder8.s4[0]
rc[13] <= adder_4bit:adder8.s4[1]
rc[14] <= adder_4bit:adder8.s4[2]
rc[15] <= adder_4bit:adder8.s4[3]
zero_flag <= zero_flag.DB_MAX_OUTPUT_PORT_TYPE
carry_flag <= adder_4bit:adder8.cout


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder5
a4[0] => adder_1bit:adder1.a
a4[1] => adder_1bit:adder2.a
a4[2] => adder_1bit:adder3.a
a4[3] => adder_1bit:adder4.a
b4[0] => adder_1bit:adder1.b
b4[1] => adder_1bit:adder2.b
b4[2] => adder_1bit:adder3.b
b4[3] => adder_1bit:adder4.b
s4[0] <= adder_1bit:adder1.s
s4[1] <= adder_1bit:adder2.s
s4[2] <= adder_1bit:adder3.s
s4[3] <= adder_1bit:adder4.s
cin => adder_1bit:adder1.cin
cout <= adder_1bit:adder4.cout


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder5|adder_1bit:adder1
a => s.IN0
a => cout.IN1
b => s.IN1
b => cout.IN0
b => cout.IN0
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder5|adder_1bit:adder2
a => s.IN0
a => cout.IN1
b => s.IN1
b => cout.IN0
b => cout.IN0
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder5|adder_1bit:adder3
a => s.IN0
a => cout.IN1
b => s.IN1
b => cout.IN0
b => cout.IN0
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder5|adder_1bit:adder4
a => s.IN0
a => cout.IN1
b => s.IN1
b => cout.IN0
b => cout.IN0
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder6
a4[0] => adder_1bit:adder1.a
a4[1] => adder_1bit:adder2.a
a4[2] => adder_1bit:adder3.a
a4[3] => adder_1bit:adder4.a
b4[0] => adder_1bit:adder1.b
b4[1] => adder_1bit:adder2.b
b4[2] => adder_1bit:adder3.b
b4[3] => adder_1bit:adder4.b
s4[0] <= adder_1bit:adder1.s
s4[1] <= adder_1bit:adder2.s
s4[2] <= adder_1bit:adder3.s
s4[3] <= adder_1bit:adder4.s
cin => adder_1bit:adder1.cin
cout <= adder_1bit:adder4.cout


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder6|adder_1bit:adder1
a => s.IN0
a => cout.IN1
b => s.IN1
b => cout.IN0
b => cout.IN0
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder6|adder_1bit:adder2
a => s.IN0
a => cout.IN1
b => s.IN1
b => cout.IN0
b => cout.IN0
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder6|adder_1bit:adder3
a => s.IN0
a => cout.IN1
b => s.IN1
b => cout.IN0
b => cout.IN0
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder6|adder_1bit:adder4
a => s.IN0
a => cout.IN1
b => s.IN1
b => cout.IN0
b => cout.IN0
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder7
a4[0] => adder_1bit:adder1.a
a4[1] => adder_1bit:adder2.a
a4[2] => adder_1bit:adder3.a
a4[3] => adder_1bit:adder4.a
b4[0] => adder_1bit:adder1.b
b4[1] => adder_1bit:adder2.b
b4[2] => adder_1bit:adder3.b
b4[3] => adder_1bit:adder4.b
s4[0] <= adder_1bit:adder1.s
s4[1] <= adder_1bit:adder2.s
s4[2] <= adder_1bit:adder3.s
s4[3] <= adder_1bit:adder4.s
cin => adder_1bit:adder1.cin
cout <= adder_1bit:adder4.cout


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder7|adder_1bit:adder1
a => s.IN0
a => cout.IN1
b => s.IN1
b => cout.IN0
b => cout.IN0
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder7|adder_1bit:adder2
a => s.IN0
a => cout.IN1
b => s.IN1
b => cout.IN0
b => cout.IN0
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder7|adder_1bit:adder3
a => s.IN0
a => cout.IN1
b => s.IN1
b => cout.IN0
b => cout.IN0
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder7|adder_1bit:adder4
a => s.IN0
a => cout.IN1
b => s.IN1
b => cout.IN0
b => cout.IN0
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder8
a4[0] => adder_1bit:adder1.a
a4[1] => adder_1bit:adder2.a
a4[2] => adder_1bit:adder3.a
a4[3] => adder_1bit:adder4.a
b4[0] => adder_1bit:adder1.b
b4[1] => adder_1bit:adder2.b
b4[2] => adder_1bit:adder3.b
b4[3] => adder_1bit:adder4.b
s4[0] <= adder_1bit:adder1.s
s4[1] <= adder_1bit:adder2.s
s4[2] <= adder_1bit:adder3.s
s4[3] <= adder_1bit:adder4.s
cin => adder_1bit:adder1.cin
cout <= adder_1bit:adder4.cout


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder8|adder_1bit:adder1
a => s.IN0
a => cout.IN1
b => s.IN1
b => cout.IN0
b => cout.IN0
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder8|adder_1bit:adder2
a => s.IN0
a => cout.IN1
b => s.IN1
b => cout.IN0
b => cout.IN0
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder8|adder_1bit:adder3
a => s.IN0
a => cout.IN1
b => s.IN1
b => cout.IN0
b => cout.IN0
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1|adder_16bit:add1|adder_4bit:adder8|adder_1bit:adder4
a => s.IN0
a => cout.IN1
b => s.IN1
b => cout.IN0
b => cout.IN0
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1|subtractor_16bit:sub1
ra[0] => temp.IN0
ra[1] => temp.IN0
ra[2] => temp.IN0
ra[3] => temp.IN0
ra[4] => temp.IN0
ra[5] => temp.IN0
ra[6] => temp.IN0
ra[7] => temp.IN0
ra[8] => temp.IN0
ra[9] => temp.IN0
ra[10] => temp.IN0
ra[11] => temp.IN0
ra[12] => temp.IN0
ra[13] => temp.IN0
ra[14] => temp.IN0
ra[15] => temp.IN0
rb[0] => temp.IN1
rb[1] => temp.IN1
rb[2] => temp.IN1
rb[3] => temp.IN1
rb[4] => temp.IN1
rb[5] => temp.IN1
rb[6] => temp.IN1
rb[7] => temp.IN1
rb[8] => temp.IN1
rb[9] => temp.IN1
rb[10] => temp.IN1
rb[11] => temp.IN1
rb[12] => temp.IN1
rb[13] => temp.IN1
rb[14] => temp.IN1
rb[15] => temp.IN1
rc[0] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[3] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[4] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[5] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[6] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[7] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[8] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[10] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[11] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[13] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[14] <= temp.DB_MAX_OUTPUT_PORT_TYPE
rc[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE
zero_flag <= zero_flag.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1|nand_logic:nnd1
ra[0] => rc1.IN0
ra[1] => rc1.IN0
ra[2] => rc1.IN0
ra[3] => rc1.IN0
ra[4] => rc1.IN0
ra[5] => rc1.IN0
ra[6] => rc1.IN0
ra[7] => rc1.IN0
ra[8] => rc1.IN0
ra[9] => rc1.IN0
ra[10] => rc1.IN0
ra[11] => rc1.IN0
ra[12] => rc1.IN0
ra[13] => rc1.IN0
ra[14] => rc1.IN0
ra[15] => rc1.IN0
rb[0] => rc1.IN1
rb[1] => rc1.IN1
rb[2] => rc1.IN1
rb[3] => rc1.IN1
rb[4] => rc1.IN1
rb[5] => rc1.IN1
rb[6] => rc1.IN1
rb[7] => rc1.IN1
rb[8] => rc1.IN1
rb[9] => rc1.IN1
rb[10] => rc1.IN1
rb[11] => rc1.IN1
rb[12] => rc1.IN1
rb[13] => rc1.IN1
rb[14] => rc1.IN1
rb[15] => rc1.IN1
rc[0] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[1] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[2] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[3] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[4] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[5] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[6] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[7] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[8] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[9] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[10] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[11] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[12] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[13] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[14] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
rc[15] <= rc1.DB_MAX_OUTPUT_PORT_TYPE
zero_flag <= zero_flag.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|alu:ALU_1|register_1bit:reg1
dataIn => data.DATAB
enable => data.OUTPUTSELECT
dataOut <= dataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => dataOut~reg0.CLK
clock => data.CLK
reset => data.OUTPUTSELECT


|completeDataPath|alu:ALU_1|register_1bit:reg2
dataIn => data.DATAB
enable => data.OUTPUTSELECT
dataOut <= dataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => dataOut~reg0.CLK
clock => data.CLK
reset => data.OUTPUTSELECT


|completeDataPath|register16:ALU_register
dataIn[0] => data.DATAB
dataIn[1] => data.DATAB
dataIn[2] => data.DATAB
dataIn[3] => data.DATAB
dataIn[4] => data.DATAB
dataIn[5] => data.DATAB
dataIn[6] => data.DATAB
dataIn[7] => data.DATAB
dataIn[8] => data.DATAB
dataIn[9] => data.DATAB
dataIn[10] => data.DATAB
dataIn[11] => data.DATAB
dataIn[12] => data.DATAB
dataIn[13] => data.DATAB
dataIn[14] => data.DATAB
dataIn[15] => data.DATAB
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => dataOut[0]~reg0.CLK
clock => dataOut[1]~reg0.CLK
clock => dataOut[2]~reg0.CLK
clock => dataOut[3]~reg0.CLK
clock => dataOut[4]~reg0.CLK
clock => dataOut[5]~reg0.CLK
clock => dataOut[6]~reg0.CLK
clock => dataOut[7]~reg0.CLK
clock => dataOut[8]~reg0.CLK
clock => dataOut[9]~reg0.CLK
clock => dataOut[10]~reg0.CLK
clock => dataOut[11]~reg0.CLK
clock => dataOut[12]~reg0.CLK
clock => dataOut[13]~reg0.CLK
clock => dataOut[14]~reg0.CLK
clock => dataOut[15]~reg0.CLK
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT


|completeDataPath|mux2:pc_mux_1
in0[0] => output.IN0
in0[1] => output.IN0
in0[2] => output.IN0
in0[3] => output.IN0
in0[4] => output.IN0
in0[5] => output.IN0
in0[6] => output.IN0
in0[7] => output.IN0
in0[8] => output.IN0
in0[9] => output.IN0
in0[10] => output.IN0
in0[11] => output.IN0
in0[12] => output.IN0
in0[13] => output.IN0
in0[14] => output.IN0
in0[15] => output.IN0
in1[0] => output.IN0
in1[1] => output.IN0
in1[2] => output.IN0
in1[3] => output.IN0
in1[4] => output.IN0
in1[5] => output.IN0
in1[6] => output.IN0
in1[7] => output.IN0
in1[8] => output.IN0
in1[9] => output.IN0
in1[10] => output.IN0
in1[11] => output.IN0
in1[12] => output.IN0
in1[13] => output.IN0
in1[14] => output.IN0
in1[15] => output.IN0
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|mux2:pc_mux_2
in0[0] => output.IN0
in0[1] => output.IN0
in0[2] => output.IN0
in0[3] => output.IN0
in0[4] => output.IN0
in0[5] => output.IN0
in0[6] => output.IN0
in0[7] => output.IN0
in0[8] => output.IN0
in0[9] => output.IN0
in0[10] => output.IN0
in0[11] => output.IN0
in0[12] => output.IN0
in0[13] => output.IN0
in0[14] => output.IN0
in0[15] => output.IN0
in1[0] => output.IN0
in1[1] => output.IN0
in1[2] => output.IN0
in1[3] => output.IN0
in1[4] => output.IN0
in1[5] => output.IN0
in1[6] => output.IN0
in1[7] => output.IN0
in1[8] => output.IN0
in1[9] => output.IN0
in1[10] => output.IN0
in1[11] => output.IN0
in1[12] => output.IN0
in1[13] => output.IN0
in1[14] => output.IN0
in1[15] => output.IN0
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
sel => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|sign_extender_9bit:se9to16
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[9].DATAIN
input[8] => output[8].DATAIN
input[8] => output[15].DATAIN
input[8] => output[14].DATAIN
input[8] => output[13].DATAIN
input[8] => output[12].DATAIN
input[8] => output[11].DATAIN
input[8] => output[10].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[8].DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|sign_extender_6bit:se6to16
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[6].DATAIN
input[5] => output[5].DATAIN
input[5] => output[15].DATAIN
input[5] => output[14].DATAIN
input[5] => output[13].DATAIN
input[5] => output[12].DATAIN
input[5] => output[11].DATAIN
input[5] => output[10].DATAIN
input[5] => output[9].DATAIN
input[5] => output[8].DATAIN
input[5] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[5].DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|LH:load_higher
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= <GND>
output[10] <= <GND>
output[11] <= <GND>
output[12] <= <GND>
output[13] <= <GND>
output[14] <= <GND>
output[15] <= <GND>


|completeDataPath|counter:count
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]


|completeDataPath|counter:count|lpm_counter:LPM_COUNTER_component
clock => cntr_2si:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_2si:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_2si:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_2si:auto_generated.q[0]
q[1] <= cntr_2si:auto_generated.q[1]
q[2] <= cntr_2si:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|completeDataPath|counter:count|lpm_counter:LPM_COUNTER_component|cntr_2si:auto_generated
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE


|completeDataPath|mux8:cntr_mux
in0[0] => output.IN1
in1[0] => output.IN1
in2[0] => output.IN1
in3[0] => output.IN1
in4[0] => output.IN1
in5[0] => output.IN1
in6[0] => output.IN1
in7[0] => output.IN1
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[0] => output.IN0
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
sel[1] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
sel[2] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE


