Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L cpu -L gmii_to_rgmii_v4_1_14 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L util_vector_logic_v2_0_4 -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_10 -L lib_fifo_v1_0_19 -L blk_mem_gen_v8_4_8 -L lib_bmg_v1_0_17 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_33 -L axi_vdma_v6_3_19 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_1_14 -L v_vid_in_axi4s_v4_0_11 -L v_axi4s_vid_out_v4_0_18 -L v_tc_v6_2_8 -L proc_sys_reset_v5_0_15 -L generic_baseblocks_v2_1_2 -L axi_register_slice_v2_1_31 -L axi_data_fifo_v2_1_30 -L axi_crossbar_v2_1_32 -L axi_protocol_converter_v2_1_31 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Everything_wrapper_behav cpu.Everything_wrapper cpu.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_19.vh:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_arready' [Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/sim/ZYNQ.v:1288]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 's_axi_rdata' [Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/sim/ZYNQ.v:1305]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_rlast' [Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/sim/ZYNQ.v:1306]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 's_axi_rresp' [Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/sim/ZYNQ.v:1308]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_rvalid' [Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/sim/ZYNQ.v:1309]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5546]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5564]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10256]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7157]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7176]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/sim/ZYNQ.v:390]
WARNING: [VRFC 10-5021] port 'ref_clk_out' is not connected on this instance [Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/sim/ZYNQ.v:457]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/sim/ZYNQ.v:668]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/sim/ZYNQ.v:675]
WARNING: [VRFC 10-5021] port 'fsync_out' is not connected on this instance [Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/sim/ZYNQ.v:712]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3097]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [Y:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/sim/ZYNQ_processing_system7_0_0.v:319]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ocm_gp0' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4372]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4373]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ocm_gp1' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4394]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4395]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp0' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4465]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp1' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4483]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp2' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4501]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp3' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4519]
WARNING: [VRFC 10-3129] assignment to input 'ddr_wr_qos' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1253]
WARNING: [VRFC 10-3129] assignment to input 'ddr_rd_qos' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1276]
WARNING: [VRFC 10-3129] assignment to input 'ddr_wr_qos' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1091]
WARNING: [VRFC 10-3129] assignment to input 'ddr_rd_qos' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1115]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3809]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4855]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5110]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package axi_vdma_v6_3_19.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_signed
Compiling package v_tc_v6_2_8.video_ctrl_pkg
Compiling package v_tc_v6_2_8.hwt_pkg
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module cpu.CPU
Compiling module cpu.Everything_CPU_0_0
Compiling module unisims_ver.IOBUF
Compiling module cpu.asyn_rst_syn
Compiling module cpu.dvi_encoder
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module cpu.serializer_10_to_1
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module cpu.dvi_transmitter_top
Compiling module cpu.ZYNQ_DVI_Transmitter_0_0
Compiling module fifo_generator_v13_2_10.fifo_generator_v13_2_10_bhv_ver_...
Compiling module fifo_generator_v13_2_10.fifo_generator_v13_2_10_bhv_ver_...
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Compiling module fifo_generator_v13_2_10.fifo_generator_v13_2_10_CONV_VER...
Compiling module fifo_generator_v13_2_10.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_axic_fifo(...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_a...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_w...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module fifo_generator_v13_2_10.fifo_generator_v13_2_10_bhv_ver_...
Compiling module fifo_generator_v13_2_10.fifo_generator_v13_2_10_bhv_ver_...
Compiling module fifo_generator_v13_2_10.fifo_generator_v13_2_10_CONV_VER...
Compiling module fifo_generator_v13_2_10.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_axic_fifo(...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_a...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_r...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_a...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_a...
Compiling module cpu.ZYNQ_auto_pc_1
Compiling module cpu.m00_couplers_imp_19XPQC4
Compiling module cpu.s00_couplers_imp_RIKGIP
Compiling module cpu.s01_couplers_imp_1YIKKPJ
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_carry_...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_compar...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_addr_decode...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_axic_srl_f...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_si_transact...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_si_transact...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_splitter
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_axic_reg_s...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_wdata_route...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_addr_decode...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_addr_decode...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_axic_reg_s...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_addr_decode...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_axic_reg_s...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_axic_srl_f...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_addr_arbite...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_decerr_slav...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_crossbar(C_...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_axi_crossba...
Compiling module cpu.ZYNQ_xbar_0
Compiling module cpu.ZYNQ_axi_mem_intercon_0
Compiling module axi_vdma_v6_3_19.axi_vdma_v6_3_19_axis_infrastruc...
Compiling module axi_vdma_v6_3_19.axi_vdma_v6_3_19_axis_register_s...
Compiling module axi_vdma_v6_3_19.axi_vdma_v6_3_19_axis_infrastruc...
Compiling module axi_vdma_v6_3_19.axi_vdma_v6_3_19_axis_register_s...
Compiling module axi_vdma_v6_3_19.axi_vdma_v6_3_19_axis_dwidth_con...
Compiling module axi_vdma_v6_3_19.axi_vdma_v6_3_19_axis_dwidth_con...
Compiling module axi_vdma_v6_3_19.axi_vdma_v6_3_19_axis_infrastruc...
Compiling module axi_vdma_v6_3_19.axi_vdma_v6_3_19_axis_register_s...
Compiling module axi_vdma_v6_3_19.axi_vdma_v6_3_19_axis_infrastruc...
Compiling module axi_vdma_v6_3_19.axi_vdma_v6_3_19_axis_register_s...
Compiling module axi_vdma_v6_3_19.axi_vdma_v6_3_19_axis_dwidth_con...
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_mm2s_axis_dwidth_converter [\axi_vdma_mm2s_axis_dwidth_conve...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_genlock_mstr...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture amd of entity axi_vdma_v6_3_19.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="zynq",...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_m_axis_...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_us...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_use_fsync=...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture amd of entity axi_vdma_v6_3_19.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="zynq",...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_s2mm_so...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_19.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_max_burst...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=38,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=38,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=38,...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_33.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=5,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=5,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=5,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_19.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_4
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_19.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_sf_fi...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_family="zy...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_19.axi_vdma [\axi_vdma(c_prmry_is_aclk_async=...]
Compiling architecture zynq_axi_vdma_0_0_arch of entity cpu.ZYNQ_axi_vdma_0_0 [zynq_axi_vdma_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module cpu.ZYNQ_clk_wiz_0_0_clk_wiz
Compiling module cpu.ZYNQ_clk_wiz_0_0
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkin1_period=5.0,cl...]
Compiling architecture bufr_v of entity unisim.BUFR [\BUFR(bufr_divide="4")(1,1)(1,7)...]
Compiling architecture rtl of entity cpu.ZYNQ_gmii_to_rgmii_0_0_clocking [zynq_gmii_to_rgmii_0_0_clocking_...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture fdp_v of entity unisim.FDP [fdp_default]
Compiling architecture rtl of entity cpu.ZYNQ_gmii_to_rgmii_0_0_reset_sync [zynq_gmii_to_rgmii_0_0_reset_syn...]
Compiling architecture rtl of entity cpu.ZYNQ_gmii_to_rgmii_0_0_resets [zynq_gmii_to_rgmii_0_0_resets_de...]
Compiling architecture idelayctrl_v of entity unisim.IDELAYCTRL [\IDELAYCTRL(1,7)\]
Compiling architecture bufgctrl_v of entity unisim.BUFGCTRL [\BUFGCTRL(preselect_i0=true)(1,4...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture bufgmux_v of entity unisim.BUFGMUX [\BUFGMUX(1,4)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture bufio_v of entity unisim.BUFIO [bufio_default]
Compiling architecture idelaye2_v of entity unisim.IDELAYE2 [\IDELAYE2(idelay_value=16)(1,5)(...]
Compiling architecture iodelaye1_v of entity unisim.IODELAYE1 [\IODELAYE1(idelay_type="FIXED",i...]
Compiling architecture iddr_v of entity unisim.IDDR [\IDDR(ddr_clk_edge="SAME_EDGE_PI...]
Compiling architecture rtl of entity gmii_to_rgmii_v4_1_14.gmii_to_rgmii_core [\gmii_to_rgmii_core(c_versal_sim...]
Compiling architecture rtl of entity gmii_to_rgmii_v4_1_14.reset_sync [reset_sync_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity gmii_to_rgmii_v4_1_14.sync_block [sync_block_default]
Compiling architecture rtl of entity gmii_to_rgmii_v4_1_14.MDIO_INTERFACE [mdio_interface_default]
Compiling architecture rtl of entity gmii_to_rgmii_v4_1_14.MDIO_SPEED_DEC [mdio_speed_dec_default]
Compiling architecture rtl of entity gmii_to_rgmii_v4_1_14.MANAGEMENT [management_default]
Compiling architecture rtl of entity gmii_to_rgmii_v4_1_14.gmii_to_rgmii_gen [\gmii_to_rgmii_gen(c_rgmii_txc_o...]
Compiling architecture xilinx of entity gmii_to_rgmii_v4_1_14.gmii_to_rgmii_v4_1_14 [\gmii_to_rgmii_v4_1_14(c_rgmii_t...]
Compiling architecture block_level of entity cpu.ZYNQ_gmii_to_rgmii_0_0_block [zynq_gmii_to_rgmii_0_0_block_def...]
Compiling architecture wrapper of entity cpu.ZYNQ_gmii_to_rgmii_0_0_support [zynq_gmii_to_rgmii_0_0_support_d...]
Compiling architecture wrapper of entity cpu.ZYNQ_gmii_to_rgmii_0_0 [zynq_gmii_to_rgmii_0_0_default]
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_g...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_g...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_f...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_s...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_i...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_s...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_d...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_o...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_o...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_r...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_r...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_17.axi_vip_v1_1_17_top(C_AXI_PROTOC...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_17.axi_vip_v1_1_17_top(C_AXI_PROTOC...
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_17.axi_vip_v1_1_17_top(C_AXI_PROTOC...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_i...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_17.axi_vip_v1_1_17_top(C_AXI_PROTOC...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19(C...
Compiling module cpu.ZYNQ_processing_system7_0_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_a...
Compiling module cpu.ZYNQ_auto_pc_0
Compiling module cpu.s00_couplers_imp_191T45G
Compiling module cpu.ZYNQ_ps7_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture zynq_rst_ps7_0_200m_0_arch of entity cpu.ZYNQ_rst_ps7_0_200M_0 [zynq_rst_ps7_0_200m_0_default]
Compiling architecture zynq_rst_ps7_0_50m_0_arch of entity cpu.ZYNQ_rst_ps7_0_50M_0 [zynq_rst_ps7_0_50m_0_default]
Compiling module util_vector_logic_v2_0_4.util_vector_logic_v2_0_4_util_ve...
Compiling module cpu.ZYNQ_util_vector_logic_0_0
Compiling module cpu.ZYNQ_util_vector_logic_0_1
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module v_axi4s_vid_out_v4_0_18.v_axi4s_vid_out_v4_0_18_cdc_sing...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=10)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=6,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,CAS...
Compiling module xpm.xpm_fifo_async(CASCADE_HEIGHT=1,...
Compiling module v_axi4s_vid_out_v4_0_18.v_axi4s_vid_out_v4_0_18_fifo_asy...
Compiling module v_axi4s_vid_out_v4_0_18.v_axi4s_vid_out_v4_0_18_coupler(...
Compiling module v_axi4s_vid_out_v4_0_18.v_axi4s_vid_out_v4_0_18_sync_def...
Compiling module v_axi4s_vid_out_v4_0_18.v_axi4s_vid_out_v4_0_18_formatte...
Compiling module v_axi4s_vid_out_v4_0_18.v_axi4s_vid_out_v4_0_18(C_FAMILY...
Compiling module cpu.ZYNQ_v_axi4s_vid_out_0_0
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2,IN...
Compiling architecture rtl of entity v_tc_v6_2_8.video_ctrl [\video_ctrl(c_family="virtex5",c...]
Compiling architecture rtl of entity v_tc_v6_2_8.tc_generator [\tc_generator(c_max_pixels=4096,...]
Compiling architecture rtl of entity v_tc_v6_2_8.tc_top [\tc_top(c_detect_en=0,c_det_achr...]
Compiling architecture imp of entity v_tc_v6_2_8.v_tc [\v_tc(c_has_axi4_lite=0,c_gen_vi...]
Compiling architecture zynq_v_tc_0_0_arch of entity cpu.ZYNQ_v_tc_0_0 [zynq_v_tc_0_0_default]
Compiling module cpu.ZYNQ
Compiling module cpu.ZYNQ_wrapper
Compiling module cpu.Everything_ZYNQ_wrapper_0_0
Compiling module cpu.Everything
Compiling module cpu.Everything_wrapper
Compiling module cpu.glbl
Built simulation snapshot Everything_wrapper_behav
