Command: /home/ICer/ic_prjs/parallel_prefix/fpga/testbench/./simv -l sim.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-1_Full64; Runtime version O-2018.09-1_Full64;  Nov 21 20:53 2023
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file './tb_top.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all and +mda dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
$finish called from file "../testbench/tb_arbiter.v", line 37.
$finish at simulation time                 8000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 80000 ps
CPU Time:      0.160 seconds;       Data structure size:   0.0Mb
Tue Nov 21 20:53:24 2023
