\doxysection{APB1 Force Release Reset}
\label{group___r_c_c___a_p_b1___force___release___reset}\index{APB1 Force Release Reset@{APB1 Force Release Reset}}


Force or release APB1 peripheral reset.  


Collaboration diagram for APB1 Force Release Reset\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=338pt]{group___r_c_c___a_p_b1___force___release___reset}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR = 0x\+FFFFFFFFU)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+FORCE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR = 0x00U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+RELEASE\+\_\+\+RESET}()~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Force or release APB1 peripheral reset. 



\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___r_c_c___a_p_b1___force___release___reset_ga6f6e7048eca1abd1be132027f5b79465}} 
\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_APB1\_FORCE\_RESET@{\_\_HAL\_RCC\_APB1\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_APB1\_FORCE\_RESET@{\_\_HAL\_RCC\_APB1\_FORCE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsection{\_\_HAL\_RCC\_APB1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB1\+RSTR = 0x\+FFFFFFFFU)}



Definition at line 700 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___force___release___reset_ga9d0742ab271ace3dbe1a4e83de3d017b}} 
\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_APB1\_RELEASE\_RESET@{\_\_HAL\_RCC\_APB1\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_APB1\_RELEASE\_RESET@{\_\_HAL\_RCC\_APB1\_RELEASE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsection{\_\_HAL\_RCC\_APB1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB1\+RSTR = 0x00U)}



Definition at line 709 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___force___release___reset_ga551c171f88af86ca985db634ac9e3275}} 
\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_I2C1\_FORCE\_RESET@{\_\_HAL\_RCC\_I2C1\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_I2C1\_FORCE\_RESET@{\_\_HAL\_RCC\_I2C1\_FORCE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsection{\_\_HAL\_RCC\_I2C1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}))}



Definition at line 705 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___force___release___reset_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9}} 
\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_I2C1\_RELEASE\_RESET@{\_\_HAL\_RCC\_I2C1\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_I2C1\_RELEASE\_RESET@{\_\_HAL\_RCC\_I2C1\_RELEASE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsection{\_\_HAL\_RCC\_I2C1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}))}



Definition at line 714 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___force___release___reset_gaed404dfdc9bc032cf718b7ed17f664f0}} 
\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_I2C2\_FORCE\_RESET@{\_\_HAL\_RCC\_I2C2\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_I2C2\_FORCE\_RESET@{\_\_HAL\_RCC\_I2C2\_FORCE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsection{\_\_HAL\_RCC\_I2C2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST}))}



Definition at line 706 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___force___release___reset_ga2fa8cc909b285813af86c253ec110356}} 
\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_I2C2\_RELEASE\_RESET@{\_\_HAL\_RCC\_I2C2\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_I2C2\_RELEASE\_RESET@{\_\_HAL\_RCC\_I2C2\_RELEASE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsection{\_\_HAL\_RCC\_I2C2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST}))}



Definition at line 715 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___force___release___reset_gaf454341fae45fdfacfea2f45c07ce3e0}} 
\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_PWR\_FORCE\_RESET@{\_\_HAL\_RCC\_PWR\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_PWR\_FORCE\_RESET@{\_\_HAL\_RCC\_PWR\_FORCE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsection{\_\_HAL\_RCC\_PWR\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}))}



Definition at line 707 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___force___release___reset_gaaa5a340d38d50e508243f48bbb47dd32}} 
\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_PWR\_RELEASE\_RESET@{\_\_HAL\_RCC\_PWR\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_PWR\_RELEASE\_RESET@{\_\_HAL\_RCC\_PWR\_RELEASE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsection{\_\_HAL\_RCC\_PWR\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}))}



Definition at line 716 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___force___release___reset_ga869e4f5c1132e3dfce084099cf454c51}} 
\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_SPI2\_FORCE\_RESET@{\_\_HAL\_RCC\_SPI2\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_SPI2\_FORCE\_RESET@{\_\_HAL\_RCC\_SPI2\_FORCE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsection{\_\_HAL\_RCC\_SPI2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST}))}



Definition at line 703 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___force___release___reset_gacb910fd0c3c5a27d020ef3df20fce4c7}} 
\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_SPI2\_RELEASE\_RESET@{\_\_HAL\_RCC\_SPI2\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_SPI2\_RELEASE\_RESET@{\_\_HAL\_RCC\_SPI2\_RELEASE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsection{\_\_HAL\_RCC\_SPI2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST}))}



Definition at line 712 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___force___release___reset_ga20ca12317dd14485d79902863aad063b}} 
\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_TIM5\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM5\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_TIM5\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM5\_FORCE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsection{\_\_HAL\_RCC\_TIM5\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST}))}



Definition at line 701 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___force___release___reset_gaf7e0cde5ea8f6425d87ebf2d91e8b360}} 
\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_TIM5\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM5\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_TIM5\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM5\_RELEASE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsection{\_\_HAL\_RCC\_TIM5\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST}))}



Definition at line 710 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___force___release___reset_gab4de80173ffa0e599baab0e76d562cc3}} 
\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_USART2\_FORCE\_RESET@{\_\_HAL\_RCC\_USART2\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_USART2\_FORCE\_RESET@{\_\_HAL\_RCC\_USART2\_FORCE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsection{\_\_HAL\_RCC\_USART2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}))}



Definition at line 704 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___force___release___reset_ga8baebf28a2739de5f3c5ef72519b9499}} 
\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_USART2\_RELEASE\_RESET@{\_\_HAL\_RCC\_USART2\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_USART2\_RELEASE\_RESET@{\_\_HAL\_RCC\_USART2\_RELEASE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsection{\_\_HAL\_RCC\_USART2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}))}



Definition at line 713 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___force___release___reset_gaf60e74dcb0fdadafd6b4762aa81fc409}} 
\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_WWDG\_FORCE\_RESET@{\_\_HAL\_RCC\_WWDG\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_WWDG\_FORCE\_RESET@{\_\_HAL\_RCC\_WWDG\_FORCE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsection{\_\_HAL\_RCC\_WWDG\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB1\+RSTR $\vert$= (\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST}))}



Definition at line 702 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___force___release___reset_ga63fa37b173c2c1d9249389148f96e5f1}} 
\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_WWDG\_RELEASE\_RESET@{\_\_HAL\_RCC\_WWDG\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_WWDG\_RELEASE\_RESET@{\_\_HAL\_RCC\_WWDG\_RELEASE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsection{\_\_HAL\_RCC\_WWDG\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB1\+RSTR \&= $\sim$(\textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST}))}



Definition at line 711 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

