
o
Command: %s
53*	vivadotcl2G
3synth_design -top ov7670_top -part xc7a100tcsg324-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ñ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-347
Ü
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-349
õ
%s*synth2ã
wStarting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:01:17 . Memory (MB): peak = 233.027 ; gain = 99.855
2default:default
‡
synthesizing module '%s'638*oasys2

ov7670_top2default:default2q
[C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/ov7670_top.v2default:default2
232default:default8@Z8-638
‹
synthesizing module '%s'638*oasys2
debounce2default:default2o
YC:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/debounce.v2default:default2
232default:default8@Z8-638
ó
%done synthesizing module '%s' (%s#%s)256*oasys2
debounce2default:default2
12default:default2
12default:default2o
YC:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/debounce.v2default:default2
232default:default8@Z8-256
ÿ
synthesizing module '%s'638*oasys2
vga4442default:default2m
WC:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/vga444.v2default:default2
252default:default8@Z8-638
R
%s*synth2C
/	Parameter hRez bound to: 640 - type: integer 
2default:default
X
%s*synth2I
5	Parameter hStartSync bound to: 656 - type: integer 
2default:default
V
%s*synth2G
3	Parameter hEndSync bound to: 752 - type: integer 
2default:default
W
%s*synth2H
4	Parameter hMaxCount bound to: 800 - type: integer 
2default:default
R
%s*synth2C
/	Parameter vRez bound to: 480 - type: integer 
2default:default
X
%s*synth2I
5	Parameter vStartSync bound to: 490 - type: integer 
2default:default
V
%s*synth2G
3	Parameter vEndSync bound to: 492 - type: integer 
2default:default
W
%s*synth2H
4	Parameter vMaxCount bound to: 525 - type: integer 
2default:default
X
%s*synth2I
5	Parameter hsync_active bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter vsync_active bound to: 0 - type: integer 
2default:default
ì
%done synthesizing module '%s' (%s#%s)256*oasys2
vga4442default:default2
22default:default2
12default:default2m
WC:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/vga444.v2default:default2
252default:default8@Z8-256
ˇ
synthesizing module '%s'638*oasys2!
blk_mem_gen_02default:default2ç
wC:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/.Xil/Vivado-1180-AMANJIT/realtime/blk_mem_gen_0_stub.v2default:default2
72default:default8@Z8-638
∫
%done synthesizing module '%s' (%s#%s)256*oasys2!
blk_mem_gen_02default:default2
32default:default2
12default:default2ç
wC:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/.Xil/Vivado-1180-AMANJIT/realtime/blk_mem_gen_0_stub.v2default:default2
72default:default8@Z8-256
Ë
synthesizing module '%s'638*oasys2"
ov7670_capture2default:default2u
_C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/ov7670_capture.v2default:default2
232default:default8@Z8-638
£
%done synthesizing module '%s' (%s#%s)256*oasys2"
ov7670_capture2default:default2
42default:default2
12default:default2u
_C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/ov7670_capture.v2default:default2
232default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2!
I2C_AV_Config2default:default2t
^C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/I2C_AV_Config.v2default:default2
162default:default8@Z8-638
V
%s*synth2G
3	Parameter LUT_SIZE bound to: 193 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLK_Freq bound to: 25000000 - type: integer 
2default:default
X
%s*synth2I
5	Parameter I2C_Freq bound to: 10000 - type: integer 
2default:default
¸
synthesizing module '%s'638*oasys2,
I2C_OV7670_RGB444_Config2default:default2
iC:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/I2C_OV7670_RGB444_Config.v2default:default2
172default:default8@Z8-638
U
%s*synth2F
2	Parameter Read_DATA bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SET_OV7670 bound to: 2 - type: integer 
2default:default
∑
%done synthesizing module '%s' (%s#%s)256*oasys2,
I2C_OV7670_RGB444_Config2default:default2
52default:default2
12default:default2
iC:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/I2C_OV7670_RGB444_Config.v2default:default2
172default:default8@Z8-256
Ë
synthesizing module '%s'638*oasys2"
I2C_Controller2default:default2u
_C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/I2C_Controller.v2default:default2
162default:default8@Z8-638
£
%done synthesizing module '%s' (%s#%s)256*oasys2"
I2C_Controller2default:default2
62default:default2
12default:default2u
_C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/I2C_Controller.v2default:default2
162default:default8@Z8-256
Ÿ
-case statement is not full and has no default155*oasys2t
^C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/I2C_AV_Config.v2default:default2
1032default:default8@Z8-155
°
%done synthesizing module '%s' (%s#%s)256*oasys2!
I2C_AV_Config2default:default2
72default:default2
12default:default2t
^C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/I2C_AV_Config.v2default:default2
162default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2
	clk_wiz_02default:default2â
sC:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/.Xil/Vivado-1180-AMANJIT/realtime/clk_wiz_0_stub.v2default:default2
62default:default8@Z8-638
≤
%done synthesizing module '%s' (%s#%s)256*oasys2
	clk_wiz_02default:default2
82default:default2
12default:default2â
sC:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/.Xil/Vivado-1180-AMANJIT/realtime/clk_wiz_0_stub.v2default:default2
62default:default8@Z8-256
õ
%done synthesizing module '%s' (%s#%s)256*oasys2

ov7670_top2default:default2
92default:default2
12default:default2q
[C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/ov7670_top.v2default:default2
232default:default8@Z8-256
ó
+design %s has port %s driven by constant %s3447*oasys2

ov7670_top2default:default2
LED[3]2default:default2
02default:defaultZ8-3917
ó
+design %s has port %s driven by constant %s3447*oasys2

ov7670_top2default:default2
LED[2]2default:default2
02default:defaultZ8-3917
ó
+design %s has port %s driven by constant %s3447*oasys2

ov7670_top2default:default2
LED[1]2default:default2
02default:defaultZ8-3917
ï
+design %s has port %s driven by constant %s3447*oasys2

ov7670_top2default:default2
pwdn2default:default2
02default:defaultZ8-3917
ñ
+design %s has port %s driven by constant %s3447*oasys2

ov7670_top2default:default2
reset2default:default2
12default:defaultZ8-3917
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:01:20 . Memory (MB): peak = 265.801 ; gain = 132.629
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
õ
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
ú
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
ò
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
ò
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
5

Processing XDC Constraints
244*projectZ1-262
Ï
$Parsing XDC File [%s] for cell '%s'
848*designutils2ä
vC:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/.Xil/Vivado-1180-AMANJIT/dcp/clk_wiz_0_in_context.xdc2default:default2
u_clock2default:defaultZ20-848
ı
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ä
vC:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/.Xil/Vivado-1180-AMANJIT/dcp/clk_wiz_0_in_context.xdc2default:default2
u_clock2default:defaultZ20-847
™
Parsing XDC File [%s]
179*designutils2t
`C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/constrs_1/imports/src/nexys4_ov7670.xdc2default:defaultZ20-179
≥
Finished Parsing XDC File [%s]
178*designutils2t
`C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/constrs_1/imports/src/nexys4_ov7670.xdc2default:defaultZ20-178
ö
Parsing XDC File [%s]
179*designutils2d
PC:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/dont_buffer.xdc2default:defaultZ20-179
£
Finished Parsing XDC File [%s]
178*designutils2d
PC:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/dont_buffer.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 477.148 ; gain = 343.977
2default:default
µ
%s*synth2•
êFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:51 . Memory (MB): peak = 477.148 ; gain = 343.977
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:51 . Memory (MB): peak = 477.148 ; gain = 343.977
2default:default
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               17 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 20    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     17 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  59 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 47    
2default:default
Q
%s*synth2B
.	  59 Input      1 Bit        Muxes := 14    
2default:default
Q
%s*synth2B
.	  41 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 5     
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
6
%s*synth2'
Module ov7670_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
Module debounce 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
2
%s*synth2#
Module vga444 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
:
%s*synth2+
Module ov7670_capture 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               17 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     17 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 2     
2default:default
D
%s*synth25
!Module I2C_OV7670_RGB444_Config 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module I2C_Controller 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  59 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 41    
2default:default
Q
%s*synth2B
.	  41 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	  59 Input      1 Bit        Muxes := 14    
2default:default
9
%s*synth2*
Module I2C_AV_Config 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 5     
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
2default:default
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\capture/we_reg 2default:default2

ov7670_top2default:defaultZ8-3332
ª
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\IIC/u_I2C_Controller/I2C_RDATA_reg[7] 2default:default2

ov7670_top2default:defaultZ8-3332
ª
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\IIC/u_I2C_Controller/I2C_RDATA_reg[6] 2default:default2

ov7670_top2default:defaultZ8-3332
ª
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\IIC/u_I2C_Controller/I2C_RDATA_reg[5] 2default:default2

ov7670_top2default:defaultZ8-3332
ª
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\IIC/u_I2C_Controller/I2C_RDATA_reg[4] 2default:default2

ov7670_top2default:defaultZ8-3332
ª
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\IIC/u_I2C_Controller/I2C_RDATA_reg[3] 2default:default2

ov7670_top2default:defaultZ8-3332
ª
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\IIC/u_I2C_Controller/I2C_RDATA_reg[2] 2default:default2

ov7670_top2default:defaultZ8-3332
ª
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\IIC/u_I2C_Controller/I2C_RDATA_reg[1] 2default:default2

ov7670_top2default:defaultZ8-3332
ª
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2;
'\IIC/u_I2C_Controller/I2C_RDATA_reg[0] 2default:default2

ov7670_top2default:defaultZ8-3332
ó
+design %s has port %s driven by constant %s3447*oasys2

ov7670_top2default:default2
LED[3]2default:default2
02default:defaultZ8-3917
ó
+design %s has port %s driven by constant %s3447*oasys2

ov7670_top2default:default2
LED[2]2default:default2
02default:defaultZ8-3917
ó
+design %s has port %s driven by constant %s3447*oasys2

ov7670_top2default:default2
LED[1]2default:default2
02default:defaultZ8-3917
ï
+design %s has port %s driven by constant %s3447*oasys2

ov7670_top2default:default2
pwdn2default:default2
02default:defaultZ8-3917
ñ
+design %s has port %s driven by constant %s3447*oasys2

ov7670_top2default:default2
reset2default:default2
12default:defaultZ8-3917
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:02:23 . Memory (MB): peak = 565.383 ; gain = 432.211
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default23
i_16/\IIC/mI2C_CLK_DIV_reg[14] 2default:defaultZ8-3333
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\IIC/mI2C_CLK_DIV_reg[13] 2default:default2

ov7670_top2default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\IIC/mI2C_CLK_DIV_reg[14] 2default:default2

ov7670_top2default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\IIC/mI2C_CLK_DIV_reg[15] 2default:default2

ov7670_top2default:defaultZ8-3332
û
%s*synth2é
zFinished Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:02:24 . Memory (MB): peak = 575.711 ; gain = 442.539
2default:default
{
%s*synth2l
XINFO: Moved 2 constraints on hierarchical pins to their respective driving/loading pins
2default:default
≠
%s*synth2ù
àFinished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:02:25 . Memory (MB): peak = 575.711 ; gain = 442.539
2default:default
†
%s*synth2ê
|Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:02:25 . Memory (MB): peak = 575.711 ; gain = 442.539
2default:default
ü
%s*synth2è
{Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:02:26 . Memory (MB): peak = 575.711 ; gain = 442.539
2default:default
ô
%s*synth2â
uFinished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:02:27 . Memory (MB): peak = 575.711 ; gain = 442.539
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
™
%s*synth2ö
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:02:27 . Memory (MB): peak = 575.711 ; gain = 442.539
2default:default
ß
%s*synth2ó
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:02:27 . Memory (MB): peak = 575.711 ; gain = 442.539
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
F
%s*synth27
#+------+--------------+----------+
2default:default
F
%s*synth27
#|      |BlackBox name |Instances |
2default:default
F
%s*synth27
#+------+--------------+----------+
2default:default
F
%s*synth27
#|1     |blk_mem_gen_0 |         1|
2default:default
F
%s*synth27
#|2     |clk_wiz_0     |         1|
2default:default
F
%s*synth27
#+------+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
B
%s*synth23
+------+--------------+------+
2default:default
B
%s*synth23
|      |Cell          |Count |
2default:default
B
%s*synth23
+------+--------------+------+
2default:default
B
%s*synth23
|1     |blk_mem_gen_0 |     1|
2default:default
B
%s*synth23
|2     |clk_wiz_0     |     1|
2default:default
B
%s*synth23
|3     |CARRY4        |    19|
2default:default
B
%s*synth23
|4     |INV           |     1|
2default:default
B
%s*synth23
|5     |LUT1          |    63|
2default:default
B
%s*synth23
|6     |LUT2          |    30|
2default:default
B
%s*synth23
|7     |LUT3          |    16|
2default:default
B
%s*synth23
|8     |LUT4          |    14|
2default:default
B
%s*synth23
|9     |LUT5          |    21|
2default:default
B
%s*synth23
|10    |LUT6          |   123|
2default:default
B
%s*synth23
|11    |MUXF7         |     8|
2default:default
B
%s*synth23
|12    |FDCE          |    44|
2default:default
B
%s*synth23
|13    |FDPE          |     8|
2default:default
B
%s*synth23
|14    |FDRE          |   145|
2default:default
B
%s*synth23
|15    |IBUF          |    11|
2default:default
B
%s*synth23
|16    |IOBUF         |     1|
2default:default
B
%s*synth23
|17    |OBUF          |    20|
2default:default
B
%s*synth23
+------+--------------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
m
%s*synth2^
J+------+-------------------------------+-------------------------+------+
2default:default
m
%s*synth2^
J|      |Instance                       |Module                   |Cells |
2default:default
m
%s*synth2^
J+------+-------------------------------+-------------------------+------+
2default:default
m
%s*synth2^
J|1     |top                            |                         |   542|
2default:default
m
%s*synth2^
J|2     |  IIC                          |I2C_AV_Config            |   222|
2default:default
m
%s*synth2^
J|3     |    u_I2C_Controller           |I2C_Controller           |   141|
2default:default
m
%s*synth2^
J|4     |    u_I2C_OV7725_RGB444_Config |I2C_OV7670_RGB444_Config |     9|
2default:default
m
%s*synth2^
J|5     |  Inst_vga                     |vga444                   |   109|
2default:default
m
%s*synth2^
J|6     |  btn_debounce                 |debounce                 |    61|
2default:default
m
%s*synth2^
J|7     |  capture                      |ov7670_capture           |    99|
2default:default
m
%s*synth2^
J+------+-------------------------------+-------------------------+------+
2default:default
¶
%s*synth2ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:02:27 . Memory (MB): peak = 575.711 ; gain = 442.539
2default:default
j
%s*synth2[
GSynthesis finished with 0 errors, 0 critical warnings and 17 warnings.
2default:default
£
%s*synth2ì
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:02:27 . Memory (MB): peak = 575.711 ; gain = 442.539
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
122default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
√
!Unisim Transformation Summary:
%s111*project2Ü
r  A total of 2 instances were transformed.
  INV => LUT1: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
æ
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
292default:default2
222default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:01:112default:default2
00:02:242default:default2
575.7112default:default2
389.3552default:defaultZ17-268

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 575.711 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Sat Feb 21 11:09:29 20152default:defaultZ17-206