\doxysection{stm32g0xx\+\_\+ll\+\_\+tim.\+h}
\label{stm32g0xx__ll__tim_8h_source}\index{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_ll\_tim.h@{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_ll\_tim.h}}
\textbf{ Go to the documentation of this file.}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32G0xx\_LL\_TIM\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ \_\_STM32G0xx\_LL\_TIM\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}stm32g0xx.h"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#if\ defined\ (TIM1)\ ||\ defined\ (TIM2)\ ||\ defined\ (TIM3)\ ||\ defined\ (TIM4)\ ||\ \ defined\ (TIM14)\ ||\ \ defined\ (TIM15)\ ||\ defined\ (TIM16)\ ||\ defined\ (TIM17)\ ||\ defined\ (TIM6)\ ||\ defined\ (TIM7)}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00045\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ OFFSET\_TAB\_CCMRx[]\ =}
\DoxyCodeLine{00046\ \{}
\DoxyCodeLine{00047\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 0:\ TIMx\_CH1\ \ */}}
\DoxyCodeLine{00048\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 1:\ TIMx\_CH1N\ */}}
\DoxyCodeLine{00049\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 2:\ TIMx\_CH2\ \ */}}
\DoxyCodeLine{00050\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 3:\ TIMx\_CH2N\ */}}
\DoxyCodeLine{00051\ \ \ 0x04U,\ \ \ \textcolor{comment}{/*\ 4:\ TIMx\_CH3\ \ */}}
\DoxyCodeLine{00052\ \ \ 0x04U,\ \ \ \textcolor{comment}{/*\ 5:\ TIMx\_CH3N\ */}}
\DoxyCodeLine{00053\ \ \ 0x04U,\ \ \ \textcolor{comment}{/*\ 6:\ TIMx\_CH4\ \ */}}
\DoxyCodeLine{00054\ \ \ 0x3CU,\ \ \ \textcolor{comment}{/*\ 7:\ TIMx\_CH5\ \ */}}
\DoxyCodeLine{00055\ \ \ 0x3CU\ \ \ \ \textcolor{comment}{/*\ 8:\ TIMx\_CH6\ \ */}}
\DoxyCodeLine{00056\ \};}
\DoxyCodeLine{00057\ }
\DoxyCodeLine{00058\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_OCxx[]\ =}
\DoxyCodeLine{00059\ \{}
\DoxyCodeLine{00060\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ OC1M,\ OC1FE,\ OC1PE\ */}}
\DoxyCodeLine{00061\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ -\/\ NA\ */}}
\DoxyCodeLine{00062\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ OC2M,\ OC2FE,\ OC2PE\ */}}
\DoxyCodeLine{00063\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ -\/\ NA\ */}}
\DoxyCodeLine{00064\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ OC3M,\ OC3FE,\ OC3PE\ */}}
\DoxyCodeLine{00065\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ -\/\ NA\ */}}
\DoxyCodeLine{00066\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ OC4M,\ OC4FE,\ OC4PE\ */}}
\DoxyCodeLine{00067\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 7:\ OC5M,\ OC5FE,\ OC5PE\ */}}
\DoxyCodeLine{00068\ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 8:\ OC6M,\ OC6FE,\ OC6PE\ */}}
\DoxyCodeLine{00069\ \};}
\DoxyCodeLine{00070\ }
\DoxyCodeLine{00071\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_ICxx[]\ =}
\DoxyCodeLine{00072\ \{}
\DoxyCodeLine{00073\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ CC1S,\ IC1PSC,\ IC1F\ */}}
\DoxyCodeLine{00074\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ -\/\ NA\ */}}
\DoxyCodeLine{00075\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ CC2S,\ IC2PSC,\ IC2F\ */}}
\DoxyCodeLine{00076\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ -\/\ NA\ */}}
\DoxyCodeLine{00077\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ CC3S,\ IC3PSC,\ IC3F\ */}}
\DoxyCodeLine{00078\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ -\/\ NA\ */}}
\DoxyCodeLine{00079\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ CC4S,\ IC4PSC,\ IC4F\ */}}
\DoxyCodeLine{00080\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 7:\ -\/\ NA\ */}}
\DoxyCodeLine{00081\ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 8:\ -\/\ NA\ */}}
\DoxyCodeLine{00082\ \};}
\DoxyCodeLine{00083\ }
\DoxyCodeLine{00084\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_CCxP[]\ =}
\DoxyCodeLine{00085\ \{}
\DoxyCodeLine{00086\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ CC1P\ */}}
\DoxyCodeLine{00087\ \ \ 2U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ CC1NP\ */}}
\DoxyCodeLine{00088\ \ \ 4U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ CC2P\ */}}
\DoxyCodeLine{00089\ \ \ 6U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ CC2NP\ */}}
\DoxyCodeLine{00090\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ CC3P\ */}}
\DoxyCodeLine{00091\ \ \ 10U,\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ CC3NP\ */}}
\DoxyCodeLine{00092\ \ \ 12U,\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ CC4P\ */}}
\DoxyCodeLine{00093\ \ \ 16U,\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 7:\ CC5P\ */}}
\DoxyCodeLine{00094\ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 8:\ CC6P\ */}}
\DoxyCodeLine{00095\ \};}
\DoxyCodeLine{00096\ }
\DoxyCodeLine{00097\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_OISx[]\ =}
\DoxyCodeLine{00098\ \{}
\DoxyCodeLine{00099\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ OIS1\ */}}
\DoxyCodeLine{00100\ \ \ 1U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ OIS1N\ */}}
\DoxyCodeLine{00101\ \ \ 2U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ OIS2\ */}}
\DoxyCodeLine{00102\ \ \ 3U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ OIS2N\ */}}
\DoxyCodeLine{00103\ \ \ 4U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ OIS3\ */}}
\DoxyCodeLine{00104\ \ \ 5U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ OIS3N\ */}}
\DoxyCodeLine{00105\ \ \ 6U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ OIS4\ */}}
\DoxyCodeLine{00106\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 7:\ OIS5\ */}}
\DoxyCodeLine{00107\ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 8:\ OIS6\ */}}
\DoxyCodeLine{00108\ \};}
\DoxyCodeLine{00113\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00118\ \textcolor{comment}{/*\ Defines\ used\ for\ the\ bit\ position\ in\ the\ register\ and\ perform\ offsets\ */}}
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\#if\ defined(COMP3)}}
\DoxyCodeLine{00120\ \textcolor{preprocessor}{\#define\ TIM\_POSITION\_BRK\_SOURCE\ \(\backslash\)}}
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\ \ ((Source\ ==\ LL\_TIM\_BKIN\_SOURCE\_BKIN)\ \ \ \ ?\ 0U\ :\(\backslash\)}}
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\ \ \ (Source\ ==\ LL\_TIM\_BKIN\_SOURCE\_BKCOMP1)\ ?\ 1U\ :\(\backslash\)}}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\ \ \ (Source\ ==\ LL\_TIM\_BKIN\_SOURCE\_BKCOMP2)\ ?\ 2U\ :3U)}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\#define\ TIM\_POSITION\_BRK\_SOURCE\ \ \ \ \ \ \ \ \ \ \ \ ((Source\ >>\ 1U)\ \&\ 0x1FUL)}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00127\ }
\DoxyCodeLine{00128\ \textcolor{comment}{/*\ Generic\ bit\ definitions\ for\ TIMx\_AF1\ register\ */}}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#define\ TIMx\_AF1\_BKINP\ \ \ \ \ TIM1\_AF1\_BKINP\ \ \ \ \ }}
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\#define\ TIMx\_AF1\_ETRSEL\ \ \ \ TIM1\_AF1\_ETRSEL\ \ \ \ }}
\DoxyCodeLine{00133\ \textcolor{comment}{/*\ Mask\ used\ to\ set\ the\ TDG[x:0]\ of\ the\ DTG\ bits\ of\ the\ TIMx\_BDTR\ register\ */}}
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_1\ ((uint8\_t)0x7F)}}
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_2\ ((uint8\_t)0x3F)}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_3\ ((uint8\_t)0x1F)}}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_4\ ((uint8\_t)0x1F)}}
\DoxyCodeLine{00138\ }
\DoxyCodeLine{00139\ \textcolor{comment}{/*\ Mask\ used\ to\ set\ the\ DTG[7:5]\ bits\ of\ the\ DTG\ bits\ of\ the\ TIMx\_BDTR\ register\ */}}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_1\ ((uint8\_t)0x00)}}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_2\ ((uint8\_t)0x80)}}
\DoxyCodeLine{00142\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_3\ ((uint8\_t)0xC0)}}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_4\ ((uint8\_t)0xE0)}}
\DoxyCodeLine{00144\ }
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#define\ OCREF\_CLEAR\_SELECT\_Pos\ (16U)}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#define\ OCREF\_CLEAR\_SELECT\_Msk\ (0x1U\ <<\ OCREF\_CLEAR\_SELECT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00158\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\#define\ TIM\_GET\_CHANNEL\_INDEX(\ \_\_CHANNEL\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH1)\ ?\ 0U\ :\(\backslash\)}}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH1N)\ ?\ 1U\ :\(\backslash\)}}
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH2)\ ?\ 2U\ :\(\backslash\)}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH2N)\ ?\ 3U\ :\(\backslash\)}}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH3)\ ?\ 4U\ :\(\backslash\)}}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH3N)\ ?\ 5U\ :\(\backslash\)}}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH4)\ ?\ 6U\ :\(\backslash\)}}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH5)\ ?\ 7U\ :\ 8U)}}
\DoxyCodeLine{00184\ }
\DoxyCodeLine{00193\ \textcolor{preprocessor}{\#define\ TIM\_CALC\_DTS(\_\_TIMCLK\_\_,\ \_\_CKD\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\ \ (((\_\_CKD\_\_)\ ==\ LL\_TIM\_CLOCKDIVISION\_DIV1)\ ?\ ((uint64\_t)1000000000000U/(\_\_TIMCLK\_\_))\ \ \ \ \ \ \ \ \ :\ \(\backslash\)}}
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\ \ \ ((\_\_CKD\_\_)\ ==\ LL\_TIM\_CLOCKDIVISION\_DIV2)\ ?\ ((uint64\_t)1000000000000U/((\_\_TIMCLK\_\_)\ >>\ 1U))\ :\ \(\backslash\)}}
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\ \ \ ((uint64\_t)1000000000000U/((\_\_TIMCLK\_\_)\ >>\ 2U)))}}
\DoxyCodeLine{00202\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00211\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00212\ \{}
\DoxyCodeLine{00213\ \ \ uint16\_t\ Prescaler;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00219\ \ \ uint32\_t\ CounterMode;\ \ \ \ \ \ \ }
\DoxyCodeLine{00225\ \ \ uint32\_t\ Autoreload;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00234\ \ \ uint32\_t\ ClockDivision;\ \ \ \ \ }
\DoxyCodeLine{00240\ \ \ uint32\_t\ RepetitionCounter;\ \ }
\DoxyCodeLine{00253\ \}\ LL\_TIM\_InitTypeDef;}
\DoxyCodeLine{00254\ }
\DoxyCodeLine{00258\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00259\ \{}
\DoxyCodeLine{00260\ \ \ uint32\_t\ OCMode;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00266\ \ \ uint32\_t\ OCState;\ \ \ \ \ \ \ }
\DoxyCodeLine{00272\ \ \ uint32\_t\ OCNState;\ \ \ \ \ \ }
\DoxyCodeLine{00278\ \ \ uint32\_t\ CompareValue;\ \ }
\DoxyCodeLine{00284\ \ \ uint32\_t\ OCPolarity;\ \ \ \ }
\DoxyCodeLine{00290\ \ \ uint32\_t\ OCNPolarity;\ \ \ }
\DoxyCodeLine{00297\ \ \ uint32\_t\ OCIdleState;\ \ \ }
\DoxyCodeLine{00303\ \ \ uint32\_t\ OCNIdleState;\ \ }
\DoxyCodeLine{00308\ \}\ LL\_TIM\_OC\_InitTypeDef;}
\DoxyCodeLine{00309\ }
\DoxyCodeLine{00314\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00315\ \{}
\DoxyCodeLine{00316\ }
\DoxyCodeLine{00317\ \ \ uint32\_t\ ICPolarity;\ \ \ \ }
\DoxyCodeLine{00323\ \ \ uint32\_t\ ICActiveInput;\ }
\DoxyCodeLine{00329\ \ \ uint32\_t\ ICPrescaler;\ \ \ }
\DoxyCodeLine{00335\ \ \ uint32\_t\ ICFilter;\ \ \ \ \ \ }
\DoxyCodeLine{00340\ \}\ LL\_TIM\_IC\_InitTypeDef;}
\DoxyCodeLine{00341\ }
\DoxyCodeLine{00342\ }
\DoxyCodeLine{00346\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00347\ \{}
\DoxyCodeLine{00348\ \ \ uint32\_t\ EncoderMode;\ \ \ \ \ }
\DoxyCodeLine{00354\ \ \ uint32\_t\ IC1Polarity;\ \ \ \ \ }
\DoxyCodeLine{00360\ \ \ uint32\_t\ IC1ActiveInput;\ \ }
\DoxyCodeLine{00366\ \ \ uint32\_t\ IC1Prescaler;\ \ \ \ }
\DoxyCodeLine{00372\ \ \ uint32\_t\ IC1Filter;\ \ \ \ \ \ \ }
\DoxyCodeLine{00378\ \ \ uint32\_t\ IC2Polarity;\ \ \ \ \ \ }
\DoxyCodeLine{00384\ \ \ uint32\_t\ IC2ActiveInput;\ \ }
\DoxyCodeLine{00390\ \ \ uint32\_t\ IC2Prescaler;\ \ \ \ }
\DoxyCodeLine{00396\ \ \ uint32\_t\ IC2Filter;\ \ \ \ \ \ \ }
\DoxyCodeLine{00402\ \}\ LL\_TIM\_ENCODER\_InitTypeDef;}
\DoxyCodeLine{00403\ }
\DoxyCodeLine{00407\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00408\ \{}
\DoxyCodeLine{00409\ }
\DoxyCodeLine{00410\ \ \ uint32\_t\ IC1Polarity;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00416\ \ \ uint32\_t\ IC1Prescaler;\ \ \ \ \ \ \ }
\DoxyCodeLine{00424\ \ \ uint32\_t\ IC1Filter;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00431\ \ \ uint32\_t\ CommutationDelay;\ \ \ }
\DoxyCodeLine{00438\ \}\ LL\_TIM\_HALLSENSOR\_InitTypeDef;}
\DoxyCodeLine{00439\ }
\DoxyCodeLine{00443\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00444\ \{}
\DoxyCodeLine{00445\ \ \ uint32\_t\ OSSRState;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00454\ \ \ uint32\_t\ OSSIState;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00463\ \ \ uint32\_t\ LockLevel;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00469\ \ \ uint8\_t\ DeadTime;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00479\ \ \ uint16\_t\ BreakState;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00488\ \ \ uint32\_t\ BreakPolarity;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00497\ \ \ uint32\_t\ BreakFilter;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00506\ \ \ uint32\_t\ BreakAFMode;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00517\ \ \ uint32\_t\ Break2State;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00526\ \ \ uint32\_t\ Break2Polarity;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00535\ \ \ uint32\_t\ Break2Filter;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00544\ \ \ uint32\_t\ Break2AFMode;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00555\ \ \ uint32\_t\ AutomaticOutput;\ \ \ \ \ \ }
\DoxyCodeLine{00563\ \}\ LL\_TIM\_BDTR\_InitTypeDef;}
\DoxyCodeLine{00564\ }
\DoxyCodeLine{00568\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00569\ }
\DoxyCodeLine{00570\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00579\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00580\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00581\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00582\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00583\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00584\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC5IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC5IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00585\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC6IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC6IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00586\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00587\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00588\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00589\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_B2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_B2IF\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00590\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00591\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00592\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00593\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00594\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_SBIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_SBIF\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00599\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00603\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00604\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKE\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00612\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00613\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2E\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00621\ \textcolor{preprocessor}{\#define\ LL\_TIM\_AUTOMATICOUTPUT\_DISABLE\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00622\ \textcolor{preprocessor}{\#define\ LL\_TIM\_AUTOMATICOUTPUT\_ENABLE\ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_AOE\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00626\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00627\ }
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC1IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1IE\ \ \ \ \ \ \ }}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC2IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2IE\ \ \ \ \ \ \ }}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC3IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3IE\ \ \ \ \ \ \ }}
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC4IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4IE\ \ \ \ \ \ \ }}
\DoxyCodeLine{00637\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_COMIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMIE\ \ \ \ \ \ \ }}
\DoxyCodeLine{00638\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00639\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00647\ \textcolor{preprocessor}{\#define\ LL\_TIM\_UPDATESOURCE\_REGULAR\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00648\ \textcolor{preprocessor}{\#define\ LL\_TIM\_UPDATESOURCE\_COUNTER\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_URS\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ONEPULSEMODE\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_OPM\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00657\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ONEPULSEMODE\_REPETITIVE\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_DOWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_CENTER\_DOWN\ \ \ \ \ \ \ \ \ TIM\_CR1\_CMS\_0\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00668\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_CENTER\_UP\ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CMS\_1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00669\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_CENTER\_UP\_DOWN\ \ \ \ \ \ TIM\_CR1\_CMS\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00677\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKDIVISION\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00678\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKDIVISION\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_0\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00679\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKDIVISION\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERDIRECTION\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERDIRECTION\_DOWN\ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00696\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCUPDATESOURCE\_COMG\_ONLY\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00697\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCUPDATESOURCE\_COMG\_AND\_TRGI\ \ \ \ TIM\_CR2\_CCUS\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00705\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCDMAREQUEST\_CC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00706\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCDMAREQUEST\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCDS\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_0\ \ \ \ \ \ }}
\DoxyCodeLine{00716\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_1\ \ \ \ \ \ }}
\DoxyCodeLine{00717\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00725\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\ \ \ \ \ }}
\DoxyCodeLine{00726\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH1N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NE\ \ \ \ }}
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2E\ \ \ \ \ }}
\DoxyCodeLine{00728\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH2N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NE\ \ \ \ }}
\DoxyCodeLine{00729\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3E\ \ \ \ \ }}
\DoxyCodeLine{00730\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH3N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NE\ \ \ \ }}
\DoxyCodeLine{00731\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4E\ \ \ \ \ }}
\DoxyCodeLine{00732\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC5E\ \ \ \ \ }}
\DoxyCodeLine{00733\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC6E\ \ \ \ \ }}
\DoxyCodeLine{00738\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00742\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCSTATE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00743\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCSTATE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00747\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00748\ }
\DoxyCodeLine{00752\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_FROZEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00753\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00754\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_INACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00755\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_TOGGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00756\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_FORCED\_INACTIVE\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00757\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_FORCED\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00758\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_PWM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00759\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_PWM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_0)\ }}
\DoxyCodeLine{00760\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_RETRIG\_OPM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00761\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_RETRIG\_OPM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_COMBINED\_PWM1\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00763\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_COMBINED\_PWM2\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_0\ |\ TIM\_CCMR1\_OC1M\_2)\ }}
\DoxyCodeLine{00764\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_ASSYMETRIC\_PWM1\ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_2)\ }}
\DoxyCodeLine{00765\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_ASSYMETRIC\_PWM2\ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00773\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCPOLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00774\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCPOLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00782\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCIDLESTATE\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCIDLESTATE\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00791\ \textcolor{preprocessor}{\#define\ LL\_TIM\_GROUPCH5\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00792\ \textcolor{preprocessor}{\#define\ LL\_TIM\_GROUPCH5\_OC1REFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00793\ \textcolor{preprocessor}{\#define\ LL\_TIM\_GROUPCH5\_OC2REFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C2\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00794\ \textcolor{preprocessor}{\#define\ LL\_TIM\_GROUPCH5\_OC3REFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C3\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00802\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ACTIVEINPUT\_DIRECTTI\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\_0\ <<\ 16U)\ }}
\DoxyCodeLine{00803\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ACTIVEINPUT\_INDIRECTTI\ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\_1\ <<\ 16U)\ }}
\DoxyCodeLine{00804\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ACTIVEINPUT\_TRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\ <<\ 16U)\ \ \ }}
\DoxyCodeLine{00812\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00813\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\_0\ <<\ 16U)\ \ \ \ }}
\DoxyCodeLine{00814\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\_1\ <<\ 16U)\ \ \ \ }}
\DoxyCodeLine{00815\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\ <<\ 16U)\ \ \ \ \ \ }}
\DoxyCodeLine{00823\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00824\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\_N2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_0\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\_N4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_1\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00826\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_1\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00827\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV2\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_2\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00828\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV2\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00829\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV4\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_1)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00830\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV4\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_1\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ }}
\DoxyCodeLine{00831\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV8\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_3\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00832\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV8\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00833\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV16\_N5\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_1)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00834\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV16\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_1\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ }}
\DoxyCodeLine{00835\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV16\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_2)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00836\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV32\_N5\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ }}
\DoxyCodeLine{00837\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV32\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_1)\ <<\ 16U)\ \ }}
\DoxyCodeLine{00838\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV32\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00846\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_POLARITY\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00847\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_POLARITY\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_POLARITY\_BOTHEDGE\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCER\_CC1P\ |\ TIM\_CCER\_CC1NP)\ }}
\DoxyCodeLine{00856\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKSOURCE\_INTERNAL\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00857\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKSOURCE\_EXT\_MODE1\ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ \ \ }}
\DoxyCodeLine{00858\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKSOURCE\_EXT\_MODE2\ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ECE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00866\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X2\_TI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X2\_TI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00868\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X4\_TI12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00876\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00877\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00878\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00879\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_1\ |\ TIM\_CR2\_MMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00880\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC1REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00881\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC2REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00882\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC3REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00883\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC4REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_1\ |\ TIM\_CR2\_MMS\_0)\ }}
\DoxyCodeLine{00891\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00892\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00893\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00894\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_CC1F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00895\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00896\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00898\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00899\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00901\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC4\_RISINGFALLING\ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00902\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC6\_RISINGFALLING\ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00903\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC4\_RISING\_OC6\_RISING\ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC4\_RISING\_OC6\_FALLING\ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00905\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC5\_RISING\_OC6\_RISING\ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2\ |TIM\_CR2\_MMS2\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00906\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC5\_RISING\_OC6\_FALLING\ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ }}
\DoxyCodeLine{00914\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00916\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_GATED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_0)\ \ \ }}
\DoxyCodeLine{00917\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1)\ \ \ }}
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_COMBINED\_RESETTRIGGER\ TIM\_SMCR\_SMS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00926\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\#if\ defined(USB\_BASE)}}
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_3\ |\ TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00932\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_BASE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_TI1F\_ED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00934\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_TI1FP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00935\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_TI2FP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00936\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ETRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00944\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_POLARITY\_NONINVERTED\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_POLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETP\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00953\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00954\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_0\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00955\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_1\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00964\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00965\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\_N2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00966\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\_N4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00967\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_1\ |\ TIM\_SMCR\_ETF\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00968\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV2\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00969\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV2\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00970\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV4\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV4\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_1\ |\ TIM\_SMCR\_ETF\_0)\ \ \ }}
\DoxyCodeLine{00972\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV8\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00973\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV8\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00974\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV16\_N5\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00975\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV16\_N6\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_1\ |\ TIM\_SMCR\_ETF\_0)\ \ \ }}
\DoxyCodeLine{00976\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV16\_N8\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00977\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV32\_N5\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_0)\ \ \ }}
\DoxyCodeLine{00978\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV32\_N6\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_1)\ \ \ }}
\DoxyCodeLine{00979\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV32\_N8\ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00987\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETRSOURCE\_GPIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00988\ \textcolor{preprocessor}{\#if\ defined(COMP1)\ \&\&\ defined(COMP2)}}
\DoxyCodeLine{00989\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETRSOURCE\_COMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00990\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETRSOURCE\_COMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00991\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP1\ \&\&\ COMP2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00992\ \textcolor{preprocessor}{\#if\ defined(COMP3)}}
\DoxyCodeLine{00993\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETRSOURCE\_COMP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_1)\ }}
\DoxyCodeLine{00994\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00995\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETRSOURCE\_ADC1\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ }}
\DoxyCodeLine{00996\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETRSOURCE\_ADC1\_AWD2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00997\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETRSOURCE\_ADC1\_AWD3\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_0)\ }}
\DoxyCodeLine{00998\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETRSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_1\ |\ TIM1\_AF1\_ETRSEL\_0)\ }}
\DoxyCodeLine{00999\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETRSOURCE\_MCO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01000\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETRSOURCE\_MCO2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM1\_AF1\_ETRSEL\_2\ |\ TIM1\_AF1\_ETRSEL\_0)\ }}
\DoxyCodeLine{01008\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01009\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ }}
\DoxyCodeLine{01018\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV1\_N2\ \ \ \ \ \ \ \ \ \ \ 0x00010000U\ \ \ }}
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV1\_N4\ \ \ \ \ \ \ \ \ \ \ 0x00020000U\ \ \ }}
\DoxyCodeLine{01020\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV1\_N8\ \ \ \ \ \ \ \ \ \ \ 0x00030000U\ \ \ }}
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV2\_N6\ \ \ \ \ \ \ \ \ \ \ 0x00040000U\ \ \ }}
\DoxyCodeLine{01022\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV2\_N8\ \ \ \ \ \ \ \ \ \ \ 0x00050000U\ \ \ }}
\DoxyCodeLine{01023\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV4\_N6\ \ \ \ \ \ \ \ \ \ \ 0x00060000U\ \ \ }}
\DoxyCodeLine{01024\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV4\_N8\ \ \ \ \ \ \ \ \ \ \ 0x00070000U\ \ \ }}
\DoxyCodeLine{01025\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV8\_N6\ \ \ \ \ \ \ \ \ \ \ 0x00080000U\ \ \ }}
\DoxyCodeLine{01026\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV8\_N8\ \ \ \ \ \ \ \ \ \ \ 0x00090000U\ \ \ }}
\DoxyCodeLine{01027\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV16\_N5\ \ \ \ \ \ \ \ \ \ 0x000A0000U\ \ \ }}
\DoxyCodeLine{01028\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV16\_N6\ \ \ \ \ \ \ \ \ \ 0x000B0000U\ \ \ }}
\DoxyCodeLine{01029\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV16\_N8\ \ \ \ \ \ \ \ \ \ 0x000C0000U\ \ \ }}
\DoxyCodeLine{01030\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV32\_N5\ \ \ \ \ \ \ \ \ \ 0x000D0000U\ \ \ }}
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV32\_N6\ \ \ \ \ \ \ \ \ \ 0x000E0000U\ \ \ }}
\DoxyCodeLine{01032\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV32\_N8\ \ \ \ \ \ \ \ \ \ 0x000F0000U\ \ \ }}
\DoxyCodeLine{01040\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2P\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01049\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV1\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ }}
\DoxyCodeLine{01050\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV1\_N2\ \ \ \ \ \ \ \ \ \ 0x00100000U\ \ \ }}
\DoxyCodeLine{01051\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV1\_N4\ \ \ \ \ \ \ \ \ \ 0x00200000U\ \ \ }}
\DoxyCodeLine{01052\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV1\_N8\ \ \ \ \ \ \ \ \ \ 0x00300000U\ \ \ }}
\DoxyCodeLine{01053\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV2\_N6\ \ \ \ \ \ \ \ \ \ 0x00400000U\ \ \ }}
\DoxyCodeLine{01054\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV2\_N8\ \ \ \ \ \ \ \ \ \ 0x00500000U\ \ \ }}
\DoxyCodeLine{01055\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV4\_N6\ \ \ \ \ \ \ \ \ \ 0x00600000U\ \ \ }}
\DoxyCodeLine{01056\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV4\_N8\ \ \ \ \ \ \ \ \ \ 0x00700000U\ \ \ }}
\DoxyCodeLine{01057\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV8\_N6\ \ \ \ \ \ \ \ \ \ 0x00800000U\ \ \ }}
\DoxyCodeLine{01058\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV8\_N8\ \ \ \ \ \ \ \ \ \ 0x00900000U\ \ \ }}
\DoxyCodeLine{01059\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV16\_N5\ \ \ \ \ \ \ \ \ 0x00A00000U\ \ \ }}
\DoxyCodeLine{01060\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV16\_N6\ \ \ \ \ \ \ \ \ 0x00B00000U\ \ \ }}
\DoxyCodeLine{01061\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV16\_N8\ \ \ \ \ \ \ \ \ 0x00C00000U\ \ \ }}
\DoxyCodeLine{01062\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV32\_N5\ \ \ \ \ \ \ \ \ 0x00D00000U\ \ \ }}
\DoxyCodeLine{01063\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV32\_N6\ \ \ \ \ \ \ \ \ 0x00E00000U\ \ \ }}
\DoxyCodeLine{01064\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV32\_N8\ \ \ \ \ \ \ \ \ 0x00F00000U\ \ \ }}
\DoxyCodeLine{01072\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSI\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01073\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSI\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSI\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01081\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSR\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01082\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSR\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSR\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01090\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_INPUT\_BKIN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ }}
\DoxyCodeLine{01091\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_INPUT\_BKIN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ }}
\DoxyCodeLine{01099\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_SOURCE\_BKIN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKINE\ \ \ \ \ \ }}
\DoxyCodeLine{01100\ \textcolor{preprocessor}{\#if\ defined(COMP1)\ \&\&\ defined(COMP2)}}
\DoxyCodeLine{01101\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_SOURCE\_BKCOMP1\ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP1E\ \ \ \ }}
\DoxyCodeLine{01102\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_SOURCE\_BKCOMP2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP2E\ \ \ \ }}
\DoxyCodeLine{01103\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP1\ \&\&\ COMP2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01104\ \textcolor{preprocessor}{\#if\ defined(COMP3)}}
\DoxyCodeLine{01105\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_SOURCE\_BKCOMP3\ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP3E\ \ \ \ }}
\DoxyCodeLine{01106\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01114\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKINP\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01115\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01123\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_AFMODE\_INPUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01124\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_AFMODE\_BIDIRECTIONAL\ \ \ \ \ \ TIM\_BDTR\_BKBID\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01132\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_AFMODE\_INPUT\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01133\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_AFMODE\_BIDIRECTIONAL\ \ \ \ \ TIM\_BDTR\_BK2BID\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01141\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CR1\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01142\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CR2\ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01143\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_SMCR\ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01144\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_DIER\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_1\ |\ \ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01145\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_SR\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01146\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_EGR\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01147\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCMR1\ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01148\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCMR2\ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01149\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCER\ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01150\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CNT\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01151\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_PSC\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01152\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_ARR\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01153\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_RCR\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01154\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR1\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01155\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR2\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01156\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR3\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ }}
\DoxyCodeLine{01157\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR4\ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01158\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_BDTR\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01159\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_OR1\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01160\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCMR3\ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01161\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR5\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01162\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR6\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ }}
\DoxyCodeLine{01163\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_AF1\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01164\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_AF2\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01165\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_TISEL\ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01173\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_1TRANSFER\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01174\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_2TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01175\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_3TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01176\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_4TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_1\ |\ \ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01177\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_5TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01178\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_6TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01179\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_7TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01180\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_8TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01181\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_9TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01182\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_10TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01183\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_11TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01184\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_12TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01185\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_13TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01186\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_14TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01187\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_15TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01188\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_16TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ }}
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_17TRANSFERS\ \ \ \ \ TIM\_DCR\_DBL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01190\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_18TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_4\ |\ \ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01198\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_TI1\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01199\ \textcolor{preprocessor}{\#if\ defined(COMP1)}}
\DoxyCodeLine{01200\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_TI1\_RMP\_COMP1\ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01201\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01209\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_TI2\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01210\ \textcolor{preprocessor}{\#if\ defined(COMP2)}}
\DoxyCodeLine{01211\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_TI2\_RMP\_COMP2\ \ TIM\_TISEL\_TI2SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01212\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01220\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_TI3\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01221\ \textcolor{preprocessor}{\#if\ defined(COMP3)}}
\DoxyCodeLine{01222\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_TI3\_RMP\_COMP3\ \ TIM\_TISEL\_TI3SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01223\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ COMP3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01228\ \textcolor{preprocessor}{\#if\ defined(TIM2)}}
\DoxyCodeLine{01232\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI1\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01233\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI1\_RMP\_COMP1\ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01241\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI2\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01242\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI2\_RMP\_COMP2\ \ TIM\_TISEL\_TI2SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01250\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI3\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01251\ \textcolor{preprocessor}{\#if\ defined(COMP3)}}
\DoxyCodeLine{01252\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI3\_RMP\_COMP3\ \ TIM\_TISEL\_TI3SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01253\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01257\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01258\ }
\DoxyCodeLine{01262\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI1\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01263\ \textcolor{preprocessor}{\#if\ defined(COMP1)}}
\DoxyCodeLine{01264\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI1\_RMP\_COMP1\ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01265\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01273\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI2\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01274\ \textcolor{preprocessor}{\#if\ defined(COMP2)}}
\DoxyCodeLine{01275\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI2\_RMP\_COMP2\ \ TIM\_TISEL\_TI2SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01276\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01284\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI3\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01285\ \textcolor{preprocessor}{\#if\ defined(COMP3)}}
\DoxyCodeLine{01286\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM3\_TI3\_RMP\_COMP3\ \ TIM\_TISEL\_TI3SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01287\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01292\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{01296\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI1\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01297\ \textcolor{preprocessor}{\#if\ defined(COMP1)}}
\DoxyCodeLine{01298\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI1\_RMP\_COMP1\ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01299\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01307\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI2\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01308\ \textcolor{preprocessor}{\#if\ defined(COMP2)}}
\DoxyCodeLine{01309\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI2\_RMP\_COMP2\ \ TIM\_TISEL\_TI2SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01310\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01318\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI3\_RMP\_GPIO\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01319\ \textcolor{preprocessor}{\#if\ defined(COMP3)}}
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM4\_TI3\_RMP\_COMP3\ \ TIM\_TISEL\_TI3SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01321\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01325\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01326\ }
\DoxyCodeLine{01330\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM14\_TI1\_RMP\_GPIO\ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01331\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM14\_TI1\_RMP\_RTC\_CLK\ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01332\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM14\_TI1\_RMP\_HSE\_32\ \ \ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01333\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM14\_TI1\_RMP\_MCO\ \ \ \ \ (TIM\_TISEL\_TI1SEL\_0\ \ |\ TIM\_TISEL\_TI1SEL\_1)\ \ \ \ \ }}
\DoxyCodeLine{01334\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM14\_TI1\_RMP\_MCO2\ \ \ \ TIM\_TISEL\_TI1SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01342\ \textcolor{preprocessor}{\#if\ defined(TIM15)}}
\DoxyCodeLine{01343\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM15\_TI1\_RMP\_GPIO\ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01344\ \textcolor{preprocessor}{\#if\ defined(TIM2)}}
\DoxyCodeLine{01345\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM15\_TI1\_RMP\_TIM2\_IC1\ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01346\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01347\ \textcolor{preprocessor}{\#if\ defined(TIM3)}}
\DoxyCodeLine{01348\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM15\_TI1\_RMP\_TIM3\_IC1\ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01349\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01350\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM15\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01358\ \textcolor{preprocessor}{\#if\ defined(TIM15)}}
\DoxyCodeLine{01359\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM15\_TI2\_RMP\_GPIO\ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01360\ \textcolor{preprocessor}{\#if\ defined(TIM2)}}
\DoxyCodeLine{01361\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM15\_TI2\_RMP\_TIM2\_IC2\ TIM\_TISEL\_TI2SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01362\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01363\ \textcolor{preprocessor}{\#if\ defined(TIM3)}}
\DoxyCodeLine{01364\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM15\_TI2\_RMP\_TIM3\_IC2\ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01365\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01366\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM15\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01374\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM16\_TI1\_RMP\_GPIO\ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01375\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM16\_TI1\_RMP\_LSI\ \ \ \ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01376\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM16\_TI1\_RMP\_LSE\ \ \ \ \ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01377\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM16\_TI1\_RMP\_RTC\_WK\ \ (TIM\_TISEL\_TI1SEL\_0\ |\ TIM\_TISEL\_TI1SEL\_1)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01378\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM16\_TI1\_RMP\_MCO2\ \ \ \ TIM\_TISEL\_TI1SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01386\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM17\_TI1\_RMP\_GPIO\ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01387\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM17\_TI1\_RMP\_HSI48\ \ \ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01388\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM17\_TI1\_RMP\_HSE\_32\ \ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01389\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM17\_TI1\_RMP\_MCO\ \ \ \ (TIM\_TISEL\_TI1SEL\_0\ |\ TIM\_TISEL\_TI1SEL\_1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01390\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM17\_TI1\_RMP\_MCO2\ \ \ \ TIM\_TISEL\_TI1SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01398\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCREF\_CLR\_INT\_ETR\ \ \ \ \ \ \ \ \ OCREF\_CLEAR\_SELECT\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{01399\ \textcolor{preprocessor}{\#if\ defined(COMP1)\ \&\&\ defined(COMP2)}}
\DoxyCodeLine{01400\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCREF\_CLR\_INT\_COMP1\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01401\ \textcolor{preprocessor}{\#if\ defined(COMP3)}}
\DoxyCodeLine{01402\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCREF\_CLR\_INT\_COMP2\ \ \ \ \ \ \ TIM1\_OR1\_OCREF\_CLR\_0\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01403\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCREF\_CLR\_INT\_COMP3\ \ \ \ \ \ \ TIM1\_OR1\_OCREF\_CLR\_1\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01404\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01405\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCREF\_CLR\_INT\_COMP2\ \ \ \ \ \ \ TIM1\_OR1\_OCREF\_CLR\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01406\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01407\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP1\ \&\ COMP2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01415\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_SOURCE\_DFBK\ \ LL\_TIM\_BKIN\_SOURCE\_DF1BK}}
\DoxyCodeLine{01423\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01438\ \textcolor{preprocessor}{\#define\ LL\_TIM\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG((\_\_INSTANCE\_\_)-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{01439\ }
\DoxyCodeLine{01446\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG((\_\_INSTANCE\_\_)-\/>\_\_REG\_\_)}}
\DoxyCodeLine{01463\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_GETFLAG\_UIFCPY(\_\_CNT\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01464\ \textcolor{preprocessor}{\ \ (READ\_BIT((\_\_CNT\_\_),\ TIM\_CNT\_UIFCPY)\ >>\ TIM\_CNT\_UIFCPY\_Pos)}}
\DoxyCodeLine{01465\ }
\DoxyCodeLine{01477\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_DEADTIME(\_\_TIMCLK\_\_,\ \_\_CKD\_\_,\ \_\_DT\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01478\ \textcolor{preprocessor}{\ \ (\ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((DT\_DELAY\_1+1U)\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ \ \ \ ?\ \ \(\backslash\)}}
\DoxyCodeLine{01479\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(((uint64\_t)((\_\_DT\_\_)*1000U)\ /\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_)))\ \ \&\ DT\_DELAY\_1)\ :\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01480\ \textcolor{preprocessor}{\ \ \ \ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((64U\ +\ (DT\_DELAY\_2+1U))\ *\ 2U\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ \ ?\ \ \(\backslash\)}}
\DoxyCodeLine{01481\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(DT\_RANGE\_2\ |\ ((uint8\_t)((uint8\_t)((((uint64\_t)((\_\_DT\_\_)*1000U))/\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ \ \ \(\backslash\)}}
\DoxyCodeLine{01482\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CKD\_\_)))\ >>\ 1U)\ -\/\ (uint8\_t)\ 64)\ \&\ DT\_DELAY\_2))\ :\(\backslash\)}}
\DoxyCodeLine{01483\ \textcolor{preprocessor}{\ \ \ \ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((32U\ +\ (DT\_DELAY\_3+1U))\ *\ 8U\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ \ ?\ \ \(\backslash\)}}
\DoxyCodeLine{01484\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(DT\_RANGE\_3\ |\ ((uint8\_t)((uint8\_t)(((((uint64\_t)(\_\_DT\_\_)*1000U))/\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ \ \(\backslash\)}}
\DoxyCodeLine{01485\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CKD\_\_)))\ >>\ 3U)\ -\/\ (uint8\_t)\ 32)\ \&\ DT\_DELAY\_3))\ :\(\backslash\)}}
\DoxyCodeLine{01486\ \textcolor{preprocessor}{\ \ \ \ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((32U\ +\ (DT\_DELAY\_4+1U))\ *\ 16U\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ ?\ \ \(\backslash\)}}
\DoxyCodeLine{01487\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(DT\_RANGE\_4\ |\ ((uint8\_t)((uint8\_t)(((((uint64\_t)(\_\_DT\_\_)*1000U))/\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ \ \(\backslash\)}}
\DoxyCodeLine{01488\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CKD\_\_)))\ >>\ 4U)\ -\/\ (uint8\_t)\ 32)\ \&\ DT\_DELAY\_4))\ :\(\backslash\)}}
\DoxyCodeLine{01489\ \textcolor{preprocessor}{\ \ \ \ 0U)}}
\DoxyCodeLine{01490\ }
\DoxyCodeLine{01498\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_PSC(\_\_TIMCLK\_\_,\ \_\_CNTCLK\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{01499\ \textcolor{preprocessor}{\ \ (((\_\_TIMCLK\_\_)\ >=\ (\_\_CNTCLK\_\_))\ ?\ (uint32\_t)((((\_\_TIMCLK\_\_)\ +\ (\_\_CNTCLK\_\_)/2U)/(\_\_CNTCLK\_\_))\ -\/\ 1U)\ :\ 0U)}}
\DoxyCodeLine{01500\ }
\DoxyCodeLine{01509\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_ARR(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_FREQ\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01510\ \textcolor{preprocessor}{\ \ ((((\_\_TIMCLK\_\_)/((\_\_PSC\_\_)\ +\ 1U))\ >=\ (\_\_FREQ\_\_))\ ?\ (((\_\_TIMCLK\_\_)/((\_\_FREQ\_\_)\ *\ ((\_\_PSC\_\_)\ +\ 1U)))\ -\/\ 1U)\ :\ 0U)}}
\DoxyCodeLine{01511\ }
\DoxyCodeLine{01521\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_DELAY(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_DELAY\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01522\ \textcolor{preprocessor}{\ \ ((uint32\_t)(((uint64\_t)(\_\_TIMCLK\_\_)\ *\ (uint64\_t)(\_\_DELAY\_\_))\ \(\backslash\)}}
\DoxyCodeLine{01523\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ ((uint64\_t)1000000U\ *\ (uint64\_t)((\_\_PSC\_\_)\ +\ 1U))))}}
\DoxyCodeLine{01524\ }
\DoxyCodeLine{01535\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_PULSE(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_DELAY\_\_,\ \_\_PULSE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01536\ \textcolor{preprocessor}{\ \ ((uint32\_t)(\_\_LL\_TIM\_CALC\_DELAY((\_\_TIMCLK\_\_),\ (\_\_PSC\_\_),\ (\_\_PULSE\_\_))\ \(\backslash\)}}
\DoxyCodeLine{01537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ \_\_LL\_TIM\_CALC\_DELAY((\_\_TIMCLK\_\_),\ (\_\_PSC\_\_),\ (\_\_DELAY\_\_))))}}
\DoxyCodeLine{01538\ }
\DoxyCodeLine{01549\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_GET\_ICPSC\_RATIO(\_\_ICPSC\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01550\ \textcolor{preprocessor}{\ \ ((uint32\_t)(0x01U\ <<\ (((\_\_ICPSC\_\_)\ >>\ 16U)\ >>\ TIM\_CCMR1\_IC1PSC\_Pos)))}}
\DoxyCodeLine{01551\ }
\DoxyCodeLine{01552\ }
\DoxyCodeLine{01562\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01576\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableCounter(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01577\ \{}
\DoxyCodeLine{01578\ \ \ SET\_BIT(TIMx-\/>CR1,\ TIM\_CR1\_CEN);}
\DoxyCodeLine{01579\ \}}
\DoxyCodeLine{01580\ }
\DoxyCodeLine{01587\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableCounter(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01588\ \{}
\DoxyCodeLine{01589\ \ \ CLEAR\_BIT(TIMx-\/>CR1,\ TIM\_CR1\_CEN);}
\DoxyCodeLine{01590\ \}}
\DoxyCodeLine{01591\ }
\DoxyCodeLine{01598\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledCounter(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01599\ \{}
\DoxyCodeLine{01600\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>CR1,\ TIM\_CR1\_CEN)\ ==\ (TIM\_CR1\_CEN))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01601\ \}}
\DoxyCodeLine{01602\ }
\DoxyCodeLine{01609\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableUpdateEvent(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01610\ \{}
\DoxyCodeLine{01611\ \ \ CLEAR\_BIT(TIMx-\/>CR1,\ TIM\_CR1\_UDIS);}
\DoxyCodeLine{01612\ \}}
\DoxyCodeLine{01613\ }
\DoxyCodeLine{01620\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableUpdateEvent(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01621\ \{}
\DoxyCodeLine{01622\ \ \ SET\_BIT(TIMx-\/>CR1,\ TIM\_CR1\_UDIS);}
\DoxyCodeLine{01623\ \}}
\DoxyCodeLine{01624\ }
\DoxyCodeLine{01631\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledUpdateEvent(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01632\ \{}
\DoxyCodeLine{01633\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>CR1,\ TIM\_CR1\_UDIS)\ ==\ (uint32\_t)RESET)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01634\ \}}
\DoxyCodeLine{01635\ }
\DoxyCodeLine{01652\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetUpdateSource(TIM\_TypeDef\ *TIMx,\ uint32\_t\ UpdateSource)}
\DoxyCodeLine{01653\ \{}
\DoxyCodeLine{01654\ \ \ MODIFY\_REG(TIMx-\/>CR1,\ TIM\_CR1\_URS,\ UpdateSource);}
\DoxyCodeLine{01655\ \}}
\DoxyCodeLine{01656\ }
\DoxyCodeLine{01665\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_GetUpdateSource(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01666\ \{}
\DoxyCodeLine{01667\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(TIMx-\/>CR1,\ TIM\_CR1\_URS));}
\DoxyCodeLine{01668\ \}}
\DoxyCodeLine{01669\ }
\DoxyCodeLine{01679\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetOnePulseMode(TIM\_TypeDef\ *TIMx,\ uint32\_t\ OnePulseMode)}
\DoxyCodeLine{01680\ \{}
\DoxyCodeLine{01681\ \ \ MODIFY\_REG(TIMx-\/>CR1,\ TIM\_CR1\_OPM,\ OnePulseMode);}
\DoxyCodeLine{01682\ \}}
\DoxyCodeLine{01683\ }
\DoxyCodeLine{01692\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_GetOnePulseMode(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01693\ \{}
\DoxyCodeLine{01694\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(TIMx-\/>CR1,\ TIM\_CR1\_OPM));}
\DoxyCodeLine{01695\ \}}
\DoxyCodeLine{01696\ }
\DoxyCodeLine{01716\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetCounterMode(TIM\_TypeDef\ *TIMx,\ uint32\_t\ CounterMode)}
\DoxyCodeLine{01717\ \{}
\DoxyCodeLine{01718\ \ \ MODIFY\_REG(TIMx-\/>CR1,\ (TIM\_CR1\_DIR\ |\ TIM\_CR1\_CMS),\ CounterMode);}
\DoxyCodeLine{01719\ \}}
\DoxyCodeLine{01720\ }
\DoxyCodeLine{01736\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_GetCounterMode(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01737\ \{}
\DoxyCodeLine{01738\ \ \ uint32\_t\ counter\_mode;}
\DoxyCodeLine{01739\ }
\DoxyCodeLine{01740\ \ \ counter\_mode\ =\ (uint32\_t)(READ\_BIT(TIMx-\/>CR1,\ TIM\_CR1\_CMS));}
\DoxyCodeLine{01741\ }
\DoxyCodeLine{01742\ \ \ \textcolor{keywordflow}{if}\ (counter\_mode\ ==\ 0U)}
\DoxyCodeLine{01743\ \ \ \{}
\DoxyCodeLine{01744\ \ \ \ \ counter\_mode\ =\ (uint32\_t)(READ\_BIT(TIMx-\/>CR1,\ TIM\_CR1\_DIR));}
\DoxyCodeLine{01745\ \ \ \}}
\DoxyCodeLine{01746\ }
\DoxyCodeLine{01747\ \ \ \textcolor{keywordflow}{return}\ counter\_mode;}
\DoxyCodeLine{01748\ \}}
\DoxyCodeLine{01749\ }
\DoxyCodeLine{01756\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableARRPreload(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01757\ \{}
\DoxyCodeLine{01758\ \ \ SET\_BIT(TIMx-\/>CR1,\ TIM\_CR1\_ARPE);}
\DoxyCodeLine{01759\ \}}
\DoxyCodeLine{01760\ }
\DoxyCodeLine{01767\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableARRPreload(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01768\ \{}
\DoxyCodeLine{01769\ \ \ CLEAR\_BIT(TIMx-\/>CR1,\ TIM\_CR1\_ARPE);}
\DoxyCodeLine{01770\ \}}
\DoxyCodeLine{01771\ }
\DoxyCodeLine{01778\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledARRPreload(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01779\ \{}
\DoxyCodeLine{01780\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>CR1,\ TIM\_CR1\_ARPE)\ ==\ (TIM\_CR1\_ARPE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01781\ \}}
\DoxyCodeLine{01782\ }
\DoxyCodeLine{01797\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetClockDivision(TIM\_TypeDef\ *TIMx,\ uint32\_t\ ClockDivision)}
\DoxyCodeLine{01798\ \{}
\DoxyCodeLine{01799\ \ \ MODIFY\_REG(TIMx-\/>CR1,\ TIM\_CR1\_CKD,\ ClockDivision);}
\DoxyCodeLine{01800\ \}}
\DoxyCodeLine{01801\ }
\DoxyCodeLine{01815\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_GetClockDivision(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01816\ \{}
\DoxyCodeLine{01817\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(TIMx-\/>CR1,\ TIM\_CR1\_CKD));}
\DoxyCodeLine{01818\ \}}
\DoxyCodeLine{01819\ }
\DoxyCodeLine{01829\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetCounter(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Counter)}
\DoxyCodeLine{01830\ \{}
\DoxyCodeLine{01831\ \ \ WRITE\_REG(TIMx-\/>CNT,\ Counter);}
\DoxyCodeLine{01832\ \}}
\DoxyCodeLine{01833\ }
\DoxyCodeLine{01842\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_GetCounter(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01843\ \{}
\DoxyCodeLine{01844\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>CNT));}
\DoxyCodeLine{01845\ \}}
\DoxyCodeLine{01846\ }
\DoxyCodeLine{01855\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_GetDirection(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01856\ \{}
\DoxyCodeLine{01857\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(TIMx-\/>CR1,\ TIM\_CR1\_DIR));}
\DoxyCodeLine{01858\ \}}
\DoxyCodeLine{01859\ }
\DoxyCodeLine{01871\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetPrescaler(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Prescaler)}
\DoxyCodeLine{01872\ \{}
\DoxyCodeLine{01873\ \ \ WRITE\_REG(TIMx-\/>PSC,\ Prescaler);}
\DoxyCodeLine{01874\ \}}
\DoxyCodeLine{01875\ }
\DoxyCodeLine{01882\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_GetPrescaler(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01883\ \{}
\DoxyCodeLine{01884\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>PSC));}
\DoxyCodeLine{01885\ \}}
\DoxyCodeLine{01886\ }
\DoxyCodeLine{01898\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetAutoReload(TIM\_TypeDef\ *TIMx,\ uint32\_t\ AutoReload)}
\DoxyCodeLine{01899\ \{}
\DoxyCodeLine{01900\ \ \ WRITE\_REG(TIMx-\/>ARR,\ AutoReload);}
\DoxyCodeLine{01901\ \}}
\DoxyCodeLine{01902\ }
\DoxyCodeLine{01911\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_GetAutoReload(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01912\ \{}
\DoxyCodeLine{01913\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>ARR));}
\DoxyCodeLine{01914\ \}}
\DoxyCodeLine{01915\ }
\DoxyCodeLine{01926\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetRepetitionCounter(TIM\_TypeDef\ *TIMx,\ uint32\_t\ RepetitionCounter)}
\DoxyCodeLine{01927\ \{}
\DoxyCodeLine{01928\ \ \ WRITE\_REG(TIMx-\/>RCR,\ RepetitionCounter);}
\DoxyCodeLine{01929\ \}}
\DoxyCodeLine{01930\ }
\DoxyCodeLine{01939\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_GetRepetitionCounter(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01940\ \{}
\DoxyCodeLine{01941\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>RCR));}
\DoxyCodeLine{01942\ \}}
\DoxyCodeLine{01943\ }
\DoxyCodeLine{01952\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableUIFRemap(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01953\ \{}
\DoxyCodeLine{01954\ \ \ SET\_BIT(TIMx-\/>CR1,\ TIM\_CR1\_UIFREMAP);}
\DoxyCodeLine{01955\ \}}
\DoxyCodeLine{01956\ }
\DoxyCodeLine{01963\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableUIFRemap(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01964\ \{}
\DoxyCodeLine{01965\ \ \ CLEAR\_BIT(TIMx-\/>CR1,\ TIM\_CR1\_UIFREMAP);}
\DoxyCodeLine{01966\ \}}
\DoxyCodeLine{01967\ }
\DoxyCodeLine{01973\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveUIFCPY(\textcolor{keyword}{const}\ uint32\_t\ Counter)}
\DoxyCodeLine{01974\ \{}
\DoxyCodeLine{01975\ \ \ \textcolor{keywordflow}{return}\ (((Counter\ \&\ TIM\_CNT\_UIFCPY)\ ==\ (TIM\_CNT\_UIFCPY))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01976\ \}}
\DoxyCodeLine{01977\ }
\DoxyCodeLine{01996\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_EnablePreload(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{01997\ \{}
\DoxyCodeLine{01998\ \ \ SET\_BIT(TIMx-\/>CR2,\ TIM\_CR2\_CCPC);}
\DoxyCodeLine{01999\ \}}
\DoxyCodeLine{02000\ }
\DoxyCodeLine{02009\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_DisablePreload(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{02010\ \{}
\DoxyCodeLine{02011\ \ \ CLEAR\_BIT(TIMx-\/>CR2,\ TIM\_CR2\_CCPC);}
\DoxyCodeLine{02012\ \}}
\DoxyCodeLine{02013\ }
\DoxyCodeLine{02025\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_SetUpdate(TIM\_TypeDef\ *TIMx,\ uint32\_t\ CCUpdateSource)}
\DoxyCodeLine{02026\ \{}
\DoxyCodeLine{02027\ \ \ MODIFY\_REG(TIMx-\/>CR2,\ TIM\_CR2\_CCUS,\ CCUpdateSource);}
\DoxyCodeLine{02028\ \}}
\DoxyCodeLine{02029\ }
\DoxyCodeLine{02039\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_SetDMAReqTrigger(TIM\_TypeDef\ *TIMx,\ uint32\_t\ DMAReqTrigger)}
\DoxyCodeLine{02040\ \{}
\DoxyCodeLine{02041\ \ \ MODIFY\_REG(TIMx-\/>CR2,\ TIM\_CR2\_CCDS,\ DMAReqTrigger);}
\DoxyCodeLine{02042\ \}}
\DoxyCodeLine{02043\ }
\DoxyCodeLine{02052\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_CC\_GetDMAReqTrigger(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{02053\ \{}
\DoxyCodeLine{02054\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(TIMx-\/>CR2,\ TIM\_CR2\_CCDS));}
\DoxyCodeLine{02055\ \}}
\DoxyCodeLine{02056\ }
\DoxyCodeLine{02071\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_SetLockLevel(TIM\_TypeDef\ *TIMx,\ uint32\_t\ LockLevel)}
\DoxyCodeLine{02072\ \{}
\DoxyCodeLine{02073\ \ \ MODIFY\_REG(TIMx-\/>BDTR,\ TIM\_BDTR\_LOCK,\ LockLevel);}
\DoxyCodeLine{02074\ \}}
\DoxyCodeLine{02075\ }
\DoxyCodeLine{02100\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_EnableChannel(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channels)}
\DoxyCodeLine{02101\ \{}
\DoxyCodeLine{02102\ \ \ SET\_BIT(TIMx-\/>CCER,\ Channels);}
\DoxyCodeLine{02103\ \}}
\DoxyCodeLine{02104\ }
\DoxyCodeLine{02129\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_DisableChannel(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channels)}
\DoxyCodeLine{02130\ \{}
\DoxyCodeLine{02131\ \ \ CLEAR\_BIT(TIMx-\/>CCER,\ Channels);}
\DoxyCodeLine{02132\ \}}
\DoxyCodeLine{02133\ }
\DoxyCodeLine{02158\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_CC\_IsEnabledChannel(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channels)}
\DoxyCodeLine{02159\ \{}
\DoxyCodeLine{02160\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>CCER,\ Channels)\ ==\ (Channels))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02161\ \}}
\DoxyCodeLine{02162\ }
\DoxyCodeLine{02203\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_ConfigOutput(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Configuration)}
\DoxyCodeLine{02204\ \{}
\DoxyCodeLine{02205\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02206\ \ \ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>CCMR1)\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02207\ \ \ CLEAR\_BIT(*pReg,\ (TIM\_CCMR1\_CC1S\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{02208\ \ \ MODIFY\_REG(TIMx-\/>CCER,\ (TIM\_CCER\_CC1P\ <<\ SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{02209\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Configuration\ \&\ TIM\_CCER\_CC1P)\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{02210\ \ \ MODIFY\_REG(TIMx-\/>CR2,\ (TIM\_CR2\_OIS1\ <<\ SHIFT\_TAB\_OISx[iChannel]),}
\DoxyCodeLine{02211\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Configuration\ \&\ TIM\_CR2\_OIS1)\ <<\ SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{02212\ \}}
\DoxyCodeLine{02213\ }
\DoxyCodeLine{02248\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetMode(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Mode)}
\DoxyCodeLine{02249\ \{}
\DoxyCodeLine{02250\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02251\ \ \ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>CCMR1)\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02252\ \ \ MODIFY\_REG(*pReg,\ ((TIM\_CCMR1\_OC1M\ \ |\ TIM\_CCMR1\_CC1S)\ <<\ SHIFT\_TAB\_OCxx[iChannel]),\ Mode\ <<\ SHIFT\_TAB\_OCxx[iChannel]);}
\DoxyCodeLine{02253\ \}}
\DoxyCodeLine{02254\ }
\DoxyCodeLine{02287\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_GetMode(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02288\ \{}
\DoxyCodeLine{02289\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02290\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>CCMR1)\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02291\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(*pReg,\ ((TIM\_CCMR1\_OC1M\ |\ TIM\_CCMR1\_CC1S)\ <<\ SHIFT\_TAB\_OCxx[iChannel]))\ >>\ SHIFT\_TAB\_OCxx[iChannel]);}
\DoxyCodeLine{02292\ \}}
\DoxyCodeLine{02293\ }
\DoxyCodeLine{02321\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetPolarity(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Polarity)}
\DoxyCodeLine{02322\ \{}
\DoxyCodeLine{02323\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02324\ \ \ MODIFY\_REG(TIMx-\/>CCER,\ (TIM\_CCER\_CC1P\ <<\ SHIFT\_TAB\_CCxP[iChannel]),\ \ Polarity\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{02325\ \}}
\DoxyCodeLine{02326\ }
\DoxyCodeLine{02353\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_GetPolarity(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02354\ \{}
\DoxyCodeLine{02355\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02356\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(TIMx-\/>CCER,\ (TIM\_CCER\_CC1P\ <<\ SHIFT\_TAB\_CCxP[iChannel]))\ >>\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{02357\ \}}
\DoxyCodeLine{02358\ }
\DoxyCodeLine{02390\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetIdleState(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ IdleState)}
\DoxyCodeLine{02391\ \{}
\DoxyCodeLine{02392\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02393\ \ \ MODIFY\_REG(TIMx-\/>CR2,\ (TIM\_CR2\_OIS1\ <<\ SHIFT\_TAB\_OISx[iChannel]),\ \ IdleState\ <<\ SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{02394\ \}}
\DoxyCodeLine{02395\ }
\DoxyCodeLine{02422\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_GetIdleState(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02423\ \{}
\DoxyCodeLine{02424\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02425\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(TIMx-\/>CR2,\ (TIM\_CR2\_OIS1\ <<\ SHIFT\_TAB\_OISx[iChannel]))\ >>\ SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{02426\ \}}
\DoxyCodeLine{02427\ }
\DoxyCodeLine{02447\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_EnableFast(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02448\ \{}
\DoxyCodeLine{02449\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02450\ \ \ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>CCMR1)\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02451\ \ \ SET\_BIT(*pReg,\ (TIM\_CCMR1\_OC1FE\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{02452\ }
\DoxyCodeLine{02453\ \}}
\DoxyCodeLine{02454\ }
\DoxyCodeLine{02473\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_DisableFast(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02474\ \{}
\DoxyCodeLine{02475\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02476\ \ \ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>CCMR1)\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02477\ \ \ CLEAR\_BIT(*pReg,\ (TIM\_CCMR1\_OC1FE\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{02478\ }
\DoxyCodeLine{02479\ \}}
\DoxyCodeLine{02480\ }
\DoxyCodeLine{02499\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_IsEnabledFast(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02500\ \{}
\DoxyCodeLine{02501\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02502\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>CCMR1)\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02503\ \ \ uint32\_t\ bitfield\ =\ TIM\_CCMR1\_OC1FE\ <<\ SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{02504\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(*pReg,\ bitfield)\ ==\ bitfield)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02505\ \}}
\DoxyCodeLine{02506\ }
\DoxyCodeLine{02525\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_EnablePreload(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02526\ \{}
\DoxyCodeLine{02527\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02528\ \ \ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>CCMR1)\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02529\ \ \ SET\_BIT(*pReg,\ (TIM\_CCMR1\_OC1PE\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{02530\ \}}
\DoxyCodeLine{02531\ }
\DoxyCodeLine{02550\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_DisablePreload(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02551\ \{}
\DoxyCodeLine{02552\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02553\ \ \ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>CCMR1)\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02554\ \ \ CLEAR\_BIT(*pReg,\ (TIM\_CCMR1\_OC1PE\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{02555\ \}}
\DoxyCodeLine{02556\ }
\DoxyCodeLine{02575\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_IsEnabledPreload(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02576\ \{}
\DoxyCodeLine{02577\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02578\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>CCMR1)\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02579\ \ \ uint32\_t\ bitfield\ =\ TIM\_CCMR1\_OC1PE\ <<\ SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{02580\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(*pReg,\ bitfield)\ ==\ bitfield)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02581\ \}}
\DoxyCodeLine{02582\ }
\DoxyCodeLine{02604\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_EnableClear(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02605\ \{}
\DoxyCodeLine{02606\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02607\ \ \ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>CCMR1)\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02608\ \ \ SET\_BIT(*pReg,\ (TIM\_CCMR1\_OC1CE\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{02609\ \}}
\DoxyCodeLine{02610\ }
\DoxyCodeLine{02631\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_DisableClear(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02632\ \{}
\DoxyCodeLine{02633\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02634\ \ \ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>CCMR1)\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02635\ \ \ CLEAR\_BIT(*pReg,\ (TIM\_CCMR1\_OC1CE\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{02636\ \}}
\DoxyCodeLine{02637\ }
\DoxyCodeLine{02660\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_IsEnabledClear(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02661\ \{}
\DoxyCodeLine{02662\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02663\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>CCMR1)\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02664\ \ \ uint32\_t\ bitfield\ =\ TIM\_CCMR1\_OC1CE\ <<\ SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{02665\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(*pReg,\ bitfield)\ ==\ bitfield)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02666\ \}}
\DoxyCodeLine{02667\ }
\DoxyCodeLine{02679\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetDeadTime(TIM\_TypeDef\ *TIMx,\ uint32\_t\ DeadTime)}
\DoxyCodeLine{02680\ \{}
\DoxyCodeLine{02681\ \ \ MODIFY\_REG(TIMx-\/>BDTR,\ TIM\_BDTR\_DTG,\ DeadTime);}
\DoxyCodeLine{02682\ \}}
\DoxyCodeLine{02683\ }
\DoxyCodeLine{02696\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH1(TIM\_TypeDef\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{02697\ \{}
\DoxyCodeLine{02698\ \ \ WRITE\_REG(TIMx-\/>CCR1,\ CompareValue);}
\DoxyCodeLine{02699\ \}}
\DoxyCodeLine{02700\ }
\DoxyCodeLine{02713\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH2(TIM\_TypeDef\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{02714\ \{}
\DoxyCodeLine{02715\ \ \ WRITE\_REG(TIMx-\/>CCR2,\ CompareValue);}
\DoxyCodeLine{02716\ \}}
\DoxyCodeLine{02717\ }
\DoxyCodeLine{02730\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH3(TIM\_TypeDef\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{02731\ \{}
\DoxyCodeLine{02732\ \ \ WRITE\_REG(TIMx-\/>CCR3,\ CompareValue);}
\DoxyCodeLine{02733\ \}}
\DoxyCodeLine{02734\ }
\DoxyCodeLine{02747\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH4(TIM\_TypeDef\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{02748\ \{}
\DoxyCodeLine{02749\ \ \ WRITE\_REG(TIMx-\/>CCR4,\ CompareValue);}
\DoxyCodeLine{02750\ \}}
\DoxyCodeLine{02751\ }
\DoxyCodeLine{02761\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH5(TIM\_TypeDef\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{02762\ \{}
\DoxyCodeLine{02763\ \ \ MODIFY\_REG(TIMx-\/>CCR5,\ TIM\_CCR5\_CCR5,\ CompareValue);}
\DoxyCodeLine{02764\ \}}
\DoxyCodeLine{02765\ }
\DoxyCodeLine{02775\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH6(TIM\_TypeDef\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{02776\ \{}
\DoxyCodeLine{02777\ \ \ WRITE\_REG(TIMx-\/>CCR6,\ CompareValue);}
\DoxyCodeLine{02778\ \}}
\DoxyCodeLine{02779\ }
\DoxyCodeLine{02791\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH1(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{02792\ \{}
\DoxyCodeLine{02793\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>CCR1));}
\DoxyCodeLine{02794\ \}}
\DoxyCodeLine{02795\ }
\DoxyCodeLine{02807\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH2(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{02808\ \{}
\DoxyCodeLine{02809\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>CCR2));}
\DoxyCodeLine{02810\ \}}
\DoxyCodeLine{02811\ }
\DoxyCodeLine{02823\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH3(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{02824\ \{}
\DoxyCodeLine{02825\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>CCR3));}
\DoxyCodeLine{02826\ \}}
\DoxyCodeLine{02827\ }
\DoxyCodeLine{02839\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH4(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{02840\ \{}
\DoxyCodeLine{02841\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>CCR4));}
\DoxyCodeLine{02842\ \}}
\DoxyCodeLine{02843\ }
\DoxyCodeLine{02852\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH5(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{02853\ \{}
\DoxyCodeLine{02854\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(TIMx-\/>CCR5,\ TIM\_CCR5\_CCR5));}
\DoxyCodeLine{02855\ \}}
\DoxyCodeLine{02856\ }
\DoxyCodeLine{02865\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH6(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{02866\ \{}
\DoxyCodeLine{02867\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>CCR6));}
\DoxyCodeLine{02868\ \}}
\DoxyCodeLine{02869\ }
\DoxyCodeLine{02885\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetCH5CombinedChannels(TIM\_TypeDef\ *TIMx,\ uint32\_t\ GroupCH5)}
\DoxyCodeLine{02886\ \{}
\DoxyCodeLine{02887\ \ \ MODIFY\_REG(TIMx-\/>CCR5,\ (TIM\_CCR5\_GC5C3\ |\ TIM\_CCR5\_GC5C2\ |\ TIM\_CCR5\_GC5C1),\ GroupCH5);}
\DoxyCodeLine{02888\ \}}
\DoxyCodeLine{02889\ }
\DoxyCodeLine{02932\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_Config(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Configuration)}
\DoxyCodeLine{02933\ \{}
\DoxyCodeLine{02934\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02935\ \ \ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>CCMR1)\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02936\ \ \ MODIFY\_REG(*pReg,\ ((TIM\_CCMR1\_IC1F\ |\ TIM\_CCMR1\_IC1PSC\ |\ TIM\_CCMR1\_CC1S)\ <<\ SHIFT\_TAB\_ICxx[iChannel]),}
\DoxyCodeLine{02937\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Configuration\ >>\ 16U)\ \&\ (TIM\_CCMR1\_IC1F\ |\ TIM\_CCMR1\_IC1PSC\ |\ TIM\_CCMR1\_CC1S))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{02938\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{02939\ \ \ MODIFY\_REG(TIMx-\/>CCER,\ ((TIM\_CCER\_CC1NP\ |\ TIM\_CCER\_CC1P)\ <<\ SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{02940\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Configuration\ \&\ (TIM\_CCER\_CC1NP\ |\ TIM\_CCER\_CC1P))\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{02941\ \}}
\DoxyCodeLine{02942\ }
\DoxyCodeLine{02961\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetActiveInput(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICActiveInput)}
\DoxyCodeLine{02962\ \{}
\DoxyCodeLine{02963\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02964\ \ \ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>CCMR1)\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02965\ \ \ MODIFY\_REG(*pReg,\ ((TIM\_CCMR1\_CC1S)\ <<\ SHIFT\_TAB\_ICxx[iChannel]),\ (ICActiveInput\ >>\ 16U)\ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{02966\ \}}
\DoxyCodeLine{02967\ }
\DoxyCodeLine{02985\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IC\_GetActiveInput(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02986\ \{}
\DoxyCodeLine{02987\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02988\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>CCMR1)\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02989\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(*pReg,\ ((TIM\_CCMR1\_CC1S)\ <<\ SHIFT\_TAB\_ICxx[iChannel]))\ >>\ SHIFT\_TAB\_ICxx[iChannel])\ <<\ 16U);}
\DoxyCodeLine{02990\ \}}
\DoxyCodeLine{02991\ }
\DoxyCodeLine{03011\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetPrescaler(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICPrescaler)}
\DoxyCodeLine{03012\ \{}
\DoxyCodeLine{03013\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03014\ \ \ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>CCMR1)\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{03015\ \ \ MODIFY\_REG(*pReg,\ ((TIM\_CCMR1\_IC1PSC)\ <<\ SHIFT\_TAB\_ICxx[iChannel]),\ (ICPrescaler\ >>\ 16U)\ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{03016\ \}}
\DoxyCodeLine{03017\ }
\DoxyCodeLine{03036\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IC\_GetPrescaler(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{03037\ \{}
\DoxyCodeLine{03038\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03039\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>CCMR1)\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{03040\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(*pReg,\ ((TIM\_CCMR1\_IC1PSC)\ <<\ SHIFT\_TAB\_ICxx[iChannel]))\ >>\ SHIFT\_TAB\_ICxx[iChannel])\ <<\ 16U);}
\DoxyCodeLine{03041\ \}}
\DoxyCodeLine{03042\ }
\DoxyCodeLine{03074\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetFilter(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICFilter)}
\DoxyCodeLine{03075\ \{}
\DoxyCodeLine{03076\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03077\ \ \ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>CCMR1)\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{03078\ \ \ MODIFY\_REG(*pReg,\ ((TIM\_CCMR1\_IC1F)\ <<\ SHIFT\_TAB\_ICxx[iChannel]),\ (ICFilter\ >>\ 16U)\ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{03079\ \}}
\DoxyCodeLine{03080\ }
\DoxyCodeLine{03111\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IC\_GetFilter(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{03112\ \{}
\DoxyCodeLine{03113\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03114\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>CCMR1)\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{03115\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(*pReg,\ ((TIM\_CCMR1\_IC1F)\ <<\ SHIFT\_TAB\_ICxx[iChannel]))\ >>\ SHIFT\_TAB\_ICxx[iChannel])\ <<\ 16U);}
\DoxyCodeLine{03116\ \}}
\DoxyCodeLine{03117\ }
\DoxyCodeLine{03140\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetPolarity(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICPolarity)}
\DoxyCodeLine{03141\ \{}
\DoxyCodeLine{03142\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03143\ \ \ MODIFY\_REG(TIMx-\/>CCER,\ ((TIM\_CCER\_CC1NP\ |\ TIM\_CCER\_CC1P)\ <<\ SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{03144\ \ \ \ \ \ \ \ \ \ \ \ \ \ ICPolarity\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{03145\ \}}
\DoxyCodeLine{03146\ }
\DoxyCodeLine{03168\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IC\_GetPolarity(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{03169\ \{}
\DoxyCodeLine{03170\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{03171\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(TIMx-\/>CCER,\ ((TIM\_CCER\_CC1NP\ |\ TIM\_CCER\_CC1P)\ <<\ SHIFT\_TAB\_CCxP[iChannel]))\ >>}
\DoxyCodeLine{03172\ \ \ \ \ \ \ \ \ \ \ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{03173\ \}}
\DoxyCodeLine{03174\ }
\DoxyCodeLine{03183\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_EnableXORCombination(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03184\ \{}
\DoxyCodeLine{03185\ \ \ SET\_BIT(TIMx-\/>CR2,\ TIM\_CR2\_TI1S);}
\DoxyCodeLine{03186\ \}}
\DoxyCodeLine{03187\ }
\DoxyCodeLine{03196\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_DisableXORCombination(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03197\ \{}
\DoxyCodeLine{03198\ \ \ CLEAR\_BIT(TIMx-\/>CR2,\ TIM\_CR2\_TI1S);}
\DoxyCodeLine{03199\ \}}
\DoxyCodeLine{03200\ }
\DoxyCodeLine{03209\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IC\_IsEnabledXORCombination(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03210\ \{}
\DoxyCodeLine{03211\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>CR2,\ TIM\_CR2\_TI1S)\ ==\ (TIM\_CR2\_TI1S))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03212\ \}}
\DoxyCodeLine{03213\ }
\DoxyCodeLine{03225\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH1(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03226\ \{}
\DoxyCodeLine{03227\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>CCR1));}
\DoxyCodeLine{03228\ \}}
\DoxyCodeLine{03229\ }
\DoxyCodeLine{03241\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH2(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03242\ \{}
\DoxyCodeLine{03243\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>CCR2));}
\DoxyCodeLine{03244\ \}}
\DoxyCodeLine{03245\ }
\DoxyCodeLine{03257\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH3(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03258\ \{}
\DoxyCodeLine{03259\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>CCR3));}
\DoxyCodeLine{03260\ \}}
\DoxyCodeLine{03261\ }
\DoxyCodeLine{03273\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH4(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03274\ \{}
\DoxyCodeLine{03275\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>CCR4));}
\DoxyCodeLine{03276\ \}}
\DoxyCodeLine{03277\ }
\DoxyCodeLine{03294\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableExternalClock(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03295\ \{}
\DoxyCodeLine{03296\ \ \ SET\_BIT(TIMx-\/>SMCR,\ TIM\_SMCR\_ECE);}
\DoxyCodeLine{03297\ \}}
\DoxyCodeLine{03298\ }
\DoxyCodeLine{03307\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableExternalClock(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03308\ \{}
\DoxyCodeLine{03309\ \ \ CLEAR\_BIT(TIMx-\/>SMCR,\ TIM\_SMCR\_ECE);}
\DoxyCodeLine{03310\ \}}
\DoxyCodeLine{03311\ }
\DoxyCodeLine{03320\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledExternalClock(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03321\ \{}
\DoxyCodeLine{03322\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>SMCR,\ TIM\_SMCR\_ECE)\ ==\ (TIM\_SMCR\_ECE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03323\ \}}
\DoxyCodeLine{03324\ }
\DoxyCodeLine{03344\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetClockSource(TIM\_TypeDef\ *TIMx,\ uint32\_t\ ClockSource)}
\DoxyCodeLine{03345\ \{}
\DoxyCodeLine{03346\ \ \ MODIFY\_REG(TIMx-\/>SMCR,\ TIM\_SMCR\_SMS\ |\ TIM\_SMCR\_ECE,\ ClockSource);}
\DoxyCodeLine{03347\ \}}
\DoxyCodeLine{03348\ }
\DoxyCodeLine{03361\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetEncoderMode(TIM\_TypeDef\ *TIMx,\ uint32\_t\ EncoderMode)}
\DoxyCodeLine{03362\ \{}
\DoxyCodeLine{03363\ \ \ MODIFY\_REG(TIMx-\/>SMCR,\ TIM\_SMCR\_SMS,\ EncoderMode);}
\DoxyCodeLine{03364\ \}}
\DoxyCodeLine{03365\ }
\DoxyCodeLine{03390\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetTriggerOutput(TIM\_TypeDef\ *TIMx,\ uint32\_t\ TimerSynchronization)}
\DoxyCodeLine{03391\ \{}
\DoxyCodeLine{03392\ \ \ MODIFY\_REG(TIMx-\/>CR2,\ TIM\_CR2\_MMS,\ TimerSynchronization);}
\DoxyCodeLine{03393\ \}}
\DoxyCodeLine{03394\ }
\DoxyCodeLine{03420\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetTriggerOutput2(TIM\_TypeDef\ *TIMx,\ uint32\_t\ ADCSynchronization)}
\DoxyCodeLine{03421\ \{}
\DoxyCodeLine{03422\ \ \ MODIFY\_REG(TIMx-\/>CR2,\ TIM\_CR2\_MMS2,\ ADCSynchronization);}
\DoxyCodeLine{03423\ \}}
\DoxyCodeLine{03424\ }
\DoxyCodeLine{03439\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetSlaveMode(TIM\_TypeDef\ *TIMx,\ uint32\_t\ SlaveMode)}
\DoxyCodeLine{03440\ \{}
\DoxyCodeLine{03441\ \ \ MODIFY\_REG(TIMx-\/>SMCR,\ TIM\_SMCR\_SMS,\ SlaveMode);}
\DoxyCodeLine{03442\ \}}
\DoxyCodeLine{03443\ }
\DoxyCodeLine{03464\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetTriggerInput(TIM\_TypeDef\ *TIMx,\ uint32\_t\ TriggerInput)}
\DoxyCodeLine{03465\ \{}
\DoxyCodeLine{03466\ \ \ MODIFY\_REG(TIMx-\/>SMCR,\ TIM\_SMCR\_TS,\ TriggerInput);}
\DoxyCodeLine{03467\ \}}
\DoxyCodeLine{03468\ }
\DoxyCodeLine{03477\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableMasterSlaveMode(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03478\ \{}
\DoxyCodeLine{03479\ \ \ SET\_BIT(TIMx-\/>SMCR,\ TIM\_SMCR\_MSM);}
\DoxyCodeLine{03480\ \}}
\DoxyCodeLine{03481\ }
\DoxyCodeLine{03490\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableMasterSlaveMode(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03491\ \{}
\DoxyCodeLine{03492\ \ \ CLEAR\_BIT(TIMx-\/>SMCR,\ TIM\_SMCR\_MSM);}
\DoxyCodeLine{03493\ \}}
\DoxyCodeLine{03494\ }
\DoxyCodeLine{03503\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledMasterSlaveMode(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03504\ \{}
\DoxyCodeLine{03505\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>SMCR,\ TIM\_SMCR\_MSM)\ ==\ (TIM\_SMCR\_MSM))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03506\ \}}
\DoxyCodeLine{03507\ }
\DoxyCodeLine{03543\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigETR(TIM\_TypeDef\ *TIMx,\ uint32\_t\ ETRPolarity,\ uint32\_t\ ETRPrescaler,}
\DoxyCodeLine{03544\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ETRFilter)}
\DoxyCodeLine{03545\ \{}
\DoxyCodeLine{03546\ \ \ MODIFY\_REG(TIMx-\/>SMCR,\ TIM\_SMCR\_ETP\ |\ TIM\_SMCR\_ETPS\ |\ TIM\_SMCR\_ETF,\ ETRPolarity\ |\ ETRPrescaler\ |\ ETRFilter);}
\DoxyCodeLine{03547\ \}}
\DoxyCodeLine{03548\ }
\DoxyCodeLine{03595\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetETRSource(TIM\_TypeDef\ *TIMx,\ uint32\_t\ ETRSource)}
\DoxyCodeLine{03596\ \{}
\DoxyCodeLine{03597\ \textcolor{preprocessor}{\#if\ defined(COMP3)}}
\DoxyCodeLine{03598\ \ \ uint32\_t\ etrsel\_shift\ =\ ((ETRSource\ ==\ LL\_TIM\_ETRSOURCE\_COMP3)\ ?\ 1u\ :\ 0u);}
\DoxyCodeLine{03599\ \ \ \textcolor{keywordflow}{if}\ ((TIMx\ ==\ TIM1)\ ||\ (TIMx\ ==\ TIM2))}
\DoxyCodeLine{03600\ \ \ \{}
\DoxyCodeLine{03601\ \ \ \ \ MODIFY\_REG(TIMx-\/>AF1,\ TIMx\_AF1\_ETRSEL,\ ETRSource);}
\DoxyCodeLine{03602\ \ \ \}}
\DoxyCodeLine{03603\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{03604\ \ \ \{}
\DoxyCodeLine{03605\ \ \ \ \ MODIFY\_REG(TIMx-\/>AF1,\ TIMx\_AF1\_ETRSEL,\ ETRSource\ >>\ etrsel\_shift);}
\DoxyCodeLine{03606\ \ \ \}}
\DoxyCodeLine{03607\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03608\ \ \ MODIFY\_REG(TIMx-\/>AF1,\ TIMx\_AF1\_ETRSEL,\ ETRSource);}
\DoxyCodeLine{03609\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03610\ \}}
\DoxyCodeLine{03611\ }
\DoxyCodeLine{03627\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableBRK(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03628\ \{}
\DoxyCodeLine{03629\ \ \ SET\_BIT(TIMx-\/>BDTR,\ TIM\_BDTR\_BKE);}
\DoxyCodeLine{03630\ \}}
\DoxyCodeLine{03631\ }
\DoxyCodeLine{03640\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableBRK(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03641\ \{}
\DoxyCodeLine{03642\ \ \ CLEAR\_BIT(TIMx-\/>BDTR,\ TIM\_BDTR\_BKE);}
\DoxyCodeLine{03643\ \}}
\DoxyCodeLine{03644\ }
\DoxyCodeLine{03687\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigBRK(TIM\_TypeDef\ *TIMx,\ uint32\_t\ BreakPolarity,\ uint32\_t\ BreakFilter,}
\DoxyCodeLine{03688\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BreakAFMode)}
\DoxyCodeLine{03689\ \{}
\DoxyCodeLine{03690\ \ \ MODIFY\_REG(TIMx-\/>BDTR,\ TIM\_BDTR\_BKP\ |\ TIM\_BDTR\_BKF\ |\ TIM\_BDTR\_BKBID,\ BreakPolarity\ |\ BreakFilter\ |\ BreakAFMode);}
\DoxyCodeLine{03691\ \}}
\DoxyCodeLine{03692\ }
\DoxyCodeLine{03703\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisarmBRK(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03704\ \{}
\DoxyCodeLine{03705\ \ \ SET\_BIT(TIMx-\/>BDTR,\ TIM\_BDTR\_BKDSRM);}
\DoxyCodeLine{03706\ \}}
\DoxyCodeLine{03707\ }
\DoxyCodeLine{03715\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ReArmBRK(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03716\ \{}
\DoxyCodeLine{03717\ \ \ CLEAR\_BIT(TIMx-\/>BDTR,\ TIM\_BDTR\_BKDSRM);}
\DoxyCodeLine{03718\ \}}
\DoxyCodeLine{03719\ }
\DoxyCodeLine{03728\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableBRK2(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03729\ \{}
\DoxyCodeLine{03730\ \ \ SET\_BIT(TIMx-\/>BDTR,\ TIM\_BDTR\_BK2E);}
\DoxyCodeLine{03731\ \}}
\DoxyCodeLine{03732\ }
\DoxyCodeLine{03741\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableBRK2(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03742\ \{}
\DoxyCodeLine{03743\ \ \ CLEAR\_BIT(TIMx-\/>BDTR,\ TIM\_BDTR\_BK2E);}
\DoxyCodeLine{03744\ \}}
\DoxyCodeLine{03745\ }
\DoxyCodeLine{03788\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigBRK2(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Break2Polarity,\ uint32\_t\ Break2Filter,}
\DoxyCodeLine{03789\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Break2AFMode)}
\DoxyCodeLine{03790\ \{}
\DoxyCodeLine{03791\ \ \ MODIFY\_REG(TIMx-\/>BDTR,\ TIM\_BDTR\_BK2P\ |\ TIM\_BDTR\_BK2F\ |\ TIM\_BDTR\_BK2BID,\ Break2Polarity\ |\ Break2Filter\ |\ Break2AFMode);}
\DoxyCodeLine{03792\ \}}
\DoxyCodeLine{03793\ }
\DoxyCodeLine{03804\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisarmBRK2(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03805\ \{}
\DoxyCodeLine{03806\ \ \ SET\_BIT(TIMx-\/>BDTR,\ TIM\_BDTR\_BK2DSRM);}
\DoxyCodeLine{03807\ \}}
\DoxyCodeLine{03808\ }
\DoxyCodeLine{03816\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ReArmBRK2(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03817\ \{}
\DoxyCodeLine{03818\ \ \ CLEAR\_BIT(TIMx-\/>BDTR,\ TIM\_BDTR\_BK2DSRM);}
\DoxyCodeLine{03819\ \}}
\DoxyCodeLine{03820\ }
\DoxyCodeLine{03836\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetOffStates(TIM\_TypeDef\ *TIMx,\ uint32\_t\ OffStateIdle,\ uint32\_t\ OffStateRun)}
\DoxyCodeLine{03837\ \{}
\DoxyCodeLine{03838\ \ \ MODIFY\_REG(TIMx-\/>BDTR,\ TIM\_BDTR\_OSSI\ |\ TIM\_BDTR\_OSSR,\ OffStateIdle\ |\ OffStateRun);}
\DoxyCodeLine{03839\ \}}
\DoxyCodeLine{03840\ }
\DoxyCodeLine{03849\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableAutomaticOutput(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03850\ \{}
\DoxyCodeLine{03851\ \ \ SET\_BIT(TIMx-\/>BDTR,\ TIM\_BDTR\_AOE);}
\DoxyCodeLine{03852\ \}}
\DoxyCodeLine{03853\ }
\DoxyCodeLine{03862\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableAutomaticOutput(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03863\ \{}
\DoxyCodeLine{03864\ \ \ CLEAR\_BIT(TIMx-\/>BDTR,\ TIM\_BDTR\_AOE);}
\DoxyCodeLine{03865\ \}}
\DoxyCodeLine{03866\ }
\DoxyCodeLine{03875\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledAutomaticOutput(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03876\ \{}
\DoxyCodeLine{03877\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>BDTR,\ TIM\_BDTR\_AOE)\ ==\ (TIM\_BDTR\_AOE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03878\ \}}
\DoxyCodeLine{03879\ }
\DoxyCodeLine{03890\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableAllOutputs(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03891\ \{}
\DoxyCodeLine{03892\ \ \ SET\_BIT(TIMx-\/>BDTR,\ TIM\_BDTR\_MOE);}
\DoxyCodeLine{03893\ \}}
\DoxyCodeLine{03894\ }
\DoxyCodeLine{03905\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableAllOutputs(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03906\ \{}
\DoxyCodeLine{03907\ \ \ CLEAR\_BIT(TIMx-\/>BDTR,\ TIM\_BDTR\_MOE);}
\DoxyCodeLine{03908\ \}}
\DoxyCodeLine{03909\ }
\DoxyCodeLine{03918\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledAllOutputs(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{03919\ \{}
\DoxyCodeLine{03920\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>BDTR,\ TIM\_BDTR\_MOE)\ ==\ (TIM\_BDTR\_MOE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03921\ \}}
\DoxyCodeLine{03922\ }
\DoxyCodeLine{03949\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableBreakInputSource(TIM\_TypeDef\ *TIMx,\ uint32\_t\ BreakInput,\ uint32\_t\ Source)}
\DoxyCodeLine{03950\ \{}
\DoxyCodeLine{03951\ \ \ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>AF1)\ +\ BreakInput));}
\DoxyCodeLine{03952\ \ \ SET\_BIT(*pReg,\ Source);}
\DoxyCodeLine{03953\ \}}
\DoxyCodeLine{03954\ }
\DoxyCodeLine{03981\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableBreakInputSource(TIM\_TypeDef\ *TIMx,\ uint32\_t\ BreakInput,\ uint32\_t\ Source)}
\DoxyCodeLine{03982\ \{}
\DoxyCodeLine{03983\ \ \ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>AF1)\ +\ BreakInput));}
\DoxyCodeLine{03984\ \ \ CLEAR\_BIT(*pReg,\ Source);}
\DoxyCodeLine{03985\ \}}
\DoxyCodeLine{03986\ }
\DoxyCodeLine{04016\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetBreakInputSourcePolarity(TIM\_TypeDef\ *TIMx,\ uint32\_t\ BreakInput,\ uint32\_t\ Source,}
\DoxyCodeLine{04017\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Polarity)}
\DoxyCodeLine{04018\ \{}
\DoxyCodeLine{04019\ \ \ \_\_IO\ uint32\_t\ *pReg\ =\ (\_\_IO\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>AF1)\ +\ BreakInput));}
\DoxyCodeLine{04020\ \ \ MODIFY\_REG(*pReg,\ (TIMx\_AF1\_BKINP\ <<\ TIM\_POSITION\_BRK\_SOURCE),\ (Polarity\ <<\ TIM\_POSITION\_BRK\_SOURCE));}
\DoxyCodeLine{04021\ \}}
\DoxyCodeLine{04083\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigDMABurst(TIM\_TypeDef\ *TIMx,\ uint32\_t\ DMABurstBaseAddress,\ uint32\_t\ DMABurstLength)}
\DoxyCodeLine{04084\ \{}
\DoxyCodeLine{04085\ \ \ MODIFY\_REG(TIMx-\/>DCR,\ (TIM\_DCR\_DBL\ |\ TIM\_DCR\_DBA),\ (DMABurstBaseAddress\ |\ DMABurstLength));}
\DoxyCodeLine{04086\ \}}
\DoxyCodeLine{04087\ }
\DoxyCodeLine{04217\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetRemap(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Remap)}
\DoxyCodeLine{04218\ \{}
\DoxyCodeLine{04219\ \ \ MODIFY\_REG(TIMx-\/>TISEL,\ (TIM\_TISEL\_TI1SEL\ |\ TIM\_TISEL\_TI2SEL\ |\ TIM\_TISEL\_TI3SEL\ |\ TIM\_TISEL\_TI4SEL),\ Remap);}
\DoxyCodeLine{04220\ \}}
\DoxyCodeLine{04221\ }
\DoxyCodeLine{04246\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetOCRefClearInputSource(TIM\_TypeDef\ *TIMx,\ uint32\_t\ OCRefClearInputSource)}
\DoxyCodeLine{04247\ \{}
\DoxyCodeLine{04248\ \ \ MODIFY\_REG(TIMx-\/>SMCR,\ TIM\_SMCR\_OCCS,}
\DoxyCodeLine{04249\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OCRefClearInputSource\ \&\ OCREF\_CLEAR\_SELECT\_Msk)\ >>\ OCREF\_CLEAR\_SELECT\_Pos)\ <<\ TIM\_SMCR\_OCCS\_Pos);}
\DoxyCodeLine{04250\ \ \ MODIFY\_REG(TIMx-\/>OR1,\ TIM1\_OR1\_OCREF\_CLR,\ OCRefClearInputSource);}
\DoxyCodeLine{04251\ \}}
\DoxyCodeLine{04265\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_UPDATE(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04266\ \{}
\DoxyCodeLine{04267\ \ \ WRITE\_REG(TIMx-\/>SR,\ \string~(TIM\_SR\_UIF));}
\DoxyCodeLine{04268\ \}}
\DoxyCodeLine{04269\ }
\DoxyCodeLine{04276\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_UPDATE(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04277\ \{}
\DoxyCodeLine{04278\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>SR,\ TIM\_SR\_UIF)\ ==\ (TIM\_SR\_UIF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04279\ \}}
\DoxyCodeLine{04280\ }
\DoxyCodeLine{04287\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC1(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04288\ \{}
\DoxyCodeLine{04289\ \ \ WRITE\_REG(TIMx-\/>SR,\ \string~(TIM\_SR\_CC1IF));}
\DoxyCodeLine{04290\ \}}
\DoxyCodeLine{04291\ }
\DoxyCodeLine{04298\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC1(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04299\ \{}
\DoxyCodeLine{04300\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>SR,\ TIM\_SR\_CC1IF)\ ==\ (TIM\_SR\_CC1IF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04301\ \}}
\DoxyCodeLine{04302\ }
\DoxyCodeLine{04309\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC2(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04310\ \{}
\DoxyCodeLine{04311\ \ \ WRITE\_REG(TIMx-\/>SR,\ \string~(TIM\_SR\_CC2IF));}
\DoxyCodeLine{04312\ \}}
\DoxyCodeLine{04313\ }
\DoxyCodeLine{04320\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC2(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04321\ \{}
\DoxyCodeLine{04322\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>SR,\ TIM\_SR\_CC2IF)\ ==\ (TIM\_SR\_CC2IF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04323\ \}}
\DoxyCodeLine{04324\ }
\DoxyCodeLine{04331\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC3(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04332\ \{}
\DoxyCodeLine{04333\ \ \ WRITE\_REG(TIMx-\/>SR,\ \string~(TIM\_SR\_CC3IF));}
\DoxyCodeLine{04334\ \}}
\DoxyCodeLine{04335\ }
\DoxyCodeLine{04342\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC3(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04343\ \{}
\DoxyCodeLine{04344\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>SR,\ TIM\_SR\_CC3IF)\ ==\ (TIM\_SR\_CC3IF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04345\ \}}
\DoxyCodeLine{04346\ }
\DoxyCodeLine{04353\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC4(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04354\ \{}
\DoxyCodeLine{04355\ \ \ WRITE\_REG(TIMx-\/>SR,\ \string~(TIM\_SR\_CC4IF));}
\DoxyCodeLine{04356\ \}}
\DoxyCodeLine{04357\ }
\DoxyCodeLine{04364\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC4(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04365\ \{}
\DoxyCodeLine{04366\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>SR,\ TIM\_SR\_CC4IF)\ ==\ (TIM\_SR\_CC4IF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04367\ \}}
\DoxyCodeLine{04368\ }
\DoxyCodeLine{04375\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC5(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04376\ \{}
\DoxyCodeLine{04377\ \ \ WRITE\_REG(TIMx-\/>SR,\ \string~(TIM\_SR\_CC5IF));}
\DoxyCodeLine{04378\ \}}
\DoxyCodeLine{04379\ }
\DoxyCodeLine{04386\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC5(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04387\ \{}
\DoxyCodeLine{04388\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>SR,\ TIM\_SR\_CC5IF)\ ==\ (TIM\_SR\_CC5IF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04389\ \}}
\DoxyCodeLine{04390\ }
\DoxyCodeLine{04397\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC6(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04398\ \{}
\DoxyCodeLine{04399\ \ \ WRITE\_REG(TIMx-\/>SR,\ \string~(TIM\_SR\_CC6IF));}
\DoxyCodeLine{04400\ \}}
\DoxyCodeLine{04401\ }
\DoxyCodeLine{04408\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC6(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04409\ \{}
\DoxyCodeLine{04410\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>SR,\ TIM\_SR\_CC6IF)\ ==\ (TIM\_SR\_CC6IF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04411\ \}}
\DoxyCodeLine{04412\ }
\DoxyCodeLine{04419\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_COM(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04420\ \{}
\DoxyCodeLine{04421\ \ \ WRITE\_REG(TIMx-\/>SR,\ \string~(TIM\_SR\_COMIF));}
\DoxyCodeLine{04422\ \}}
\DoxyCodeLine{04423\ }
\DoxyCodeLine{04430\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_COM(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04431\ \{}
\DoxyCodeLine{04432\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>SR,\ TIM\_SR\_COMIF)\ ==\ (TIM\_SR\_COMIF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04433\ \}}
\DoxyCodeLine{04434\ }
\DoxyCodeLine{04441\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_TRIG(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04442\ \{}
\DoxyCodeLine{04443\ \ \ WRITE\_REG(TIMx-\/>SR,\ \string~(TIM\_SR\_TIF));}
\DoxyCodeLine{04444\ \}}
\DoxyCodeLine{04445\ }
\DoxyCodeLine{04452\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_TRIG(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04453\ \{}
\DoxyCodeLine{04454\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>SR,\ TIM\_SR\_TIF)\ ==\ (TIM\_SR\_TIF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04455\ \}}
\DoxyCodeLine{04456\ }
\DoxyCodeLine{04463\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_BRK(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04464\ \{}
\DoxyCodeLine{04465\ \ \ WRITE\_REG(TIMx-\/>SR,\ \string~(TIM\_SR\_BIF));}
\DoxyCodeLine{04466\ \}}
\DoxyCodeLine{04467\ }
\DoxyCodeLine{04474\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_BRK(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04475\ \{}
\DoxyCodeLine{04476\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>SR,\ TIM\_SR\_BIF)\ ==\ (TIM\_SR\_BIF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04477\ \}}
\DoxyCodeLine{04478\ }
\DoxyCodeLine{04485\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_BRK2(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04486\ \{}
\DoxyCodeLine{04487\ \ \ WRITE\_REG(TIMx-\/>SR,\ \string~(TIM\_SR\_B2IF));}
\DoxyCodeLine{04488\ \}}
\DoxyCodeLine{04489\ }
\DoxyCodeLine{04496\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_BRK2(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04497\ \{}
\DoxyCodeLine{04498\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>SR,\ TIM\_SR\_B2IF)\ ==\ (TIM\_SR\_B2IF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04499\ \}}
\DoxyCodeLine{04500\ }
\DoxyCodeLine{04507\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC1OVR(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04508\ \{}
\DoxyCodeLine{04509\ \ \ WRITE\_REG(TIMx-\/>SR,\ \string~(TIM\_SR\_CC1OF));}
\DoxyCodeLine{04510\ \}}
\DoxyCodeLine{04511\ }
\DoxyCodeLine{04519\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC1OVR(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04520\ \{}
\DoxyCodeLine{04521\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>SR,\ TIM\_SR\_CC1OF)\ ==\ (TIM\_SR\_CC1OF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04522\ \}}
\DoxyCodeLine{04523\ }
\DoxyCodeLine{04530\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC2OVR(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04531\ \{}
\DoxyCodeLine{04532\ \ \ WRITE\_REG(TIMx-\/>SR,\ \string~(TIM\_SR\_CC2OF));}
\DoxyCodeLine{04533\ \}}
\DoxyCodeLine{04534\ }
\DoxyCodeLine{04542\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC2OVR(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04543\ \{}
\DoxyCodeLine{04544\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>SR,\ TIM\_SR\_CC2OF)\ ==\ (TIM\_SR\_CC2OF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04545\ \}}
\DoxyCodeLine{04546\ }
\DoxyCodeLine{04553\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC3OVR(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04554\ \{}
\DoxyCodeLine{04555\ \ \ WRITE\_REG(TIMx-\/>SR,\ \string~(TIM\_SR\_CC3OF));}
\DoxyCodeLine{04556\ \}}
\DoxyCodeLine{04557\ }
\DoxyCodeLine{04565\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC3OVR(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04566\ \{}
\DoxyCodeLine{04567\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>SR,\ TIM\_SR\_CC3OF)\ ==\ (TIM\_SR\_CC3OF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04568\ \}}
\DoxyCodeLine{04569\ }
\DoxyCodeLine{04576\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC4OVR(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04577\ \{}
\DoxyCodeLine{04578\ \ \ WRITE\_REG(TIMx-\/>SR,\ \string~(TIM\_SR\_CC4OF));}
\DoxyCodeLine{04579\ \}}
\DoxyCodeLine{04580\ }
\DoxyCodeLine{04588\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC4OVR(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04589\ \{}
\DoxyCodeLine{04590\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>SR,\ TIM\_SR\_CC4OF)\ ==\ (TIM\_SR\_CC4OF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04591\ \}}
\DoxyCodeLine{04592\ }
\DoxyCodeLine{04599\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_SYSBRK(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04600\ \{}
\DoxyCodeLine{04601\ \ \ WRITE\_REG(TIMx-\/>SR,\ \string~(TIM\_SR\_SBIF));}
\DoxyCodeLine{04602\ \}}
\DoxyCodeLine{04603\ }
\DoxyCodeLine{04610\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_SYSBRK(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04611\ \{}
\DoxyCodeLine{04612\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>SR,\ TIM\_SR\_SBIF)\ ==\ (TIM\_SR\_SBIF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04613\ \}}
\DoxyCodeLine{04614\ }
\DoxyCodeLine{04628\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_UPDATE(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04629\ \{}
\DoxyCodeLine{04630\ \ \ SET\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_UIE);}
\DoxyCodeLine{04631\ \}}
\DoxyCodeLine{04632\ }
\DoxyCodeLine{04639\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_UPDATE(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04640\ \{}
\DoxyCodeLine{04641\ \ \ CLEAR\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_UIE);}
\DoxyCodeLine{04642\ \}}
\DoxyCodeLine{04643\ }
\DoxyCodeLine{04650\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledIT\_UPDATE(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04651\ \{}
\DoxyCodeLine{04652\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_UIE)\ ==\ (TIM\_DIER\_UIE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04653\ \}}
\DoxyCodeLine{04654\ }
\DoxyCodeLine{04661\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC1(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04662\ \{}
\DoxyCodeLine{04663\ \ \ SET\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC1IE);}
\DoxyCodeLine{04664\ \}}
\DoxyCodeLine{04665\ }
\DoxyCodeLine{04672\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC1(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04673\ \{}
\DoxyCodeLine{04674\ \ \ CLEAR\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC1IE);}
\DoxyCodeLine{04675\ \}}
\DoxyCodeLine{04676\ }
\DoxyCodeLine{04683\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC1(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04684\ \{}
\DoxyCodeLine{04685\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC1IE)\ ==\ (TIM\_DIER\_CC1IE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04686\ \}}
\DoxyCodeLine{04687\ }
\DoxyCodeLine{04694\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC2(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04695\ \{}
\DoxyCodeLine{04696\ \ \ SET\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC2IE);}
\DoxyCodeLine{04697\ \}}
\DoxyCodeLine{04698\ }
\DoxyCodeLine{04705\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC2(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04706\ \{}
\DoxyCodeLine{04707\ \ \ CLEAR\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC2IE);}
\DoxyCodeLine{04708\ \}}
\DoxyCodeLine{04709\ }
\DoxyCodeLine{04716\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC2(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04717\ \{}
\DoxyCodeLine{04718\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC2IE)\ ==\ (TIM\_DIER\_CC2IE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04719\ \}}
\DoxyCodeLine{04720\ }
\DoxyCodeLine{04727\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC3(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04728\ \{}
\DoxyCodeLine{04729\ \ \ SET\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC3IE);}
\DoxyCodeLine{04730\ \}}
\DoxyCodeLine{04731\ }
\DoxyCodeLine{04738\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC3(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04739\ \{}
\DoxyCodeLine{04740\ \ \ CLEAR\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC3IE);}
\DoxyCodeLine{04741\ \}}
\DoxyCodeLine{04742\ }
\DoxyCodeLine{04749\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC3(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04750\ \{}
\DoxyCodeLine{04751\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC3IE)\ ==\ (TIM\_DIER\_CC3IE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04752\ \}}
\DoxyCodeLine{04753\ }
\DoxyCodeLine{04760\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC4(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04761\ \{}
\DoxyCodeLine{04762\ \ \ SET\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC4IE);}
\DoxyCodeLine{04763\ \}}
\DoxyCodeLine{04764\ }
\DoxyCodeLine{04771\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC4(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04772\ \{}
\DoxyCodeLine{04773\ \ \ CLEAR\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC4IE);}
\DoxyCodeLine{04774\ \}}
\DoxyCodeLine{04775\ }
\DoxyCodeLine{04782\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC4(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04783\ \{}
\DoxyCodeLine{04784\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC4IE)\ ==\ (TIM\_DIER\_CC4IE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04785\ \}}
\DoxyCodeLine{04786\ }
\DoxyCodeLine{04793\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_COM(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04794\ \{}
\DoxyCodeLine{04795\ \ \ SET\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_COMIE);}
\DoxyCodeLine{04796\ \}}
\DoxyCodeLine{04797\ }
\DoxyCodeLine{04804\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_COM(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04805\ \{}
\DoxyCodeLine{04806\ \ \ CLEAR\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_COMIE);}
\DoxyCodeLine{04807\ \}}
\DoxyCodeLine{04808\ }
\DoxyCodeLine{04815\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledIT\_COM(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04816\ \{}
\DoxyCodeLine{04817\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_COMIE)\ ==\ (TIM\_DIER\_COMIE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04818\ \}}
\DoxyCodeLine{04819\ }
\DoxyCodeLine{04826\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_TRIG(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04827\ \{}
\DoxyCodeLine{04828\ \ \ SET\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_TIE);}
\DoxyCodeLine{04829\ \}}
\DoxyCodeLine{04830\ }
\DoxyCodeLine{04837\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_TRIG(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04838\ \{}
\DoxyCodeLine{04839\ \ \ CLEAR\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_TIE);}
\DoxyCodeLine{04840\ \}}
\DoxyCodeLine{04841\ }
\DoxyCodeLine{04848\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledIT\_TRIG(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04849\ \{}
\DoxyCodeLine{04850\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_TIE)\ ==\ (TIM\_DIER\_TIE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04851\ \}}
\DoxyCodeLine{04852\ }
\DoxyCodeLine{04859\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_BRK(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04860\ \{}
\DoxyCodeLine{04861\ \ \ SET\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_BIE);}
\DoxyCodeLine{04862\ \}}
\DoxyCodeLine{04863\ }
\DoxyCodeLine{04870\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_BRK(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04871\ \{}
\DoxyCodeLine{04872\ \ \ CLEAR\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_BIE);}
\DoxyCodeLine{04873\ \}}
\DoxyCodeLine{04874\ }
\DoxyCodeLine{04881\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledIT\_BRK(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04882\ \{}
\DoxyCodeLine{04883\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_BIE)\ ==\ (TIM\_DIER\_BIE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04884\ \}}
\DoxyCodeLine{04885\ }
\DoxyCodeLine{04899\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_UPDATE(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04900\ \{}
\DoxyCodeLine{04901\ \ \ SET\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_UDE);}
\DoxyCodeLine{04902\ \}}
\DoxyCodeLine{04903\ }
\DoxyCodeLine{04910\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_UPDATE(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04911\ \{}
\DoxyCodeLine{04912\ \ \ CLEAR\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_UDE);}
\DoxyCodeLine{04913\ \}}
\DoxyCodeLine{04914\ }
\DoxyCodeLine{04921\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_UPDATE(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04922\ \{}
\DoxyCodeLine{04923\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_UDE)\ ==\ (TIM\_DIER\_UDE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04924\ \}}
\DoxyCodeLine{04925\ }
\DoxyCodeLine{04932\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC1(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04933\ \{}
\DoxyCodeLine{04934\ \ \ SET\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC1DE);}
\DoxyCodeLine{04935\ \}}
\DoxyCodeLine{04936\ }
\DoxyCodeLine{04943\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC1(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04944\ \{}
\DoxyCodeLine{04945\ \ \ CLEAR\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC1DE);}
\DoxyCodeLine{04946\ \}}
\DoxyCodeLine{04947\ }
\DoxyCodeLine{04954\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC1(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04955\ \{}
\DoxyCodeLine{04956\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC1DE)\ ==\ (TIM\_DIER\_CC1DE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04957\ \}}
\DoxyCodeLine{04958\ }
\DoxyCodeLine{04965\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC2(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04966\ \{}
\DoxyCodeLine{04967\ \ \ SET\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC2DE);}
\DoxyCodeLine{04968\ \}}
\DoxyCodeLine{04969\ }
\DoxyCodeLine{04976\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC2(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04977\ \{}
\DoxyCodeLine{04978\ \ \ CLEAR\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC2DE);}
\DoxyCodeLine{04979\ \}}
\DoxyCodeLine{04980\ }
\DoxyCodeLine{04987\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC2(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04988\ \{}
\DoxyCodeLine{04989\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC2DE)\ ==\ (TIM\_DIER\_CC2DE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04990\ \}}
\DoxyCodeLine{04991\ }
\DoxyCodeLine{04998\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC3(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{04999\ \{}
\DoxyCodeLine{05000\ \ \ SET\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC3DE);}
\DoxyCodeLine{05001\ \}}
\DoxyCodeLine{05002\ }
\DoxyCodeLine{05009\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC3(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05010\ \{}
\DoxyCodeLine{05011\ \ \ CLEAR\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC3DE);}
\DoxyCodeLine{05012\ \}}
\DoxyCodeLine{05013\ }
\DoxyCodeLine{05020\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC3(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05021\ \{}
\DoxyCodeLine{05022\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC3DE)\ ==\ (TIM\_DIER\_CC3DE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05023\ \}}
\DoxyCodeLine{05024\ }
\DoxyCodeLine{05031\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC4(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05032\ \{}
\DoxyCodeLine{05033\ \ \ SET\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC4DE);}
\DoxyCodeLine{05034\ \}}
\DoxyCodeLine{05035\ }
\DoxyCodeLine{05042\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC4(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05043\ \{}
\DoxyCodeLine{05044\ \ \ CLEAR\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC4DE);}
\DoxyCodeLine{05045\ \}}
\DoxyCodeLine{05046\ }
\DoxyCodeLine{05053\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC4(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05054\ \{}
\DoxyCodeLine{05055\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_CC4DE)\ ==\ (TIM\_DIER\_CC4DE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05056\ \}}
\DoxyCodeLine{05057\ }
\DoxyCodeLine{05064\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_COM(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05065\ \{}
\DoxyCodeLine{05066\ \ \ SET\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_COMDE);}
\DoxyCodeLine{05067\ \}}
\DoxyCodeLine{05068\ }
\DoxyCodeLine{05075\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_COM(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05076\ \{}
\DoxyCodeLine{05077\ \ \ CLEAR\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_COMDE);}
\DoxyCodeLine{05078\ \}}
\DoxyCodeLine{05079\ }
\DoxyCodeLine{05086\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_COM(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05087\ \{}
\DoxyCodeLine{05088\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_COMDE)\ ==\ (TIM\_DIER\_COMDE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05089\ \}}
\DoxyCodeLine{05090\ }
\DoxyCodeLine{05097\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_TRIG(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05098\ \{}
\DoxyCodeLine{05099\ \ \ SET\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_TDE);}
\DoxyCodeLine{05100\ \}}
\DoxyCodeLine{05101\ }
\DoxyCodeLine{05108\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_TRIG(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05109\ \{}
\DoxyCodeLine{05110\ \ \ CLEAR\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_TDE);}
\DoxyCodeLine{05111\ \}}
\DoxyCodeLine{05112\ }
\DoxyCodeLine{05119\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_TRIG(\textcolor{keyword}{const}\ TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05120\ \{}
\DoxyCodeLine{05121\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>DIER,\ TIM\_DIER\_TDE)\ ==\ (TIM\_DIER\_TDE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05122\ \}}
\DoxyCodeLine{05123\ }
\DoxyCodeLine{05137\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_UPDATE(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05138\ \{}
\DoxyCodeLine{05139\ \ \ SET\_BIT(TIMx-\/>EGR,\ TIM\_EGR\_UG);}
\DoxyCodeLine{05140\ \}}
\DoxyCodeLine{05141\ }
\DoxyCodeLine{05148\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC1(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05149\ \{}
\DoxyCodeLine{05150\ \ \ SET\_BIT(TIMx-\/>EGR,\ TIM\_EGR\_CC1G);}
\DoxyCodeLine{05151\ \}}
\DoxyCodeLine{05152\ }
\DoxyCodeLine{05159\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC2(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05160\ \{}
\DoxyCodeLine{05161\ \ \ SET\_BIT(TIMx-\/>EGR,\ TIM\_EGR\_CC2G);}
\DoxyCodeLine{05162\ \}}
\DoxyCodeLine{05163\ }
\DoxyCodeLine{05170\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC3(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05171\ \{}
\DoxyCodeLine{05172\ \ \ SET\_BIT(TIMx-\/>EGR,\ TIM\_EGR\_CC3G);}
\DoxyCodeLine{05173\ \}}
\DoxyCodeLine{05174\ }
\DoxyCodeLine{05181\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC4(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05182\ \{}
\DoxyCodeLine{05183\ \ \ SET\_BIT(TIMx-\/>EGR,\ TIM\_EGR\_CC4G);}
\DoxyCodeLine{05184\ \}}
\DoxyCodeLine{05185\ }
\DoxyCodeLine{05192\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_COM(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05193\ \{}
\DoxyCodeLine{05194\ \ \ SET\_BIT(TIMx-\/>EGR,\ TIM\_EGR\_COMG);}
\DoxyCodeLine{05195\ \}}
\DoxyCodeLine{05196\ }
\DoxyCodeLine{05203\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_TRIG(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05204\ \{}
\DoxyCodeLine{05205\ \ \ SET\_BIT(TIMx-\/>EGR,\ TIM\_EGR\_TG);}
\DoxyCodeLine{05206\ \}}
\DoxyCodeLine{05207\ }
\DoxyCodeLine{05214\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_BRK(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05215\ \{}
\DoxyCodeLine{05216\ \ \ SET\_BIT(TIMx-\/>EGR,\ TIM\_EGR\_BG);}
\DoxyCodeLine{05217\ \}}
\DoxyCodeLine{05218\ }
\DoxyCodeLine{05225\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_BRK2(TIM\_TypeDef\ *TIMx)}
\DoxyCodeLine{05226\ \{}
\DoxyCodeLine{05227\ \ \ SET\_BIT(TIMx-\/>EGR,\ TIM\_EGR\_B2G);}
\DoxyCodeLine{05228\ \}}
\DoxyCodeLine{05229\ }
\DoxyCodeLine{05234\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{05239\ ErrorStatus\ LL\_TIM\_DeInit(TIM\_TypeDef\ *TIMx);}
\DoxyCodeLine{05240\ \textcolor{keywordtype}{void}\ LL\_TIM\_StructInit(LL\_TIM\_InitTypeDef\ *TIM\_InitStruct);}
\DoxyCodeLine{05241\ ErrorStatus\ LL\_TIM\_Init(TIM\_TypeDef\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_InitTypeDef\ *TIM\_InitStruct);}
\DoxyCodeLine{05242\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_StructInit(LL\_TIM\_OC\_InitTypeDef\ *TIM\_OC\_InitStruct);}
\DoxyCodeLine{05243\ ErrorStatus\ LL\_TIM\_OC\_Init(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel,\ \textcolor{keyword}{const}\ LL\_TIM\_OC\_InitTypeDef\ *TIM\_OC\_InitStruct);}
\DoxyCodeLine{05244\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_StructInit(LL\_TIM\_IC\_InitTypeDef\ *TIM\_ICInitStruct);}
\DoxyCodeLine{05245\ ErrorStatus\ LL\_TIM\_IC\_Init(TIM\_TypeDef\ *TIMx,\ uint32\_t\ Channel,\ \textcolor{keyword}{const}\ LL\_TIM\_IC\_InitTypeDef\ *TIM\_IC\_InitStruct);}
\DoxyCodeLine{05246\ \textcolor{keywordtype}{void}\ LL\_TIM\_ENCODER\_StructInit(LL\_TIM\_ENCODER\_InitTypeDef\ *TIM\_EncoderInitStruct);}
\DoxyCodeLine{05247\ ErrorStatus\ LL\_TIM\_ENCODER\_Init(TIM\_TypeDef\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_ENCODER\_InitTypeDef\ *TIM\_EncoderInitStruct);}
\DoxyCodeLine{05248\ \textcolor{keywordtype}{void}\ LL\_TIM\_HALLSENSOR\_StructInit(LL\_TIM\_HALLSENSOR\_InitTypeDef\ *TIM\_HallSensorInitStruct);}
\DoxyCodeLine{05249\ ErrorStatus\ LL\_TIM\_HALLSENSOR\_Init(TIM\_TypeDef\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_HALLSENSOR\_InitTypeDef\ *TIM\_HallSensorInitStruct);}
\DoxyCodeLine{05250\ \textcolor{keywordtype}{void}\ LL\_TIM\_BDTR\_StructInit(LL\_TIM\_BDTR\_InitTypeDef\ *TIM\_BDTRInitStruct);}
\DoxyCodeLine{05251\ ErrorStatus\ LL\_TIM\_BDTR\_Init(TIM\_TypeDef\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_BDTR\_InitTypeDef\ *TIM\_BDTRInitStruct);}
\DoxyCodeLine{05255\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05256\ }
\DoxyCodeLine{05265\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM1\ ||\ TIM2\ ||\ TIM3\ ||\ TIM4\ ||\ TIM14\ ||\ TIM15\ ||\ TIM16\ ||\ TIM17\ ||\ TIM6\ ||\ TIM7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05266\ }
\DoxyCodeLine{05271\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{05272\ \}}
\DoxyCodeLine{05273\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{05274\ }
\DoxyCodeLine{05275\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32G0xx\_LL\_TIM\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
