Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 13 02:03:07 2020
| Host         : BenjiaH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NCSSK_top_control_sets_placed.rpt
| Design       : NCSSK_top
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    69 |
| Unused register locations in slices containing registers |   188 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            8 |
|      4 |            2 |
|      6 |            1 |
|      8 |            8 |
|     12 |            4 |
|     14 |            3 |
|    16+ |           43 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             182 |           34 |
| No           | No                    | Yes                    |              10 |            3 |
| No           | Yes                   | No                     |             112 |           26 |
| Yes          | No                    | No                     |            5778 |          651 |
| Yes          | No                    | Yes                    |             248 |           35 |
| Yes          | Yes                   | No                     |            7050 |         1010 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                               Enable Signal                                                                               |                                                                           Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                           | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0]    |                1 |              2 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                   |                                                                                                                                                                      |                1 |              2 |
|  clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                           | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]    |                1 |              2 |
|  clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                           | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]    |                1 |              2 |
|  clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                           | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]    |                1 |              2 |
|  clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                           | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]    |                1 |              2 |
|  clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                           | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/need_sclr_lut.real_shift_ram.FF_gen[0].reg |                1 |              2 |
|  clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                           | fft_signal_inst/fft_max_real_reg[0]_0                                                                                                                                |                1 |              2 |
|  fft_signal_inst/CLK                           |                                                                                                                                                                           | get_phase_difference_inst/SR[0]                                                                                                                                      |                1 |              4 |
|  clock_dist_inst/inst/sys_clk                  | clock_dist_inst/inst/locked                                                                                                                                               | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                 |                1 |              4 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce                                                                                                           | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                2 |              6 |
|  clock_dist_inst/inst/sys_clk                  | get_pitch_angle_inst/CE00_out                                                                                                                                             | get_phase_difference_inst/SR[0]                                                                                                                                      |                3 |              8 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                    |                4 |              8 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                 |                4 |              8 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                 |                3 |              8 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                 |                4 |              8 |
|  clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                           | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                3 |              8 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce_0                                                                                                         | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                2 |              8 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce_1                                                                                                         | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                2 |              8 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce_5                                                                                                         | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                3 |             12 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce_2                                                                                                         | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                3 |             12 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce_4                                                                                                         | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                3 |             12 |
|  clock_dist_inst/inst/sys_clk                  | get_pitch_angle_inst/arctan_enable                                                                                                                                        |                                                                                                                                                                      |                4 |             12 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/count_ce_3                                                                                                         | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                3 |             14 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                 |                4 |             14 |
|  clock_dist_inst/inst/sys_clk                  | get_phase_difference_inst/phase_all_count                                                                                                                                 | get_phase_difference_inst/SR[0]                                                                                                                                      |                3 |             14 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                  |                                                                                                                                                                      |                1 |             16 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_1_reg[0][0] | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                 |                1 |             16 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[0][0] | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                 |                1 |             16 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/symbols_out_remaining[8]_i_1_n_0                                                                                   | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                 |                3 |             18 |
|  clock_dist_inst/inst/sys_clk                  | get_pitch_angle_inst/cnt                                                                                                                                                  | get_phase_difference_inst/SR[0]                                                                                                                                      |                4 |             20 |
|  clock_dist_inst/inst/sys_clk                  | read_signal_inst/cnt_addr[9]_i_1_n_0                                                                                                                                      | fft_signal_inst/fft_max_real_reg[0]_0                                                                                                                                |                3 |             20 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_reg_0                                                                                                         | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                4 |             22 |
|  clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                           | get_phase_difference_inst/SR[0]                                                                                                                                      |                5 |             22 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                   | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                4 |             22 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/CE                                                                                                                 | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                    |                4 |             22 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_2                                                                                                 | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                 |                4 |             22 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_5                                                                                                 | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                 |                4 |             22 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_3                                                                                                 | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                 |                4 |             22 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_reg                                                                                                           | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                4 |             22 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_0                                                                                                 | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                 |                4 |             22 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg                                                                                                   | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                    |                4 |             22 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_1                                                                                                 | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                 |                5 |             22 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_4                                                                                                 | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                 |                5 |             22 |
|  clock_dist_inst/inst/sys_clk                  | read_signal_inst/cnt_0                                                                                                                                                    | fft_signal_inst/fft_max_real_reg[0]_0                                                                                                                                |                4 |             22 |
|  clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                           | fft_signal_inst/fft_module_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/need_sclr_lut.real_shift_ram.FF_gen[0].reg |                4 |             24 |
|  clock_dist_inst/inst/sys_clk                  | get_phase_inst/add[12]_i_1_n_0                                                                                                                                            | get_phase_difference_inst/SR[0]                                                                                                                                      |                4 |             26 |
|  clock_dist_inst/inst/sys_clk                  | get_phase_inst/get_phase_inst/U0/i_synth/i_synth/gen_cordic.output_stage/ce_and_rdy__0                                                                                    | get_phase_inst/get_phase_inst/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                           |                4 |             26 |
|  clock_dist_inst/inst/sys_clk                  | get_phase_difference_inst/bigger_phase                                                                                                                                    | get_phase_difference_inst/SR[0]                                                                                                                                      |                3 |             28 |
|  clock_dist_inst/inst/sys_clk                  | get_phase_difference_inst/phase_all15_out                                                                                                                                 | get_phase_difference_inst/SR[0]                                                                                                                                      |                3 |             28 |
|  get_phase_difference_inst/phase_difference_a0 |                                                                                                                                                                           |                                                                                                                                                                      |                4 |             28 |
|  clock_dist_inst/inst/sys_clk                  | get_phase_difference_inst/smaller_phase[13]_i_1_n_0                                                                                                                       | get_phase_difference_inst/SR[0]                                                                                                                                      |                4 |             28 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/E[0]                                                                                                                                                      | get_phase_difference_inst/SR[0]                                                                                                                                      |                3 |             28 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                      |                7 |             34 |
|  clock_dist_inst/inst/sys_clk                  | get_pitch_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/E[0]                                                                                        | get_pitch_angle_inst/sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                               |                9 |             42 |
|  clock_dist_inst/inst/sys_clk                  | get_pitch_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.output_stage/ce_and_rdy__0                                                                                      | get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                             |                6 |             44 |
|  clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                           | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                 |                9 |             50 |
|  clock_dist_inst/inst/sys_clk                  | get_phase_inst/add_module_enable                                                                                                                                          |                                                                                                                                                                      |                6 |             56 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/SR[0]                                                                                                         |                8 |             64 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_max_img                                                                                                                                               | fft_signal_inst/fft_max_real_reg[0]_0                                                                                                                                |               12 |             80 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_1_n_0                                                                    |                                                                                                                                                                      |                6 |             82 |
|  clock_dist_inst/inst/sys_clk                  | get_pitch_angle_inst/add_enable                                                                                                                                           |                                                                                                                                                                      |               13 |             88 |
|  clock_dist_inst/inst/sys_clk                  | clock_dist_inst/inst/locked                                                                                                                                               | get_pitch_angle_inst/sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                               |               16 |            120 |
|  clock_dist_inst/inst/sys_clk                  |                                                                                                                                                                           |                                                                                                                                                                      |               33 |            188 |
|  clock_dist_inst/inst/sys_clk                  | clock_dist_inst/inst/locked                                                                                                                                               | get_phase_difference_inst/SR[0]                                                                                                                                      |               31 |            282 |
|  clock_dist_inst/inst/sys_clk                  | clock_dist_inst/inst/locked                                                                                                                                               |                                                                                                                                                                      |              162 |           1148 |
|  clock_dist_inst/inst/sys_clk                  | clock_dist_inst/inst/locked                                                                                                                                               | get_phase_inst/get_phase_inst/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                           |              244 |           1900 |
|  clock_dist_inst/inst/sys_clk                  | get_pitch_angle_inst/arctan_enable                                                                                                                                        | get_pitch_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                             |              585 |           4070 |
|  clock_dist_inst/inst/sys_clk                  | fft_signal_inst/fft_module_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             |                                                                                                                                                                      |              614 |           6048 |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


