Analysis & Synthesis report for ACTIVIDAD5
Fri Jan 10 11:56:33 2020
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |SISTEMA|SISTEMA_SDRAM:sdram|m_next
 11. State Machine - |SISTEMA|SISTEMA_SDRAM:sdram|m_state
 12. State Machine - |SISTEMA|SISTEMA_SDRAM:sdram|i_next
 13. State Machine - |SISTEMA|SISTEMA_SDRAM:sdram|i_state
 14. State Machine - |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|DRsize
 15. State Machine - |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize
 16. State Machine - |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|currState
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 25. Source assignments for SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 26. Source assignments for SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 27. Source assignments for SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 28. Source assignments for SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 29. Source assignments for SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 30. Source assignments for SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 31. Source assignments for SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 32. Source assignments for SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 33. Source assignments for SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 34. Source assignments for SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_a_module:SISTEMA_Procesador2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 35. Source assignments for SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_b_module:SISTEMA_Procesador2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 36. Source assignments for SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_debug:the_SISTEMA_Procesador2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 37. Source assignments for SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem|SISTEMA_Procesador2_cpu_ociram_sp_ram_module:SISTEMA_Procesador2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 38. Source assignments for SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 39. Source assignments for SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 40. Source assignments for SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 41. Source assignments for SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 42. Source assignments for SISTEMA_SDRAM:sdram
 43. Source assignments for SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram|altsyncram_nbm1:auto_generated
 44. Source assignments for SISTEMA_SRAM2:sram2|altsyncram:the_altsyncram|altsyncram_obm1:auto_generated
 45. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux
 46. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 47. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 48. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_003
 49. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux
 50. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 51. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 52. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 53. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_004
 54. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_005
 55. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_006
 56. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_007
 57. Source assignments for altera_reset_controller:rst_controller
 58. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 59. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 60. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 61. Parameter Settings for User Entity Instance: SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo
 62. Parameter Settings for User Entity Instance: SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo
 63. Parameter Settings for User Entity Instance: SISTEMA_LDR:ldr
 64. Parameter Settings for User Entity Instance: SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL
 65. Parameter Settings for User Entity Instance: SISTEMA_PLL:pll|altera_pll:altera_pll_i
 66. Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a
 67. Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|altsyncram:the_altsyncram
 68. Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b
 69. Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 71. Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram
 72. Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 73. Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 74. Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 75. Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 76. Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 77. Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy
 78. Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_a_module:SISTEMA_Procesador2_cpu_register_bank_a
 79. Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_a_module:SISTEMA_Procesador2_cpu_register_bank_a|altsyncram:the_altsyncram
 80. Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_b_module:SISTEMA_Procesador2_cpu_register_bank_b
 81. Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_b_module:SISTEMA_Procesador2_cpu_register_bank_b|altsyncram:the_altsyncram
 82. Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_debug:the_SISTEMA_Procesador2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 83. Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem|SISTEMA_Procesador2_cpu_ociram_sp_ram_module:SISTEMA_Procesador2_cpu_ociram_sp_ram
 84. Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem|SISTEMA_Procesador2_cpu_ociram_sp_ram_module:SISTEMA_Procesador2_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 85. Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 86. Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 87. Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 88. Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 89. Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador2_cpu_debug_slave_phy
 90. Parameter Settings for User Entity Instance: SISTEMA_SRAM1:sram1
 91. Parameter Settings for User Entity Instance: SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram
 92. Parameter Settings for User Entity Instance: SISTEMA_SRAM2:sram2
 93. Parameter Settings for User Entity Instance: SISTEMA_SRAM2:sram2|altsyncram:the_altsyncram
 94. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_data_master_translator
 95. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_instruction_master_translator
 96. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador2_data_master_translator
 97. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador2_instruction_master_translator
 98. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator
 99. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
100. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator
101. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
102. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
103. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram1_s1_translator
104. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador2_debug_mem_slave_translator
105. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram2_s1_translator
106. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_data_master_agent
107. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_instruction_master_agent
108. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador2_data_master_agent
109. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador2_instruction_master_agent
110. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent
111. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor
112. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo
113. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
114. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent
117. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
120. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
123. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
126. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent
127. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador2_debug_mem_slave_agent
130. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram2_s1_agent
133. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router:router|SISTEMA_mm_interconnect_0_router_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_001:router_001|SISTEMA_mm_interconnect_0_router_001_default_decode:the_default_decode
137. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_002|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode
138. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_003:router_003|SISTEMA_mm_interconnect_0_router_003_default_decode:the_default_decode
139. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_004:router_004|SISTEMA_mm_interconnect_0_router_004_default_decode:the_default_decode
140. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_005:router_005|SISTEMA_mm_interconnect_0_router_005_default_decode:the_default_decode
141. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_006:router_006|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode
142. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_005:router_007|SISTEMA_mm_interconnect_0_router_005_default_decode:the_default_decode
143. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_008:router_008|SISTEMA_mm_interconnect_0_router_008_default_decode:the_default_decode
144. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_006:router_009|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_010:router_010|SISTEMA_mm_interconnect_0_router_010_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_010:router_011|SISTEMA_mm_interconnect_0_router_010_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
148. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
149. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
150. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
151. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
152. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
153. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
154. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
155. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
156. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
157. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb
158. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
159. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb
160. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
161. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb
162. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
163. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
164. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
165. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
166. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
167. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
168. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
169. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb
170. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
171. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
172. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
173. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
174. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
175. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
176. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
177. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
178. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
179. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
180. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
181. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
182. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
183. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
184. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
185. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
186. Parameter Settings for Inferred Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
187. scfifo Parameter Settings by Entity Instance
188. altsyncram Parameter Settings by Entity Instance
189. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
190. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
191. Port Connectivity Checks: "altera_reset_controller:rst_controller"
192. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
193. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
194. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
195. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
196. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
197. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
198. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
199. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_010:router_010|SISTEMA_mm_interconnect_0_router_010_default_decode:the_default_decode"
200. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_008:router_008|SISTEMA_mm_interconnect_0_router_008_default_decode:the_default_decode"
201. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_006:router_006|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode"
202. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_005:router_005|SISTEMA_mm_interconnect_0_router_005_default_decode:the_default_decode"
203. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_004:router_004|SISTEMA_mm_interconnect_0_router_004_default_decode:the_default_decode"
204. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_003:router_003|SISTEMA_mm_interconnect_0_router_003_default_decode:the_default_decode"
205. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_002|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode"
206. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_001:router_001|SISTEMA_mm_interconnect_0_router_001_default_decode:the_default_decode"
207. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router:router|SISTEMA_mm_interconnect_0_router_default_decode:the_default_decode"
208. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo"
209. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram2_s1_agent"
210. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo"
211. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador2_debug_mem_slave_agent"
212. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo"
213. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent"
214. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
215. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
216. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
217. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
218. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
219. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo"
220. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent"
221. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
222. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
223. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo"
224. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent"
225. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador2_instruction_master_agent"
226. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador2_data_master_agent"
227. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_instruction_master_agent"
228. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_data_master_agent"
229. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram2_s1_translator"
230. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador2_debug_mem_slave_translator"
231. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram1_s1_translator"
232. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
233. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
234. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator"
235. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
236. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator"
237. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador2_instruction_master_translator"
238. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador2_data_master_translator"
239. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_instruction_master_translator"
240. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_data_master_translator"
241. Port Connectivity Checks: "SISTEMA_SRAM2:sram2"
242. Port Connectivity Checks: "SISTEMA_SRAM1:sram1"
243. Port Connectivity Checks: "SISTEMA_SDRAM:sdram|SISTEMA_SDRAM_input_efifo_module:the_SISTEMA_SDRAM_input_efifo_module"
244. Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador2_cpu_debug_slave_phy"
245. Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
246. Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
247. Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_pib:the_SISTEMA_Procesador2_cpu_nios2_oci_pib"
248. Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo|SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc"
249. Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador2_cpu_nios2_oci_dtrace|SISTEMA_Procesador2_cpu_nios2_oci_td_mode:SISTEMA_Procesador2_cpu_nios2_oci_trc_ctrl_td_mode"
250. Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_itrace:the_SISTEMA_Procesador2_cpu_nios2_oci_itrace"
251. Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_dbrk"
252. Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_xbrk"
253. Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_debug:the_SISTEMA_Procesador2_cpu_nios2_oci_debug"
254. Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci"
255. Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_test_bench:the_SISTEMA_Procesador2_cpu_test_bench"
256. Port Connectivity Checks: "SISTEMA_Procesador2:procesador2"
257. Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy"
258. Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
259. Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
260. Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_pib:the_SISTEMA_Procesador1_cpu_nios2_oci_pib"
261. Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo|SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc"
262. Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace|SISTEMA_Procesador1_cpu_nios2_oci_td_mode:SISTEMA_Procesador1_cpu_nios2_oci_trc_ctrl_td_mode"
263. Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_itrace:the_SISTEMA_Procesador1_cpu_nios2_oci_itrace"
264. Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk"
265. Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk"
266. Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug"
267. Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci"
268. Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_test_bench:the_SISTEMA_Procesador1_cpu_test_bench"
269. Port Connectivity Checks: "SISTEMA_Procesador1:procesador1"
270. Port Connectivity Checks: "SISTEMA_PLL:pll|altera_pll:altera_pll_i"
271. Port Connectivity Checks: "SISTEMA_JTAG_UART:jtag_uart"
272. Post-Synthesis Netlist Statistics for Top Partition
273. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
274. Elapsed Time Per Partition
275. Analysis & Synthesis Messages
276. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jan 10 11:56:33 2020           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; ACTIVIDAD5                                      ;
; Top-level Entity Name           ; SISTEMA                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 2393                                            ;
; Total pins                      ; 46                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,069,632                                       ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; SISTEMA            ; ACTIVIDAD5         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                        ; Library     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/sistema.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/sistema.v                                                                     ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_jtag_uart.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_jtag_uart.v                                                ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_ldr.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_ldr.v                                                      ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_pll.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_pll.v                                                      ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador1.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador1.v                                              ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu.v                                          ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v                       ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v                          ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v                      ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v                               ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador2.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador2.v                                              ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador2_cpu.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador2_cpu.v                                          ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_sysclk.v                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_sysclk.v                       ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_tck.v                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_tck.v                          ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v                      ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador2_cpu_test_bench.v                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_procesador2_cpu_test_bench.v                               ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_sdram.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_sdram.v                                                    ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_sram1.hex                                                  ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_sram1.hex                                                  ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_sram1.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_sram1.v                                                    ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_sram2.hex                                                  ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_sram2.hex                                                  ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_sram2.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_sram2.v                                                    ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_timer.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_timer.v                                                    ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_irq_mapper.sv                                              ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0.v                                        ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v                      ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v                  ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv                             ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv                         ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_002.sv                         ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv                               ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_001.sv                           ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv                                ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv                            ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv                            ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv                            ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv                            ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv                            ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv                            ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv                            ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_010.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_010.sv                            ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv                             ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv                               ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv                           ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_002.sv                           ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_avalon_sc_fifo.v                                            ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_merlin_arbitrator.sv                                        ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_merlin_burst_adapter.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_merlin_burst_adapter.sv                                     ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_merlin_burst_adapter_uncmpr.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_merlin_burst_adapter_uncmpr.sv                              ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv                                ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_merlin_master_agent.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_merlin_master_agent.sv                                      ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_merlin_master_translator.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_merlin_master_translator.sv                                 ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_merlin_slave_agent.sv                                       ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_merlin_slave_translator.sv                                  ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_merlin_width_adapter.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_merlin_width_adapter.sv                                     ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_reset_controller.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_reset_controller.v                                          ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_reset_synchronizer.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_reset_synchronizer.v                                        ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_up_avalon_adv_adc.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_up_avalon_adv_adc.v                                         ; SISTEMA     ;
; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_wrap_burst_converter.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/desktop/proyectomauricio/proyectobe/db/ip/sistema/submodules/altera_wrap_burst_converter.sv                                     ; SISTEMA     ;
; scfifo.tdf                                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                        ;             ;
; a_regfifo.inc                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                     ;             ;
; a_dpfifo.inc                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                      ;             ;
; a_i2fifo.inc                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                      ;             ;
; a_fffifo.inc                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                      ;             ;
; a_f2fifo.inc                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                      ;             ;
; aglobal170.inc                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                                                    ;             ;
; db/scfifo_3291.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/scfifo_3291.tdf                                                                          ;             ;
; db/a_dpfifo_5771.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/a_dpfifo_5771.tdf                                                                        ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/a_fefifo_7cf.tdf                                                                         ;             ;
; db/cntr_vg7.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/cntr_vg7.tdf                                                                             ;             ;
; db/altsyncram_7pu1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_7pu1.tdf                                                                      ;             ;
; db/cntr_jgb.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/cntr_jgb.tdf                                                                             ;             ;
; alt_jtag_atlantic.v                                                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                               ;             ;
; altera_sld_agent_endpoint.vhd                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                     ;             ;
; altera_fabric_endpoint.vhd                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                        ;             ;
; altera_pll.v                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v                                                                                      ;             ;
; altsyncram.tdf                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                    ;             ;
; stratix_ram_block.inc                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                             ;             ;
; lpm_mux.inc                                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                       ;             ;
; lpm_decode.inc                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                    ;             ;
; a_rdenreg.inc                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                     ;             ;
; altrom.inc                                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                                                                        ;             ;
; altram.inc                                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                                                                        ;             ;
; altdpram.inc                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                                                                      ;             ;
; db/altsyncram_msi1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_msi1.tdf                                                                      ;             ;
; altera_std_synchronizer.v                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                         ;             ;
; db/altsyncram_qid1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_qid1.tdf                                                                      ;             ;
; sld_virtual_jtag_basic.v                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                 ;             ;
; db/altsyncram_nbm1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_nbm1.tdf                                                                      ;             ;
; db/decode_8la.tdf                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/decode_8la.tdf                                                                           ;             ;
; db/mux_5hb.tdf                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/mux_5hb.tdf                                                                              ;             ;
; db/altsyncram_obm1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_obm1.tdf                                                                      ;             ;
; sld_hub.vhd                                                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                       ; altera_sld  ;
; db/ip/sld4422f97f/alt_sld_fab.v                                                                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/alt_sld_fab.v                                                             ; alt_sld_fab ;
; db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v                                                                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v                                      ; alt_sld_fab ;
; db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; alt_sld_fab ;
; db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; alt_sld_fab ;
; db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                  ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; alt_sld_fab ;
; db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                  ;             ;
; sld_rom_sr.vhd                                                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                    ;             ;
; db/altsyncram_40n1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_40n1.tdf                                                                      ;             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                          ;
+---------------------------------------------+--------------------------------------------------------+
; Resource                                    ; Usage                                                  ;
+---------------------------------------------+--------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1897                                                   ;
;                                             ;                                                        ;
; Combinational ALUT usage for logic          ; 2946                                                   ;
;     -- 7 input functions                    ; 48                                                     ;
;     -- 6 input functions                    ; 540                                                    ;
;     -- 5 input functions                    ; 679                                                    ;
;     -- 4 input functions                    ; 531                                                    ;
;     -- <=3 input functions                  ; 1148                                                   ;
;                                             ;                                                        ;
; Dedicated logic registers                   ; 2393                                                   ;
;                                             ;                                                        ;
; I/O pins                                    ; 46                                                     ;
; Total MLAB memory bits                      ; 0                                                      ;
; Total block memory bits                     ; 2069632                                                ;
;                                             ;                                                        ;
; Total DSP Blocks                            ; 0                                                      ;
;                                             ;                                                        ;
; Total PLLs                                  ; 2                                                      ;
;     -- PLLs                                 ; 2                                                      ;
;                                             ;                                                        ;
; Maximum fan-out node                        ; SISTEMA_PLL:pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2652                                                   ;
; Total fan-out                               ; 28469                                                  ;
; Average fan-out                             ; 4.79                                                   ;
+---------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |SISTEMA                                                                                                                                ; 2946 (1)            ; 2393 (0)                  ; 2069632           ; 0          ; 46   ; 0            ; |SISTEMA                                                                                                                                                                                                                                                                                                                                                                                ; SISTEMA                                        ; SISTEMA      ;
;    |SISTEMA_JTAG_UART:jtag_uart|                                                                                                        ; 118 (37)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart                                                                                                                                                                                                                                                                                                                                                    ; SISTEMA_JTAG_UART                              ; SISTEMA      ;
;       |SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|                                                                       ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r                                                                                                                                                                                                                                                                                          ; SISTEMA_JTAG_UART_scfifo_r                     ; SISTEMA      ;
;          |scfifo:rfifo|                                                                                                                 ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                             ; scfifo                                         ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                  ; scfifo_3291                                    ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                             ; a_dpfifo_5771                                  ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 13 (7)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                     ; a_fefifo_7cf                                   ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                ; cntr_vg7                                       ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                     ; altsyncram_7pu1                                ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                       ; cntr_jgb                                       ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                             ; cntr_jgb                                       ; work         ;
;       |SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|                                                                       ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w                                                                                                                                                                                                                                                                                          ; SISTEMA_JTAG_UART_scfifo_w                     ; SISTEMA      ;
;          |scfifo:wfifo|                                                                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                             ; scfifo                                         ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                  ; scfifo_3291                                    ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                             ; a_dpfifo_5771                                  ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                     ; a_fefifo_7cf                                   ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                ; cntr_vg7                                       ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                     ; altsyncram_7pu1                                ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                       ; cntr_jgb                                       ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                             ; cntr_jgb                                       ; work         ;
;       |alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|                                                                           ; 32 (32)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic                                                                                                                                                                                                                                                                                              ; alt_jtag_atlantic                              ; work         ;
;    |SISTEMA_LDR:ldr|                                                                                                                    ; 184 (55)            ; 271 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_LDR:ldr                                                                                                                                                                                                                                                                                                                                                                ; SISTEMA_LDR                                    ; SISTEMA      ;
;       |altera_up_avalon_adv_adc:ADC_CTRL|                                                                                               ; 129 (129)           ; 165 (165)                 ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL                                                                                                                                                                                                                                                                                                                              ; altera_up_avalon_adv_adc                       ; SISTEMA      ;
;    |SISTEMA_PLL:pll|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_PLL:pll                                                                                                                                                                                                                                                                                                                                                                ; SISTEMA_PLL                                    ; SISTEMA      ;
;       |altera_pll:altera_pll_i|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_PLL:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                        ; altera_pll                                     ; work         ;
;    |SISTEMA_Procesador1:procesador1|                                                                                                    ; 703 (0)             ; 588 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1                                                                                                                                                                                                                                                                                                                                                ; SISTEMA_Procesador1                            ; SISTEMA      ;
;       |SISTEMA_Procesador1_cpu:cpu|                                                                                                     ; 703 (537)           ; 588 (318)                 ; 10240             ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; SISTEMA_Procesador1_cpu                        ; SISTEMA      ;
;          |SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|                                                      ; 166 (6)             ; 270 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci                                                                                                                                                                                                                                            ; SISTEMA_Procesador1_cpu_nios2_oci              ; SISTEMA      ;
;             |SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|                               ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper                                                                                                                                                ; SISTEMA_Procesador1_cpu_debug_slave_wrapper    ; SISTEMA      ;
;                |SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|                              ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk                                                      ; SISTEMA_Procesador1_cpu_debug_slave_sysclk     ; SISTEMA      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                        ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                        ; work         ;
;                |SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|                                    ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck                                                            ; SISTEMA_Procesador1_cpu_debug_slave_tck        ; SISTEMA      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                        ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                        ; work         ;
;                |sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy|                                                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                         ; work         ;
;             |SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|                                     ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg                                                                                                                                                      ; SISTEMA_Procesador1_cpu_nios2_avalon_reg       ; SISTEMA      ;
;             |SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break|                                       ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break                                                                                                                                                        ; SISTEMA_Procesador1_cpu_nios2_oci_break        ; SISTEMA      ;
;             |SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug|                                       ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug                                                                                                                                                        ; SISTEMA_Procesador1_cpu_nios2_oci_debug        ; SISTEMA      ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                        ; work         ;
;             |SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|                                             ; 81 (81)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem                                                                                                                                                              ; SISTEMA_Procesador1_cpu_nios2_ocimem           ; SISTEMA      ;
;                |SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram                                                                           ; SISTEMA_Procesador1_cpu_ociram_sp_ram_module   ; SISTEMA      ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                     ; work         ;
;                      |altsyncram_qid1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                ; work         ;
;          |SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a                                                                                                                                                                                                                             ; SISTEMA_Procesador1_cpu_register_bank_a_module ; SISTEMA      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                    ; altsyncram_msi1                                ; work         ;
;          |SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b|                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b                                                                                                                                                                                                                             ; SISTEMA_Procesador1_cpu_register_bank_b_module ; SISTEMA      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                    ; altsyncram_msi1                                ; work         ;
;    |SISTEMA_Procesador2:procesador2|                                                                                                    ; 700 (0)             ; 588 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2                                                                                                                                                                                                                                                                                                                                                ; SISTEMA_Procesador2                            ; SISTEMA      ;
;       |SISTEMA_Procesador2_cpu:cpu|                                                                                                     ; 700 (534)           ; 588 (318)                 ; 10240             ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; SISTEMA_Procesador2_cpu                        ; SISTEMA      ;
;          |SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|                                                      ; 166 (6)             ; 270 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci                                                                                                                                                                                                                                            ; SISTEMA_Procesador2_cpu_nios2_oci              ; SISTEMA      ;
;             |SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|                               ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper                                                                                                                                                ; SISTEMA_Procesador2_cpu_debug_slave_wrapper    ; SISTEMA      ;
;                |SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk|                              ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk                                                      ; SISTEMA_Procesador2_cpu_debug_slave_sysclk     ; SISTEMA      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                        ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                        ; work         ;
;                |SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|                                    ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck                                                            ; SISTEMA_Procesador2_cpu_debug_slave_tck        ; SISTEMA      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                        ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                        ; work         ;
;                |sld_virtual_jtag_basic:SISTEMA_Procesador2_cpu_debug_slave_phy|                                                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador2_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                         ; work         ;
;             |SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|                                     ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg                                                                                                                                                      ; SISTEMA_Procesador2_cpu_nios2_avalon_reg       ; SISTEMA      ;
;             |SISTEMA_Procesador2_cpu_nios2_oci_break:the_SISTEMA_Procesador2_cpu_nios2_oci_break|                                       ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_break:the_SISTEMA_Procesador2_cpu_nios2_oci_break                                                                                                                                                        ; SISTEMA_Procesador2_cpu_nios2_oci_break        ; SISTEMA      ;
;             |SISTEMA_Procesador2_cpu_nios2_oci_debug:the_SISTEMA_Procesador2_cpu_nios2_oci_debug|                                       ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_debug:the_SISTEMA_Procesador2_cpu_nios2_oci_debug                                                                                                                                                        ; SISTEMA_Procesador2_cpu_nios2_oci_debug        ; SISTEMA      ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_debug:the_SISTEMA_Procesador2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                        ; work         ;
;             |SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem|                                             ; 81 (81)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem                                                                                                                                                              ; SISTEMA_Procesador2_cpu_nios2_ocimem           ; SISTEMA      ;
;                |SISTEMA_Procesador2_cpu_ociram_sp_ram_module:SISTEMA_Procesador2_cpu_ociram_sp_ram|                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem|SISTEMA_Procesador2_cpu_ociram_sp_ram_module:SISTEMA_Procesador2_cpu_ociram_sp_ram                                                                           ; SISTEMA_Procesador2_cpu_ociram_sp_ram_module   ; SISTEMA      ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem|SISTEMA_Procesador2_cpu_ociram_sp_ram_module:SISTEMA_Procesador2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                     ; work         ;
;                      |altsyncram_qid1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem|SISTEMA_Procesador2_cpu_ociram_sp_ram_module:SISTEMA_Procesador2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                ; work         ;
;          |SISTEMA_Procesador2_cpu_register_bank_a_module:SISTEMA_Procesador2_cpu_register_bank_a|                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_a_module:SISTEMA_Procesador2_cpu_register_bank_a                                                                                                                                                                                                                             ; SISTEMA_Procesador2_cpu_register_bank_a_module ; SISTEMA      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_a_module:SISTEMA_Procesador2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_a_module:SISTEMA_Procesador2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                    ; altsyncram_msi1                                ; work         ;
;          |SISTEMA_Procesador2_cpu_register_bank_b_module:SISTEMA_Procesador2_cpu_register_bank_b|                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_b_module:SISTEMA_Procesador2_cpu_register_bank_b                                                                                                                                                                                                                             ; SISTEMA_Procesador2_cpu_register_bank_b_module ; SISTEMA      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_b_module:SISTEMA_Procesador2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_b_module:SISTEMA_Procesador2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                    ; altsyncram_msi1                                ; work         ;
;    |SISTEMA_SDRAM:sdram|                                                                                                                ; 230 (176)           ; 250 (158)                 ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_SDRAM:sdram                                                                                                                                                                                                                                                                                                                                                            ; SISTEMA_SDRAM                                  ; SISTEMA      ;
;       |SISTEMA_SDRAM_input_efifo_module:the_SISTEMA_SDRAM_input_efifo_module|                                                           ; 54 (54)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_SDRAM:sdram|SISTEMA_SDRAM_input_efifo_module:the_SISTEMA_SDRAM_input_efifo_module                                                                                                                                                                                                                                                                                      ; SISTEMA_SDRAM_input_efifo_module               ; SISTEMA      ;
;    |SISTEMA_SRAM1:sram1|                                                                                                                ; 38 (2)              ; 2 (0)                     ; 1024000           ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_SRAM1:sram1                                                                                                                                                                                                                                                                                                                                                            ; SISTEMA_SRAM1                                  ; SISTEMA      ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 36 (0)              ; 2 (0)                     ; 1024000           ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                  ; altsyncram                                     ; work         ;
;          |altsyncram_nbm1:auto_generated|                                                                                               ; 36 (0)              ; 2 (2)                     ; 1024000           ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram|altsyncram_nbm1:auto_generated                                                                                                                                                                                                                                                                                                   ; altsyncram_nbm1                                ; work         ;
;             |decode_8la:decode3|                                                                                                        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram|altsyncram_nbm1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                                                                ; decode_8la                                     ; work         ;
;             |mux_5hb:mux2|                                                                                                              ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram|altsyncram_nbm1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                                                      ; mux_5hb                                        ; work         ;
;    |SISTEMA_SRAM2:sram2|                                                                                                                ; 38 (2)              ; 2 (0)                     ; 1024000           ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_SRAM2:sram2                                                                                                                                                                                                                                                                                                                                                            ; SISTEMA_SRAM2                                  ; SISTEMA      ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 36 (0)              ; 2 (0)                     ; 1024000           ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_SRAM2:sram2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                  ; altsyncram                                     ; work         ;
;          |altsyncram_obm1:auto_generated|                                                                                               ; 36 (0)              ; 2 (2)                     ; 1024000           ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_SRAM2:sram2|altsyncram:the_altsyncram|altsyncram_obm1:auto_generated                                                                                                                                                                                                                                                                                                   ; altsyncram_obm1                                ; work         ;
;             |decode_8la:decode3|                                                                                                        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_SRAM2:sram2|altsyncram:the_altsyncram|altsyncram_obm1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                                                                ; decode_8la                                     ; work         ;
;             |mux_5hb:mux2|                                                                                                              ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_SRAM2:sram2|altsyncram:the_altsyncram|altsyncram_obm1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                                                      ; mux_5hb                                        ; work         ;
;    |SISTEMA_TIMER:timer|                                                                                                                ; 112 (112)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_TIMER:timer                                                                                                                                                                                                                                                                                                                                                            ; SISTEMA_TIMER                                  ; SISTEMA      ;
;    |SISTEMA_mm_interconnect_0:mm_interconnect_0|                                                                                        ; 678 (0)             ; 352 (0)                   ; 128               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                    ; SISTEMA_mm_interconnect_0                      ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                   ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                      ; SISTEMA_mm_interconnect_0_cmd_demux            ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                              ; SISTEMA_mm_interconnect_0_cmd_demux_001        ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_003|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_003                                                                                                                                                                                                                                                                              ; SISTEMA_mm_interconnect_0_cmd_demux_001        ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                              ; SISTEMA_mm_interconnect_0_cmd_demux_001        ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                              ; SISTEMA_mm_interconnect_0_cmd_demux_001        ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                              ; SISTEMA_mm_interconnect_0_cmd_demux_001        ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_004|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                              ; SISTEMA_mm_interconnect_0_cmd_demux_001        ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_005|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                              ; SISTEMA_mm_interconnect_0_cmd_demux_001        ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_006|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_006                                                                                                                                                                                                                                                                              ; SISTEMA_mm_interconnect_0_cmd_demux_001        ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_007|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_007                                                                                                                                                                                                                                                                              ; SISTEMA_mm_interconnect_0_cmd_demux_001        ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                           ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                              ; SISTEMA_mm_interconnect_0_cmd_demux_002        ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                               ; 18 (14)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                  ; SISTEMA_mm_interconnect_0_cmd_mux_001          ; SISTEMA      ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                       ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                               ; 54 (50)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                  ; SISTEMA_mm_interconnect_0_cmd_mux_001          ; SISTEMA      ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                       ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                               ; 28 (24)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                  ; SISTEMA_mm_interconnect_0_cmd_mux_001          ; SISTEMA      ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                       ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                               ; 52 (48)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                  ; SISTEMA_mm_interconnect_0_cmd_mux_001          ; SISTEMA      ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                       ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                               ; 58 (54)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                  ; SISTEMA_mm_interconnect_0_cmd_mux_001          ; SISTEMA      ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                       ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_006|                                                                               ; 54 (50)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                                                                                                                                  ; SISTEMA_mm_interconnect_0_cmd_mux_001          ; SISTEMA      ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                       ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_007|                                                                               ; 58 (54)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_007                                                                                                                                                                                                                                                                                  ; SISTEMA_mm_interconnect_0_cmd_mux_001          ; SISTEMA      ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                       ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_router:router|                                                                                         ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                            ; SISTEMA_mm_interconnect_0_router               ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_router_001:router_001|                                                                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                    ; SISTEMA_mm_interconnect_0_router_001           ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_router_002:router_002|                                                                                 ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                    ; SISTEMA_mm_interconnect_0_router_002           ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_router_003:router_003|                                                                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                                    ; SISTEMA_mm_interconnect_0_router_003           ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                       ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                          ; SISTEMA_mm_interconnect_0_rsp_mux              ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                               ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                                  ; SISTEMA_mm_interconnect_0_rsp_mux_002          ; SISTEMA      ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                          ; SISTEMA      ;
;       |altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|                                                                              ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                          ; SISTEMA      ;
;       |altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|                                                                ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                          ; SISTEMA      ;
;       |altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|                                                                ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                          ; SISTEMA      ;
;       |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                                 ; 15 (15)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                          ; SISTEMA      ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                               ; altsyncram                                     ; work         ;
;             |altsyncram_40n1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                                ; altsyncram_40n1                                ; work         ;
;       |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                   ; 31 (31)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; SISTEMA      ;
;       |altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|                                                                                   ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; SISTEMA      ;
;       |altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|                                                                                   ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; SISTEMA      ;
;       |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                   ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; SISTEMA      ;
;       |altera_merlin_master_agent:procesador1_data_master_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_data_master_agent                                                                                                                                                                                                                                                                           ; altera_merlin_master_agent                     ; SISTEMA      ;
;       |altera_merlin_master_agent:procesador1_instruction_master_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_instruction_master_agent                                                                                                                                                                                                                                                                    ; altera_merlin_master_agent                     ; SISTEMA      ;
;       |altera_merlin_master_agent:procesador2_data_master_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador2_data_master_agent                                                                                                                                                                                                                                                                           ; altera_merlin_master_agent                     ; SISTEMA      ;
;       |altera_merlin_master_agent:procesador2_instruction_master_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador2_instruction_master_agent                                                                                                                                                                                                                                                                    ; altera_merlin_master_agent                     ; SISTEMA      ;
;       |altera_merlin_master_translator:procesador1_data_master_translator|                                                              ; 11 (11)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_data_master_translator                                                                                                                                                                                                                                                                 ; altera_merlin_master_translator                ; SISTEMA      ;
;       |altera_merlin_master_translator:procesador1_instruction_master_translator|                                                       ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_instruction_master_translator                                                                                                                                                                                                                                                          ; altera_merlin_master_translator                ; SISTEMA      ;
;       |altera_merlin_master_translator:procesador2_data_master_translator|                                                              ; 10 (10)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador2_data_master_translator                                                                                                                                                                                                                                                                 ; altera_merlin_master_translator                ; SISTEMA      ;
;       |altera_merlin_master_translator:procesador2_instruction_master_translator|                                                       ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador2_instruction_master_translator                                                                                                                                                                                                                                                          ; altera_merlin_master_translator                ; SISTEMA      ;
;       |altera_merlin_slave_agent:procesador1_debug_mem_slave_agent|                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                      ; SISTEMA      ;
;       |altera_merlin_slave_agent:procesador2_debug_mem_slave_agent|                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador2_debug_mem_slave_agent                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                      ; SISTEMA      ;
;       |altera_merlin_slave_agent:sdram_s1_agent|                                                                                        ; 12 (9)              ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                      ; SISTEMA      ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor               ; SISTEMA      ;
;       |altera_merlin_slave_agent:timer_s1_agent|                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                      ; SISTEMA      ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                           ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                 ; SISTEMA      ;
;       |altera_merlin_slave_translator:ldr_adc_slave_translator|                                                                         ; 2 (2)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                 ; SISTEMA      ;
;       |altera_merlin_slave_translator:procesador1_debug_mem_slave_translator|                                                           ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                 ; SISTEMA      ;
;       |altera_merlin_slave_translator:procesador2_debug_mem_slave_translator|                                                           ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador2_debug_mem_slave_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                 ; SISTEMA      ;
;       |altera_merlin_slave_translator:sram1_s1_translator|                                                                              ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram1_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                 ; SISTEMA      ;
;       |altera_merlin_slave_translator:sram2_s1_translator|                                                                              ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram2_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                 ; SISTEMA      ;
;       |altera_merlin_slave_translator:timer_s1_translator|                                                                              ; 5 (5)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                 ; SISTEMA      ;
;       |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                          ; 50 (50)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                    ; SISTEMA      ;
;       |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                          ; 17 (17)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                    ; SISTEMA      ;
;    |altera_reset_controller:rst_controller_001|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                        ; SISTEMA      ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                         ; altera_reset_controller                        ; SISTEMA      ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                      ; SISTEMA      ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                      ; SISTEMA      ;
;    |sld_hub:auto_hub|                                                                                                                   ; 137 (1)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 136 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 136 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                            ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 136 (1)             ; 91 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                        ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 135 (0)             ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 135 (93)            ; 84 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                               ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                       ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                     ; sld_shadow_jsm                                 ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------+
; SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None              ;
; SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None              ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None              ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None              ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None              ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem|SISTEMA_Procesador2_cpu_ociram_sp_ram_module:SISTEMA_Procesador2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None              ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_a_module:SISTEMA_Procesador2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None              ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_b_module:SISTEMA_Procesador2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None              ;
; SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram|altsyncram_nbm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                  ; AUTO ; Single Port      ; 32000        ; 32           ; --           ; --           ; 1024000 ; SISTEMA_SRAM1.hex ;
; SISTEMA_SRAM2:sram2|altsyncram:the_altsyncram|altsyncram_obm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                  ; AUTO ; Single Port      ; 32000        ; 32           ; --           ; --           ; 1024000 ; SISTEMA_SRAM2.hex ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File                                                      ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; N/A    ; Qsys                               ; 17.0    ; N/A          ; N/A          ; |SISTEMA                                                                                                                                                                                                                                                                     ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                      ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                      ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                      ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                      ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                      ;
; Altera ; altera_irq_mapper                  ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_irq_mapper:irq_mapper                                                                                                                                                                                                                                       ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_irq_mapper                  ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_irq_mapper:irq_mapper_001                                                                                                                                                                                                                                   ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart                                                                                                                                                                                                                                         ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_mm_interconnect             ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                         ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_st_adapter           ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                           ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; error_adapter                      ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                               ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_st_adapter           ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                       ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; error_adapter                      ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                           ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_st_adapter           ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                       ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; error_adapter                      ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                           ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_st_adapter           ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                       ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; error_adapter                      ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                           ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_st_adapter           ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                                                                                   ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; error_adapter                      ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0                                                                   ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_st_adapter           ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                       ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; error_adapter                      ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                           ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_st_adapter           ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                       ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; error_adapter                      ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                           ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_st_adapter           ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                       ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; error_adapter                      ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                           ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                           ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                   ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                   ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_003                                                                                                                                                                   ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                               ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                       ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                       ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                       ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                       ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                       ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                       ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_007                                                                                                                                                                       ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_agent          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                             ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                        ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_translator     ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                   ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_agent          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent                                                                                                                                                                           ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo                                                                                                                                                                      ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_translator     ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator                                                                                                                                                                 ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_master_agent         ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_data_master_agent                                                                                                                                                                ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_master_translator    ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_data_master_translator                                                                                                                                                      ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_agent          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent                                                                                                                                                             ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                        ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_translator     ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator                                                                                                                                                   ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_master_agent         ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_instruction_master_agent                                                                                                                                                         ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_master_translator    ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_instruction_master_translator                                                                                                                                               ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_master_agent         ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador2_data_master_agent                                                                                                                                                                ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_master_translator    ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador2_data_master_translator                                                                                                                                                      ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_agent          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador2_debug_mem_slave_agent                                                                                                                                                             ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                        ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_translator     ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador2_debug_mem_slave_translator                                                                                                                                                   ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_master_agent         ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador2_instruction_master_agent                                                                                                                                                         ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_master_translator    ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador2_instruction_master_translator                                                                                                                                               ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_router               ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router:router                                                                                                                                                                                 ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_router               ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_001:router_001                                                                                                                                                                         ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_router               ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_002                                                                                                                                                                         ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_router               ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_003:router_003                                                                                                                                                                         ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_router               ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_004:router_004                                                                                                                                                                         ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_router               ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_005:router_005                                                                                                                                                                         ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_router               ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_006:router_006                                                                                                                                                                         ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_router               ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_005:router_007                                                                                                                                                                         ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_router               ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_008:router_008                                                                                                                                                                         ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_router               ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_006:router_009                                                                                                                                                                         ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_router               ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_010:router_010                                                                                                                                                                         ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_router               ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_010:router_011                                                                                                                                                                         ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                           ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                   ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                   ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                   ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                   ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_005                                                                                                                                                                   ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_006                                                                                                                                                                   ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_007                                                                                                                                                                   ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                               ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                       ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                       ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_multiplexer          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_003                                                                                                                                                                       ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_agent          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                         ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                           ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                      ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_width_adapter        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                  ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_width_adapter        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                  ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_translator     ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                      ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_agent          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent                                                                                                                                                                                ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo                                                                                                                                                                           ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_translator     ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram1_s1_translator                                                                                                                                                                      ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_agent          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram2_s1_agent                                                                                                                                                                                ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo                                                                                                                                                                           ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_translator     ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram2_s1_translator                                                                                                                                                                      ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_agent          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                           ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_translator     ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                      ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_pll                         ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_PLL:pll                                                                                                                                                                                                                                                     ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_nios2_gen2                  ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_Procesador1:procesador1                                                                                                                                                                                                                                     ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_nios2_gen2_unit             ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu                                                                                                                                                                                                         ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_nios2_gen2                  ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_Procesador2:procesador2                                                                                                                                                                                                                                     ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_nios2_gen2_unit             ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu                                                                                                                                                                                                         ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_reset_controller            ; 17.0    ; N/A          ; N/A          ; |SISTEMA|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_reset_controller            ; 17.0    ; N/A          ; N/A          ; |SISTEMA|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                          ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_SDRAM:sdram                                                                                                                                                                                                                                                 ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_SRAM1:sram1                                                                                                                                                                                                                                                 ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_SRAM2:sram2                                                                                                                                                                                                                                                 ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_timer                ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_TIMER:timer                                                                                                                                                                                                                                                 ; C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/SISTEMA.qsys ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |SISTEMA|SISTEMA_SDRAM:sdram|m_next                                          ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SISTEMA|SISTEMA_SDRAM:sdram|m_state                                                                                                                                                  ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |SISTEMA|SISTEMA_SDRAM:sdram|i_next            ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |SISTEMA|SISTEMA_SDRAM:sdram|i_state                                            ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|currState                                                                                                                          ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+
; Name                           ; currState.pauseStateNoAddrIncr ; currState.initCtrlRegState ; currState.pauseState ; currState.doneState ; currState.transState ; currState.waitState ; currState.resetState ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+
; currState.resetState           ; 0                              ; 0                          ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ;
; currState.waitState            ; 0                              ; 0                          ; 0                    ; 0                   ; 0                    ; 1                   ; 1                    ;
; currState.transState           ; 0                              ; 0                          ; 0                    ; 0                   ; 1                    ; 0                   ; 1                    ;
; currState.doneState            ; 0                              ; 0                          ; 0                    ; 1                   ; 0                    ; 0                   ; 1                    ;
; currState.pauseState           ; 0                              ; 0                          ; 1                    ; 0                   ; 0                    ; 0                   ; 1                    ;
; currState.initCtrlRegState     ; 0                              ; 1                          ; 0                    ; 0                   ; 0                    ; 0                   ; 1                    ;
; currState.pauseStateNoAddrIncr ; 1                              ; 0                          ; 0                    ; 0                   ; 0                    ; 0                   ; 1                    ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_debug:the_SISTEMA_Procesador2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_debug:the_SISTEMA_Procesador2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Total number of protected registers is 54                                                                                                                                                                                                                                                                                                                                              ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram2_s1_translator|av_chipselect_pre                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram1_s1_translator|av_chipselect_pre                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator|av_readdata_pre[12..14,16..31]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_SDRAM:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[2..31]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ipending_reg[2..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_im:the_SISTEMA_Procesador2_cpu_nios2_oci_im|trc_wrap                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_im:the_SISTEMA_Procesador2_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[2..31]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ipending_reg[2..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_im:the_SISTEMA_Procesador1_cpu_nios2_oci_im|trc_wrap                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_im:the_SISTEMA_Procesador1_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                       ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                       ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                               ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                               ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                      ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                      ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                      ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                      ;
; SISTEMA_SDRAM:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                         ; Merged with SISTEMA_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                 ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break|trigger_state                                                                                          ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_break:the_SISTEMA_Procesador2_cpu_nios2_oci_break|trigger_state                                                                                          ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_data_master_agent|hold_waitrequest                                                                                                                                                                                                          ; Merged with SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                   ; Merged with SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador2_data_master_agent|hold_waitrequest                                                                                                                                                                                                          ; Merged with SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador2_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                   ; Merged with SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador2_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram1_s1_translator|waitrequest_reset_override                                                                                                                                                                                                      ; Merged with SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram2_s1_translator|waitrequest_reset_override                                                                                                                                                                                                      ; Merged with SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                      ; Merged with SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                      ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                      ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                      ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                      ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][82]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][82]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][82]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                            ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                            ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                            ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                            ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                            ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                            ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                       ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_break:the_SISTEMA_Procesador2_cpu_nios2_oci_break|trigger_state                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_dbrk|dbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk|dbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_break:the_SISTEMA_Procesador2_cpu_nios2_oci_break|trigbrktype                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break|trigbrktype                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count[0]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_007|share_count[0]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_SDRAM:sdram|m_next~9                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_SDRAM:sdram|m_next~10                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_SDRAM:sdram|m_next~13                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_SDRAM:sdram|m_next~14                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_SDRAM:sdram|m_next~16                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_SDRAM:sdram|i_next~4                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_SDRAM:sdram|i_next~5                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_SDRAM:sdram|i_next~6                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_SDRAM:sdram|i_state~14                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_SDRAM:sdram|i_state~15                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_SDRAM:sdram|i_state~16                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|currState~2                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|currState~3                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|currState~4                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize.011 ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize.001 ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|DRsize.011 ; Merged with SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|DRsize.001 ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..26]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 967                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                          ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                            ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                       ; Lost Fanouts                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][71],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][71],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][71],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_dbrk|dbrk_break,                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_break:the_SISTEMA_Procesador2_cpu_nios2_oci_break|trigbrktype                                                                                            ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk|dbrk_break,                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break|trigbrktype                                                                                            ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                    ; Lost Fanouts                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_break:the_SISTEMA_Procesador2_cpu_nios2_oci_break|trigger_state                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                      ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                      ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                    ; Lost Fanouts                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                      ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                    ; Lost Fanouts                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                      ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                    ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                    ; Lost Fanouts                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                   ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                     ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                     ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                        ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                     ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                        ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                          ; Stuck at VCC                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                          ; Stuck at VCC                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                          ; Stuck at VCC                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                          ; Stuck at VCC                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                          ; Stuck at VCC                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                          ; Stuck at VCC                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count[0]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                          ; Stuck at VCC                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_007|share_count[0]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|DRsize.101 ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize.101 ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                        ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2393  ;
; Number of registers using Synchronous Clear  ; 470   ;
; Number of registers using Synchronous Load   ; 370   ;
; Number of registers using Asynchronous Clear ; 1392  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1278  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SISTEMA_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                    ; 2       ;
; SISTEMA_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                    ; 1       ;
; SISTEMA_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                    ; 2       ;
; SISTEMA_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                    ; 2       ;
; SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]                                                                                                                                                                                                                                                                    ; 2       ;
; SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]                                                                                                                                                                                                                                                                    ; 2       ;
; SISTEMA_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                  ; 11      ;
; SISTEMA_SDRAM:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                    ; 2       ;
; SISTEMA_SDRAM:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                    ; 2       ;
; SISTEMA_SDRAM:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                    ; 2       ;
; SISTEMA_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                    ; 2       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                          ; 32      ;
; SISTEMA_SDRAM:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                          ; 2       ;
; SISTEMA_SDRAM:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                                         ; 2       ;
; SISTEMA_SDRAM:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                                         ; 2       ;
; SISTEMA_SDRAM:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                                          ; 2       ;
; SISTEMA_SDRAM:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                                          ; 2       ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                      ; 11      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; SISTEMA_JTAG_UART:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                      ; 4       ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; SISTEMA_JTAG_UART:jtag_uart|t_dav                                                                                                                                                                                                                                                                                               ; 3       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                      ; 6       ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                      ; 6       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|i_read                                                                                                                                                                                                                                                              ; 6       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                            ; 2       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                            ; 2       ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|i_read                                                                                                                                                                                                                                                              ; 6       ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                            ; 2       ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                            ; 2       ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                          ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                               ; 2       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                        ; 2       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                        ; 2       ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                        ; 2       ;
; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                        ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; SISTEMA_TIMER:timer|internal_counter[16]                                                                                                                                                                                                                                                                                        ; 3       ;
; SISTEMA_TIMER:timer|internal_counter[15]                                                                                                                                                                                                                                                                                        ; 3       ;
; SISTEMA_TIMER:timer|internal_counter[10]                                                                                                                                                                                                                                                                                        ; 3       ;
; SISTEMA_TIMER:timer|internal_counter[9]                                                                                                                                                                                                                                                                                         ; 3       ;
; SISTEMA_TIMER:timer|internal_counter[7]                                                                                                                                                                                                                                                                                         ; 3       ;
; SISTEMA_TIMER:timer|internal_counter[4]                                                                                                                                                                                                                                                                                         ; 3       ;
; SISTEMA_TIMER:timer|internal_counter[3]                                                                                                                                                                                                                                                                                         ; 3       ;
; SISTEMA_TIMER:timer|internal_counter[2]                                                                                                                                                                                                                                                                                         ; 3       ;
; SISTEMA_TIMER:timer|internal_counter[1]                                                                                                                                                                                                                                                                                         ; 3       ;
; SISTEMA_TIMER:timer|internal_counter[0]                                                                                                                                                                                                                                                                                         ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; SISTEMA_TIMER:timer|period_h_register[0]                                                                                                                                                                                                                                                                                        ; 2       ;
; SISTEMA_TIMER:timer|period_l_register[15]                                                                                                                                                                                                                                                                                       ; 2       ;
; SISTEMA_TIMER:timer|period_l_register[10]                                                                                                                                                                                                                                                                                       ; 2       ;
; SISTEMA_TIMER:timer|period_l_register[9]                                                                                                                                                                                                                                                                                        ; 2       ;
; SISTEMA_TIMER:timer|period_l_register[7]                                                                                                                                                                                                                                                                                        ; 2       ;
; SISTEMA_TIMER:timer|period_l_register[4]                                                                                                                                                                                                                                                                                        ; 2       ;
; SISTEMA_TIMER:timer|period_l_register[3]                                                                                                                                                                                                                                                                                        ; 2       ;
; SISTEMA_TIMER:timer|period_l_register[2]                                                                                                                                                                                                                                                                                        ; 2       ;
; SISTEMA_TIMER:timer|period_l_register[1]                                                                                                                                                                                                                                                                                        ; 2       ;
; SISTEMA_TIMER:timer|period_l_register[0]                                                                                                                                                                                                                                                                                        ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 73                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                           ; Megafunction                                                                                          ; Type ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------+
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0..15] ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[5]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|address[2]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[8]                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|d_writedata[29]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|ad_or_ltc_error_count[0]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[3]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                   ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|E_shift_rot_result[11]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|D_iw[20]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|D_iw[8]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[1]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_alu_result[30]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_alu_result[14]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|MonDReg[21]                                                                                                                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|MonDReg[9]                                                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|MonAReg[3]                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break|break_readreg[11]                                                                                                                ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem|MonDReg[7]                                                                                                                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem|MonDReg[5]                                                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem|MonAReg[6]                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_break:the_SISTEMA_Procesador2_cpu_nios2_oci_break|break_readreg[21]                                                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|F_pc[20]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|sr[37]                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|sr[33]                               ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|sr[11]                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|sr[22]                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|sr[37]                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|sr[34]                               ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|sr[6]                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|sr[20]                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |SISTEMA|SISTEMA_SDRAM:sdram|SISTEMA_SDRAM_input_efifo_module:the_SISTEMA_SDRAM_input_efifo_module|entries[1]                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SISTEMA|SISTEMA_SDRAM:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                             ;
; 10:1               ; 12 bits   ; 72 LEs        ; 60 LEs               ; 12 LEs                 ; Yes        ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SISTEMA|SISTEMA_SDRAM:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |SISTEMA|SISTEMA_SDRAM:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |SISTEMA|SISTEMA_SDRAM:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |SISTEMA|SISTEMA_SDRAM:sdram|active_dqm[1]                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_SDRAM:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram|altsyncram_nbm1:auto_generated|mux_5hb:mux2|l2_w22_n0_mux_dataout                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_SRAM2:sram2|altsyncram:the_altsyncram|altsyncram_obm1:auto_generated|mux_5hb:mux2|l2_w4_n0_mux_dataout                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_002|src_channel[4]                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_logic_result[30]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_rf_wr_data[2]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|E_logic_result[31]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|W_rf_wr_data[15]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |SISTEMA|SISTEMA_SDRAM:sdram|Selector34                                                                                                                                                                                                                                                                                                                           ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |SISTEMA|SISTEMA_SDRAM:sdram|Selector24                                                                                                                                                                                                                                                                                                                           ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |SISTEMA|SISTEMA_SDRAM:sdram|Selector27                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_a_module:SISTEMA_Procesador2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_b_module:SISTEMA_Procesador2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_debug:the_SISTEMA_Procesador2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem|SISTEMA_Procesador2_cpu_ociram_sp_ram_module:SISTEMA_Procesador2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for SISTEMA_SDRAM:sdram                    ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram|altsyncram_nbm1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_SRAM2:sram2|altsyncram:the_altsyncram|altsyncram_obm1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:rsp_demux_007 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 8           ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 8           ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_LDR:ldr ;
+----------------+------------+--------------------------------+
; Parameter Name ; Value      ; Type                           ;
+----------------+------------+--------------------------------+
; tsclk          ; 8          ; Signed Integer                 ;
; numch          ; 3          ; Signed Integer                 ;
; board          ; DE1-SoC    ; String                         ;
; board_rev      ; Autodetect ; String                         ;
; max10pllmultby ; 1          ; Signed Integer                 ;
; max10plldivby  ; 1          ; Signed Integer                 ;
+----------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL ;
+-----------------------+------------+-----------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                      ;
+-----------------------+------------+-----------------------------------------------------------+
; T_SCLK                ; 8          ; Signed Integer                                            ;
; NUM_CH                ; 3          ; Signed Integer                                            ;
; BOARD                 ; DE1-SoC    ; String                                                    ;
; BOARD_REV             ; Autodetect ; String                                                    ;
; MAX10_PLL_MULTIPLY_BY ; 1          ; Signed Integer                                            ;
; MAX10_PLL_DIVIDE_BY   ; 10         ; Signed Integer                                            ;
+-----------------------+------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_PLL:pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------+
; Parameter Name                       ; Value                  ; Type                 ;
+--------------------------------------+------------------------+----------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String               ;
; fractional_vco_multiplier            ; false                  ; String               ;
; pll_type                             ; General                ; String               ;
; pll_subtype                          ; General                ; String               ;
; number_of_clocks                     ; 2                      ; Signed Integer       ;
; operation_mode                       ; normal                 ; String               ;
; deserialization_factor               ; 4                      ; Signed Integer       ;
; data_rate                            ; 0                      ; Signed Integer       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer       ;
; output_clock_frequency0              ; 100.000000 MHz         ; String               ;
; phase_shift0                         ; 0 ps                   ; String               ;
; duty_cycle0                          ; 50                     ; Signed Integer       ;
; output_clock_frequency1              ; 100.000000 MHz         ; String               ;
; phase_shift1                         ; -3750 ps               ; String               ;
; duty_cycle1                          ; 50                     ; Signed Integer       ;
; output_clock_frequency2              ; 0 MHz                  ; String               ;
; phase_shift2                         ; 0 ps                   ; String               ;
; duty_cycle2                          ; 50                     ; Signed Integer       ;
; output_clock_frequency3              ; 0 MHz                  ; String               ;
; phase_shift3                         ; 0 ps                   ; String               ;
; duty_cycle3                          ; 50                     ; Signed Integer       ;
; output_clock_frequency4              ; 0 MHz                  ; String               ;
; phase_shift4                         ; 0 ps                   ; String               ;
; duty_cycle4                          ; 50                     ; Signed Integer       ;
; output_clock_frequency5              ; 0 MHz                  ; String               ;
; phase_shift5                         ; 0 ps                   ; String               ;
; duty_cycle5                          ; 50                     ; Signed Integer       ;
; output_clock_frequency6              ; 0 MHz                  ; String               ;
; phase_shift6                         ; 0 ps                   ; String               ;
; duty_cycle6                          ; 50                     ; Signed Integer       ;
; output_clock_frequency7              ; 0 MHz                  ; String               ;
; phase_shift7                         ; 0 ps                   ; String               ;
; duty_cycle7                          ; 50                     ; Signed Integer       ;
; output_clock_frequency8              ; 0 MHz                  ; String               ;
; phase_shift8                         ; 0 ps                   ; String               ;
; duty_cycle8                          ; 50                     ; Signed Integer       ;
; output_clock_frequency9              ; 0 MHz                  ; String               ;
; phase_shift9                         ; 0 ps                   ; String               ;
; duty_cycle9                          ; 50                     ; Signed Integer       ;
; output_clock_frequency10             ; 0 MHz                  ; String               ;
; phase_shift10                        ; 0 ps                   ; String               ;
; duty_cycle10                         ; 50                     ; Signed Integer       ;
; output_clock_frequency11             ; 0 MHz                  ; String               ;
; phase_shift11                        ; 0 ps                   ; String               ;
; duty_cycle11                         ; 50                     ; Signed Integer       ;
; output_clock_frequency12             ; 0 MHz                  ; String               ;
; phase_shift12                        ; 0 ps                   ; String               ;
; duty_cycle12                         ; 50                     ; Signed Integer       ;
; output_clock_frequency13             ; 0 MHz                  ; String               ;
; phase_shift13                        ; 0 ps                   ; String               ;
; duty_cycle13                         ; 50                     ; Signed Integer       ;
; output_clock_frequency14             ; 0 MHz                  ; String               ;
; phase_shift14                        ; 0 ps                   ; String               ;
; duty_cycle14                         ; 50                     ; Signed Integer       ;
; output_clock_frequency15             ; 0 MHz                  ; String               ;
; phase_shift15                        ; 0 ps                   ; String               ;
; duty_cycle15                         ; 50                     ; Signed Integer       ;
; output_clock_frequency16             ; 0 MHz                  ; String               ;
; phase_shift16                        ; 0 ps                   ; String               ;
; duty_cycle16                         ; 50                     ; Signed Integer       ;
; output_clock_frequency17             ; 0 MHz                  ; String               ;
; phase_shift17                        ; 0 ps                   ; String               ;
; duty_cycle17                         ; 50                     ; Signed Integer       ;
; clock_name_0                         ;                        ; String               ;
; clock_name_1                         ;                        ; String               ;
; clock_name_2                         ;                        ; String               ;
; clock_name_3                         ;                        ; String               ;
; clock_name_4                         ;                        ; String               ;
; clock_name_5                         ;                        ; String               ;
; clock_name_6                         ;                        ; String               ;
; clock_name_7                         ;                        ; String               ;
; clock_name_8                         ;                        ; String               ;
; clock_name_global_0                  ; false                  ; String               ;
; clock_name_global_1                  ; false                  ; String               ;
; clock_name_global_2                  ; false                  ; String               ;
; clock_name_global_3                  ; false                  ; String               ;
; clock_name_global_4                  ; false                  ; String               ;
; clock_name_global_5                  ; false                  ; String               ;
; clock_name_global_6                  ; false                  ; String               ;
; clock_name_global_7                  ; false                  ; String               ;
; clock_name_global_8                  ; false                  ; String               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer       ;
; m_cnt_bypass_en                      ; false                  ; String               ;
; m_cnt_odd_div_duty_en                ; false                  ; String               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer       ;
; n_cnt_bypass_en                      ; false                  ; String               ;
; n_cnt_odd_div_duty_en                ; false                  ; String               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer       ;
; c_cnt_bypass_en0                     ; false                  ; String               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer       ;
; c_cnt_bypass_en1                     ; false                  ; String               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer       ;
; c_cnt_bypass_en2                     ; false                  ; String               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer       ;
; c_cnt_bypass_en3                     ; false                  ; String               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer       ;
; c_cnt_bypass_en4                     ; false                  ; String               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer       ;
; c_cnt_bypass_en5                     ; false                  ; String               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer       ;
; c_cnt_bypass_en6                     ; false                  ; String               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer       ;
; c_cnt_bypass_en7                     ; false                  ; String               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer       ;
; c_cnt_bypass_en8                     ; false                  ; String               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer       ;
; c_cnt_bypass_en9                     ; false                  ; String               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer       ;
; c_cnt_bypass_en10                    ; false                  ; String               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer       ;
; c_cnt_bypass_en11                    ; false                  ; String               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer       ;
; c_cnt_bypass_en12                    ; false                  ; String               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer       ;
; c_cnt_bypass_en13                    ; false                  ; String               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer       ;
; c_cnt_bypass_en14                    ; false                  ; String               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer       ;
; c_cnt_bypass_en15                    ; false                  ; String               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer       ;
; c_cnt_bypass_en16                    ; false                  ; String               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer       ;
; c_cnt_bypass_en17                    ; false                  ; String               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer       ;
; pll_vco_div                          ; 1                      ; Signed Integer       ;
; pll_slf_rst                          ; false                  ; String               ;
; pll_bw_sel                           ; low                    ; String               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String               ;
; pll_cp_current                       ; 0                      ; Signed Integer       ;
; pll_bwctrl                           ; 0                      ; Signed Integer       ;
; pll_fractional_division              ; 1                      ; Signed Integer       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer       ;
; pll_dsm_out_sel                      ; 1st_order              ; String               ;
; mimic_fbclk_type                     ; gclk                   ; String               ;
; pll_fbclk_mux_1                      ; glb                    ; String               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer       ;
; refclk1_frequency                    ; 0 MHz                  ; String               ;
; pll_clkin_0_src                      ; clk_0                  ; String               ;
; pll_clkin_1_src                      ; clk_0                  ; String               ;
; pll_clk_loss_sw_en                   ; false                  ; String               ;
; pll_auto_clk_sw_en                   ; false                  ; String               ;
; pll_manu_clk_sw_en                   ; false                  ; String               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String               ;
+--------------------------------------+------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                           ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                           ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                   ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                           ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                           ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                   ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                           ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                   ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                   ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_a_module:SISTEMA_Procesador2_cpu_register_bank_a ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_a_module:SISTEMA_Procesador2_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_b_module:SISTEMA_Procesador2_cpu_register_bank_b ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_b_module:SISTEMA_Procesador2_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_debug:the_SISTEMA_Procesador2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem|SISTEMA_Procesador2_cpu_ociram_sp_ram_module:SISTEMA_Procesador2_cpu_ociram_sp_ram ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem|SISTEMA_Procesador2_cpu_ociram_sp_ram_module:SISTEMA_Procesador2_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador2_cpu_debug_slave_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                           ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                           ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                   ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                           ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                           ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                   ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                           ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                   ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                   ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_SRAM1:sram1 ;
+----------------+-------------------+-----------------------------+
; Parameter Name ; Value             ; Type                        ;
+----------------+-------------------+-----------------------------+
; INIT_FILE      ; SISTEMA_SRAM1.hex ; String                      ;
+----------------+-------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 32000                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; SISTEMA_SRAM1.hex    ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 32000                ; Signed Integer                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_nbm1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_SRAM2:sram2 ;
+----------------+-------------------+-----------------------------+
; Parameter Name ; Value             ; Type                        ;
+----------------+-------------------+-----------------------------+
; INIT_FILE      ; SISTEMA_SRAM2.hex ; String                      ;
+----------------+-------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_SRAM2:sram2|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 32000                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; SISTEMA_SRAM2.hex    ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 32000                ; Signed Integer                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_obm1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador2_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador2_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram1_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador2_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram2_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                       ;
; ID                        ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador2_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                ;
; ID                        ; 2     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador2_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                       ;
; ID                        ; 3     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador2_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram2_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router:router|SISTEMA_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_001:router_001|SISTEMA_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_002|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_003:router_003|SISTEMA_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_004:router_004|SISTEMA_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_005:router_005|SISTEMA_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_006:router_006|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_005:router_007|SISTEMA_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_008:router_008|SISTEMA_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_006:router_009|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_010:router_010|SISTEMA_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_010:router_011|SISTEMA_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                  ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                          ;
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                          ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                          ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                          ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                          ;
; OUT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 53    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BYTE_CNT_L ; 51    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                               ;
; ST_DATA_W      ; 85    ; Signed Integer                                                                                                                                                                                                               ;
; ST_CHANNEL_W   ; 8     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                          ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                          ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                          ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                          ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 53    ; Signed Integer                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 54    ; Signed Integer                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 56    ; Signed Integer                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 57    ; Signed Integer                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 59    ; Signed Integer                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 80    ; Signed Integer                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 81    ; Signed Integer                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 60    ; Signed Integer                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 61    ; Signed Integer                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 82    ; Signed Integer                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 84    ; Signed Integer                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 47    ; Signed Integer                                                                                          ;
; IN_ST_DATA_W                  ; 85    ; Signed Integer                                                                                          ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                          ;
; OUT_ST_DATA_W                 ; 103   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                          ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                          ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                          ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                          ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                          ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 74    ; Signed Integer                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 75    ; Signed Integer                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 77    ; Signed Integer                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 98    ; Signed Integer                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 99    ; Signed Integer                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 78    ; Signed Integer                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 79    ; Signed Integer                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 100   ; Signed Integer                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 102   ; Signed Integer                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 65    ; Signed Integer                                                                                          ;
; IN_ST_DATA_W                  ; 103   ; Signed Integer                                                                                          ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                          ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                          ;
; OUT_ST_DATA_W                 ; 85    ; Signed Integer                                                                                          ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                          ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+-------+-----------------------------------------------------+
; Parameter Name            ; Value ; Type                                                ;
+---------------------------+-------+-----------------------------------------------------+
; NUM_RESET_INPUTS          ; 3     ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                              ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                      ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                      ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                      ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                      ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                      ;
+---------------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                               ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                               ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                               ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                               ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                               ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                  ;
; Entity Instance            ; SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                       ;
;     -- lpm_width           ; 8                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                 ;
; Entity Instance            ; SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                       ;
;     -- lpm_width           ; 8                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                 ;
+----------------------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_a_module:SISTEMA_Procesador2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_b_module:SISTEMA_Procesador2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem|SISTEMA_Procesador2_cpu_ociram_sp_ram_module:SISTEMA_Procesador2_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32000                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; SISTEMA_SRAM2:sram2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32000                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------+
; Port           ; Type   ; Severity ; Details                           ;
+----------------+--------+----------+-----------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected            ;
; reset_req      ; Output ; Info     ; Explicitly unconnected            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                      ;
+----------------+--------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                              ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                         ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                           ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                              ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                         ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                       ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_010:router_010|SISTEMA_mm_interconnect_0_router_010_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_008:router_008|SISTEMA_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_006:router_006|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_005:router_005|SISTEMA_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_004:router_004|SISTEMA_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_003:router_003|SISTEMA_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_002|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_001:router_001|SISTEMA_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router:router|SISTEMA_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram2_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador2_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador2_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador2_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador2_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                              ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                              ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram2_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador2_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram1_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador2_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador2_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_SRAM2:sram2" ;
+--------+-------+----------+---------------------+
; Port   ; Type  ; Severity ; Details             ;
+--------+-------+----------+---------------------+
; freeze ; Input ; Info     ; Stuck at GND        ;
+--------+-------+----------+---------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_SRAM1:sram1" ;
+--------+-------+----------+---------------------+
; Port   ; Type  ; Severity ; Details             ;
+--------+-------+----------+---------------------+
; freeze ; Input ; Info     ; Stuck at GND        ;
+--------+-------+----------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_SDRAM:sdram|SISTEMA_SDRAM_input_efifo_module:the_SISTEMA_SDRAM_input_efifo_module"  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador2_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_pib:the_SISTEMA_Procesador2_cpu_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo|SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                            ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador2_cpu_nios2_oci_dtrace|SISTEMA_Procesador2_cpu_nios2_oci_td_mode:SISTEMA_Procesador2_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_itrace:the_SISTEMA_Procesador2_cpu_nios2_oci_itrace" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_debug:the_SISTEMA_Procesador2_cpu_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                               ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_test_bench:the_SISTEMA_Procesador2_cpu_test_bench" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                     ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador2:procesador2" ;
+---------------+--------+----------+-------------------------+
; Port          ; Type   ; Severity ; Details                 ;
+---------------+--------+----------+-------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected  ;
+---------------+--------+----------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_pib:the_SISTEMA_Procesador1_cpu_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo|SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                            ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace|SISTEMA_Procesador1_cpu_nios2_oci_td_mode:SISTEMA_Procesador1_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_itrace:the_SISTEMA_Procesador1_cpu_nios2_oci_itrace" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                               ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_test_bench:the_SISTEMA_Procesador1_cpu_test_bench" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                     ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador1:procesador1" ;
+---------------+--------+----------+-------------------------+
; Port          ; Type   ; Severity ; Details                 ;
+---------------+--------+----------+-------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected  ;
+---------------+--------+----------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_PLL:pll|altera_pll:altera_pll_i"                                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_JTAG_UART:jtag_uart"                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2302                        ;
;     CLR               ; 563                         ;
;     CLR SCLR          ; 109                         ;
;     CLR SCLR SLD      ; 22                          ;
;     CLR SLD           ; 122                         ;
;     ENA               ; 463                         ;
;     ENA CLR           ; 309                         ;
;     ENA CLR SCLR      ; 131                         ;
;     ENA CLR SLD       ; 99                          ;
;     ENA SCLR          ; 150                         ;
;     ENA SCLR SLD      ; 38                          ;
;     ENA SLD           ; 26                          ;
;     SCLR              ; 12                          ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 60                          ;
;     plain             ; 197                         ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 2815                        ;
;     arith             ; 255                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 177                         ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 62                          ;
;         4 data inputs ; 3                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 48                          ;
;         7 data inputs ; 48                          ;
;     normal            ; 2512                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 56                          ;
;         2 data inputs ; 308                         ;
;         3 data inputs ; 470                         ;
;         4 data inputs ; 510                         ;
;         5 data inputs ; 654                         ;
;         6 data inputs ; 511                         ;
; boundary_port         ; 127                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 480                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.32                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 137                                      ;
;     normal            ; 137                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 31                                       ;
;         3 data inputs ; 30                                       ;
;         4 data inputs ; 18                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 29                                       ;
; boundary_port         ; 191                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.63                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:09     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Fri Jan 10 11:55:04 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ACTIVIDAD5 -c ACTIVIDAD5
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Qsys system entity "SISTEMA.qsys"
Info (12250): 2020.01.10.11:55:19 Progress: Loading PROYECTOBE/SISTEMA.qsys
Info (12250): 2020.01.10.11:55:19 Progress: Reading input file
Info (12250): 2020.01.10.11:55:19 Progress: Adding CLOCK_50 [clock_source 17.0]
Info (12250): 2020.01.10.11:55:20 Progress: Parameterizing module CLOCK_50
Info (12250): 2020.01.10.11:55:20 Progress: Adding FC28 [altera_avalon_pio 17.0]
Info (12250): 2020.01.10.11:55:20 Progress: Parameterizing module FC28
Info (12250): 2020.01.10.11:55:20 Progress: Adding JTAG_UART [altera_avalon_jtag_uart 17.0]
Info (12250): 2020.01.10.11:55:20 Progress: Parameterizing module JTAG_UART
Info (12250): 2020.01.10.11:55:20 Progress: Adding LDR [altera_up_avalon_adc 17.0]
Info (12250): 2020.01.10.11:55:21 Progress: Parameterizing module LDR
Info (12250): 2020.01.10.11:55:21 Progress: Adding PLL [altera_pll 17.0]
Info (12250): 2020.01.10.11:55:21 Progress: Parameterizing module PLL
Info (12250): 2020.01.10.11:55:21 Progress: Adding Procesador1 [altera_nios2_gen2 17.0]
Info (12250): 2020.01.10.11:55:22 Progress: Parameterizing module Procesador1
Info (12250): 2020.01.10.11:55:22 Progress: Adding Procesador2 [altera_nios2_gen2 17.0]
Info (12250): 2020.01.10.11:55:22 Progress: Parameterizing module Procesador2
Info (12250): 2020.01.10.11:55:22 Progress: Adding SDRAM [altera_avalon_new_sdram_controller 17.0]
Info (12250): 2020.01.10.11:55:22 Progress: Parameterizing module SDRAM
Info (12250): 2020.01.10.11:55:22 Progress: Adding SRAM1 [altera_avalon_onchip_memory2 17.0]
Info (12250): 2020.01.10.11:55:22 Progress: Parameterizing module SRAM1
Info (12250): 2020.01.10.11:55:22 Progress: Adding SRAM2 [altera_avalon_onchip_memory2 17.0]
Info (12250): 2020.01.10.11:55:22 Progress: Parameterizing module SRAM2
Info (12250): 2020.01.10.11:55:22 Progress: Adding TIMER [altera_avalon_timer 17.0]
Info (12250): 2020.01.10.11:55:22 Progress: Parameterizing module TIMER
Info (12250): 2020.01.10.11:55:22 Progress: Building connections
Info (12250): 2020.01.10.11:55:22 Progress: Parameterizing connections
Info (12250): 2020.01.10.11:55:22 Progress: Validating
Info (12250): 2020.01.10.11:55:25 Progress: Done reading input file
Info (12250): SISTEMA.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): SISTEMA.PLL: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning (12251): SISTEMA.PLL: Able to implement PLL - Actual settings differ from Requested settings
Info (12250): SISTEMA.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): SISTEMA: Generating SISTEMA "SISTEMA" for QUARTUS_SYNTH
Info (12250): JTAG_UART: Starting RTL generation for module 'SISTEMA_JTAG_UART'
Info (12250): JTAG_UART:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SISTEMA_JTAG_UART --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0001_JTAG_UART_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0001_JTAG_UART_gen//SISTEMA_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info (12250): JTAG_UART: Done RTL generation for module 'SISTEMA_JTAG_UART'
Info (12250): JTAG_UART: "SISTEMA" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info (12250): LDR: Starting Generation of ADC Controller for DE-series Board
Info (12250): LDR: C:/intelfpga/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0002_sopcgen/SISTEMA_LDR.v
Info (12250): LDR: "SISTEMA" instantiated altera_up_avalon_adc "LDR"
Info (12250): PLL: "SISTEMA" instantiated altera_pll "PLL"
Info (12250): Procesador1: "SISTEMA" instantiated altera_nios2_gen2 "Procesador1"
Info (12250): Procesador2: "SISTEMA" instantiated altera_nios2_gen2 "Procesador2"
Info (12250): SDRAM: Starting RTL generation for module 'SISTEMA_SDRAM'
Info (12250): SDRAM:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SISTEMA_SDRAM --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0006_SDRAM_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0006_SDRAM_gen//SISTEMA_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SDRAM: Done RTL generation for module 'SISTEMA_SDRAM'
Info (12250): SDRAM: "SISTEMA" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info (12250): SRAM1: Starting RTL generation for module 'SISTEMA_SRAM1'
Info (12250): SRAM1:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SISTEMA_SRAM1 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0007_SRAM1_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0007_SRAM1_gen//SISTEMA_SRAM1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SRAM1: Done RTL generation for module 'SISTEMA_SRAM1'
Info (12250): SRAM1: "SISTEMA" instantiated altera_avalon_onchip_memory2 "SRAM1"
Info (12250): SRAM2: Starting RTL generation for module 'SISTEMA_SRAM2'
Info (12250): SRAM2:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SISTEMA_SRAM2 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0008_SRAM2_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0008_SRAM2_gen//SISTEMA_SRAM2_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SRAM2: Done RTL generation for module 'SISTEMA_SRAM2'
Info (12250): SRAM2: "SISTEMA" instantiated altera_avalon_onchip_memory2 "SRAM2"
Info (12250): TIMER: Starting RTL generation for module 'SISTEMA_TIMER'
Info (12250): TIMER:   Generation command is [exec C:/intelFPGA/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SISTEMA_TIMER --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0009_TIMER_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0009_TIMER_gen//SISTEMA_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info (12250): TIMER: Done RTL generation for module 'SISTEMA_TIMER'
Info (12250): TIMER: "SISTEMA" instantiated altera_avalon_timer "TIMER"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "SISTEMA" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "SISTEMA" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "SISTEMA" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'SISTEMA_Procesador1_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SISTEMA_Procesador1_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.0/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0012_cpu_gen//SISTEMA_Procesador1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2020.01.10 11:55:44 (*) Starting Nios II generation
Info (12250): Cpu: # 2020.01.10 11:55:44 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2020.01.10 11:55:45 (*)   Plaintext license not found.
Info (12250): Cpu: # 2020.01.10 11:55:45 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2020.01.10 11:55:45 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2020.01.10 11:55:45 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2020.01.10 11:55:46 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2020.01.10 11:55:46 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2020.01.10 11:55:47 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'SISTEMA_Procesador1_cpu'
Info (12250): Cpu: "Procesador1" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu: Starting RTL generation for module 'SISTEMA_Procesador2_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SISTEMA_Procesador2_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.0/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0013_cpu_gen//SISTEMA_Procesador2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2020.01.10 11:55:47 (*) Starting Nios II generation
Info (12250): Cpu: # 2020.01.10 11:55:47 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2020.01.10 11:55:48 (*)   Plaintext license not found.
Info (12250): Cpu: # 2020.01.10 11:55:48 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2020.01.10 11:55:48 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2020.01.10 11:55:48 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2020.01.10 11:55:49 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2020.01.10 11:55:49 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2020.01.10 11:55:50 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'SISTEMA_Procesador2_cpu'
Info (12250): Cpu: "Procesador2" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Procesador1_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Procesador1_data_master_translator"
Info (12250): LDR_adc_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "LDR_adc_slave_translator"
Info (12250): Procesador1_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Procesador1_data_master_agent"
Info (12250): LDR_adc_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "LDR_adc_slave_agent"
Info (12250): LDR_adc_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "LDR_adc_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info (12250): Router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info (12250): SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv
Info (12250): SDRAM_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SDRAM_s1_rsp_width_adapter"
Info (12250): Reusing file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info (12250): SISTEMA: Done "SISTEMA" with 44 modules, 78 files
Info (12249): Finished elaborating Qsys system entity "SISTEMA.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/sistema.v
    Info (12023): Found entity 1: SISTEMA File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v Line: 6
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/sistema/submodules/sistema_jtag_uart.v
    Info (12023): Found entity 1: SISTEMA_JTAG_UART_sim_scfifo_w File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 21
    Info (12023): Found entity 2: SISTEMA_JTAG_UART_scfifo_w File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 78
    Info (12023): Found entity 3: SISTEMA_JTAG_UART_sim_scfifo_r File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 164
    Info (12023): Found entity 4: SISTEMA_JTAG_UART_scfifo_r File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 243
    Info (12023): Found entity 5: SISTEMA_JTAG_UART File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_ldr.v
    Info (12023): Found entity 1: SISTEMA_LDR File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_ldr.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_pll.v
    Info (12023): Found entity 1: SISTEMA_PLL File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1.v
    Info (12023): Found entity 1: SISTEMA_Procesador1 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu.v
    Info (12023): Found entity 1: SISTEMA_Procesador1_cpu_register_bank_a_module File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 21
    Info (12023): Found entity 2: SISTEMA_Procesador1_cpu_register_bank_b_module File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 87
    Info (12023): Found entity 3: SISTEMA_Procesador1_cpu_nios2_oci_debug File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 153
    Info (12023): Found entity 4: SISTEMA_Procesador1_cpu_nios2_oci_break File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 295
    Info (12023): Found entity 5: SISTEMA_Procesador1_cpu_nios2_oci_xbrk File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 588
    Info (12023): Found entity 6: SISTEMA_Procesador1_cpu_nios2_oci_dbrk File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 795
    Info (12023): Found entity 7: SISTEMA_Procesador1_cpu_nios2_oci_itrace File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 982
    Info (12023): Found entity 8: SISTEMA_Procesador1_cpu_nios2_oci_td_mode File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1115
    Info (12023): Found entity 9: SISTEMA_Procesador1_cpu_nios2_oci_dtrace File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1183
    Info (12023): Found entity 10: SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1265
    Info (12023): Found entity 11: SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1337
    Info (12023): Found entity 12: SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1380
    Info (12023): Found entity 13: SISTEMA_Procesador1_cpu_nios2_oci_fifo File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1427
    Info (12023): Found entity 14: SISTEMA_Procesador1_cpu_nios2_oci_pib File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1913
    Info (12023): Found entity 15: SISTEMA_Procesador1_cpu_nios2_oci_im File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1936
    Info (12023): Found entity 16: SISTEMA_Procesador1_cpu_nios2_performance_monitors File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2006
    Info (12023): Found entity 17: SISTEMA_Procesador1_cpu_nios2_avalon_reg File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2023
    Info (12023): Found entity 18: SISTEMA_Procesador1_cpu_ociram_sp_ram_module File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2116
    Info (12023): Found entity 19: SISTEMA_Procesador1_cpu_nios2_ocimem File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2181
    Info (12023): Found entity 20: SISTEMA_Procesador1_cpu_nios2_oci File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2362
    Info (12023): Found entity 21: SISTEMA_Procesador1_cpu File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: SISTEMA_Procesador1_cpu_debug_slave_sysclk File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: SISTEMA_Procesador1_cpu_debug_slave_tck File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: SISTEMA_Procesador1_cpu_debug_slave_wrapper File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v
    Info (12023): Found entity 1: SISTEMA_Procesador1_cpu_test_bench File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador2.v
    Info (12023): Found entity 1: SISTEMA_Procesador2 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/sistema/submodules/sistema_procesador2_cpu.v
    Info (12023): Found entity 1: SISTEMA_Procesador2_cpu_register_bank_a_module File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 21
    Info (12023): Found entity 2: SISTEMA_Procesador2_cpu_register_bank_b_module File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 87
    Info (12023): Found entity 3: SISTEMA_Procesador2_cpu_nios2_oci_debug File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 153
    Info (12023): Found entity 4: SISTEMA_Procesador2_cpu_nios2_oci_break File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 295
    Info (12023): Found entity 5: SISTEMA_Procesador2_cpu_nios2_oci_xbrk File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 588
    Info (12023): Found entity 6: SISTEMA_Procesador2_cpu_nios2_oci_dbrk File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 795
    Info (12023): Found entity 7: SISTEMA_Procesador2_cpu_nios2_oci_itrace File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 982
    Info (12023): Found entity 8: SISTEMA_Procesador2_cpu_nios2_oci_td_mode File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 1115
    Info (12023): Found entity 9: SISTEMA_Procesador2_cpu_nios2_oci_dtrace File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 1183
    Info (12023): Found entity 10: SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 1265
    Info (12023): Found entity 11: SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 1337
    Info (12023): Found entity 12: SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 1380
    Info (12023): Found entity 13: SISTEMA_Procesador2_cpu_nios2_oci_fifo File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 1427
    Info (12023): Found entity 14: SISTEMA_Procesador2_cpu_nios2_oci_pib File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 1913
    Info (12023): Found entity 15: SISTEMA_Procesador2_cpu_nios2_oci_im File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 1936
    Info (12023): Found entity 16: SISTEMA_Procesador2_cpu_nios2_performance_monitors File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 2006
    Info (12023): Found entity 17: SISTEMA_Procesador2_cpu_nios2_avalon_reg File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 2023
    Info (12023): Found entity 18: SISTEMA_Procesador2_cpu_ociram_sp_ram_module File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 2116
    Info (12023): Found entity 19: SISTEMA_Procesador2_cpu_nios2_ocimem File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 2181
    Info (12023): Found entity 20: SISTEMA_Procesador2_cpu_nios2_oci File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 2362
    Info (12023): Found entity 21: SISTEMA_Procesador2_cpu File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: SISTEMA_Procesador2_cpu_debug_slave_sysclk File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: SISTEMA_Procesador2_cpu_debug_slave_tck File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: SISTEMA_Procesador2_cpu_debug_slave_wrapper File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador2_cpu_test_bench.v
    Info (12023): Found entity 1: SISTEMA_Procesador2_cpu_test_bench File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu_test_bench.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_sdram.v
    Info (12023): Found entity 1: SISTEMA_SDRAM_input_efifo_module File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v Line: 21
    Info (12023): Found entity 2: SISTEMA_SDRAM File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_sdram_test_component.v
    Info (12023): Found entity 1: SISTEMA_SDRAM_test_component_ram_module File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram_test_component.v Line: 21
    Info (12023): Found entity 2: SISTEMA_SDRAM_test_component File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_sram1.v
    Info (12023): Found entity 1: SISTEMA_SRAM1 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_sram2.v
    Info (12023): Found entity 1: SISTEMA_SRAM2 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sram2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_timer.v
    Info (12023): Found entity 1: SISTEMA_TIMER File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_irq_mapper.sv
    Info (12023): Found entity 1: SISTEMA_irq_mapper File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0.v
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter_004 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_cmd_demux File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_cmd_demux_001 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_cmd_demux_002 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_cmd_mux File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_cmd_mux_001 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_router_default_decode File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: SISTEMA_mm_interconnect_0_router File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_router_001_default_decode File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: SISTEMA_mm_interconnect_0_router_001 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_router_002_default_decode File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: SISTEMA_mm_interconnect_0_router_002 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_router_003_default_decode File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: SISTEMA_mm_interconnect_0_router_003 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_router_004_default_decode File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: SISTEMA_mm_interconnect_0_router_004 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_router_005_default_decode File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: SISTEMA_mm_interconnect_0_router_005 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_router_006_default_decode File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: SISTEMA_mm_interconnect_0_router_006 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_router_008_default_decode File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: SISTEMA_mm_interconnect_0_router_008 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_010.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_router_010_default_decode File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_010.sv Line: 45
    Info (12023): Found entity 2: SISTEMA_mm_interconnect_0_router_010 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_010.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_rsp_demux File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_rsp_mux File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_rsp_mux_001 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_rsp_mux_002 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_wrap_burst_converter.sv Line: 27
Warning (10037): Verilog HDL or VHDL warning at sistema_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at sistema_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at sistema_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at sistema_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v Line: 682
Info (12127): Elaborating entity "SISTEMA" for the top level hierarchy
Info (12128): Elaborating entity "SISTEMA_JTAG_UART" for hierarchy "SISTEMA_JTAG_UART:jtag_uart" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v Line: 129
Info (12128): Elaborating entity "SISTEMA_JTAG_UART_scfifo_w" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "SISTEMA_JTAG_UART_scfifo_r" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic" with the following parameter: File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "SISTEMA_LDR" for hierarchy "SISTEMA_LDR:ldr" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v Line: 151
Info (12128): Elaborating entity "altera_up_avalon_adv_adc" for hierarchy "SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_ldr.v Line: 69
Info (12128): Elaborating entity "SISTEMA_PLL" for hierarchy "SISTEMA_PLL:pll" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v Line: 159
Info (12128): Elaborating entity "altera_pll" for hierarchy "SISTEMA_PLL:pll|altera_pll:altera_pll_i" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "SISTEMA_PLL:pll|altera_pll:altera_pll_i" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_pll.v Line: 88
Info (12133): Instantiated megafunction "SISTEMA_PLL:pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3750 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "SISTEMA_Procesador1" for hierarchy "SISTEMA_Procesador1:procesador1" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v Line: 188
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1.v Line: 65
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_test_bench" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_test_bench:the_SISTEMA_Procesador1_cpu_test_bench" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 3545
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_register_bank_a_module" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 58
Info (12133): Instantiated megafunction "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_msi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_register_bank_b_module" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 4079
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 4575
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_debug" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 220
Info (12133): Instantiated megafunction "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_break" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2561
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_xbrk" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2582
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_dbrk" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2608
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_itrace" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_itrace:the_SISTEMA_Procesador1_cpu_nios2_oci_itrace" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2624
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_dtrace" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2639
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_td_mode" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace|SISTEMA_Procesador1_cpu_nios2_oci_td_mode:SISTEMA_Procesador1_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1233
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_fifo" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2654
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo|SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt:the_SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1546
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo|SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1555
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo|SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1564
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_pib" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_pib:the_SISTEMA_Procesador1_cpu_nios2_oci_pib" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2659
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_im" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_im:the_SISTEMA_Procesador1_cpu_nios2_oci_im" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2673
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_avalon_reg" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2692
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_ocimem" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2712
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_ociram_sp_ram_module" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2156
Info (12133): Instantiated megafunction "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_debug_slave_wrapper" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2814
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_debug_slave_tck" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_debug_slave_sysclk" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy" with the following parameter: File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "SISTEMA_Procesador2" for hierarchy "SISTEMA_Procesador2:procesador2" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v Line: 217
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2.v Line: 65
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_test_bench" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_test_bench:the_SISTEMA_Procesador2_cpu_test_bench" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 3545
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_register_bank_a_module" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_a_module:SISTEMA_Procesador2_cpu_register_bank_a" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 4061
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_register_bank_b_module" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_register_bank_b_module:SISTEMA_Procesador2_cpu_register_bank_b" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 4079
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_nios2_oci" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 4575
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_nios2_oci_debug" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_debug:the_SISTEMA_Procesador2_cpu_nios2_oci_debug" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 2531
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_nios2_oci_break" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_break:the_SISTEMA_Procesador2_cpu_nios2_oci_break" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 2561
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_nios2_oci_xbrk" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_xbrk" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 2582
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_nios2_oci_dbrk" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_dbrk" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 2608
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_nios2_oci_itrace" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_itrace:the_SISTEMA_Procesador2_cpu_nios2_oci_itrace" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 2624
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_nios2_oci_dtrace" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador2_cpu_nios2_oci_dtrace" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 2639
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_nios2_oci_td_mode" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador2_cpu_nios2_oci_dtrace|SISTEMA_Procesador2_cpu_nios2_oci_td_mode:SISTEMA_Procesador2_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 1233
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_nios2_oci_fifo" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 2654
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo|SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt:the_SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 1546
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo|SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 1555
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo|SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 1564
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_nios2_oci_pib" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_pib:the_SISTEMA_Procesador2_cpu_nios2_oci_pib" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 2659
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_nios2_oci_im" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_oci_im:the_SISTEMA_Procesador2_cpu_nios2_oci_im" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 2673
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_nios2_avalon_reg" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 2692
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_nios2_ocimem" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 2712
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_ociram_sp_ram_module" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem|SISTEMA_Procesador2_cpu_ociram_sp_ram_module:SISTEMA_Procesador2_cpu_ociram_sp_ram" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 2332
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_debug_slave_wrapper" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v Line: 2814
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_debug_slave_tck" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "SISTEMA_Procesador2_cpu_debug_slave_sysclk" for hierarchy "SISTEMA_Procesador2:procesador2|SISTEMA_Procesador2_cpu:cpu|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "SISTEMA_SDRAM" for hierarchy "SISTEMA_SDRAM:sdram" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v Line: 240
Info (12128): Elaborating entity "SISTEMA_SDRAM_input_efifo_module" for hierarchy "SISTEMA_SDRAM:sdram|SISTEMA_SDRAM_input_efifo_module:the_SISTEMA_SDRAM_input_efifo_module" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v Line: 298
Info (12128): Elaborating entity "SISTEMA_SRAM1" for hierarchy "SISTEMA_SRAM1:sram1" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v Line: 254
Info (12128): Elaborating entity "altsyncram" for hierarchy "SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v Line: 69
Info (12130): Elaborated megafunction instantiation "SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v Line: 69
Info (12133): Instantiated megafunction "SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "SISTEMA_SRAM1.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32000"
    Info (12134): Parameter "numwords_a" = "32000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nbm1.tdf
    Info (12023): Found entity 1: altsyncram_nbm1 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_nbm1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_nbm1" for hierarchy "SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram|altsyncram_nbm1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram|altsyncram_nbm1:auto_generated|decode_8la:decode3" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_nbm1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram|altsyncram_nbm1:auto_generated|mux_5hb:mux2" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_nbm1.tdf Line: 45
Info (12128): Elaborating entity "SISTEMA_SRAM2" for hierarchy "SISTEMA_SRAM2:sram2" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v Line: 268
Info (12128): Elaborating entity "altsyncram" for hierarchy "SISTEMA_SRAM2:sram2|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sram2.v Line: 69
Info (12130): Elaborated megafunction instantiation "SISTEMA_SRAM2:sram2|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sram2.v Line: 69
Info (12133): Instantiated megafunction "SISTEMA_SRAM2:sram2|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sram2.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "SISTEMA_SRAM2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32000"
    Info (12134): Parameter "numwords_a" = "32000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_obm1.tdf
    Info (12023): Found entity 1: altsyncram_obm1 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_obm1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_obm1" for hierarchy "SISTEMA_SRAM2:sram2|altsyncram:the_altsyncram|altsyncram_obm1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SISTEMA_TIMER" for hierarchy "SISTEMA_TIMER:timer" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v Line: 279
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v Line: 365
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_data_master_translator" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 827
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_instruction_master_translator" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 887
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1071
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1135
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1199
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1263
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1327
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram1_s1_translator" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1391
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_data_master_agent" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1600
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_instruction_master_agent" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1681
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador2_data_master_agent" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1762
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador2_instruction_master_agent" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1843
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1927
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1968
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 2427
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 2468
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 2509
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router:router" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 2900
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_default_decode" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router:router|SISTEMA_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv Line: 184
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_001" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_001:router_001" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 2916
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_001_default_decode" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_001:router_001|SISTEMA_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_002" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_002" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 2932
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_002_default_decode" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_002|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv Line: 183
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_003" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_003:router_003" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 2948
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_003_default_decode" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_003:router_003|SISTEMA_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv Line: 180
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_004" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_004:router_004" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 2964
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_004_default_decode" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_004:router_004|SISTEMA_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_005" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_005:router_005" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 2980
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_005_default_decode" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_005:router_005|SISTEMA_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv Line: 173
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_006" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_006:router_006" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 2996
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_006_default_decode" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_006:router_006|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_008" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_008:router_008" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 3028
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_008_default_decode" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_008:router_008|SISTEMA_mm_interconnect_0_router_008_default_decode:the_default_decode" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv Line: 173
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_010" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_010:router_010" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 3060
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_010_default_decode" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_010:router_010|SISTEMA_mm_interconnect_0_router_010_default_decode:the_default_decode" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_010.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 3126
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_cmd_demux" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 3173
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_cmd_demux_001" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 3196
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_cmd_demux_002" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 3237
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_cmd_mux" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 3277
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_cmd_mux_001" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 3300
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_rsp_demux" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 3455
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_rsp_mux" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 3663
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_rsp_mux_001" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 3686
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_rsp_mux_002" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 3727
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_002.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 3816
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 3882
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_avalon_st_adapter" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 3911
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 4027
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "SISTEMA_irq_mapper" for hierarchy "SISTEMA_irq_mapper:irq_mapper" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v Line: 373
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v Line: 444
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_001" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v Line: 507
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.01.10.11:56:10 Progress: Loading sld4422f97f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_40n1.tdf Line: 28
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|sclk" is converted into an equivalent circuit using register "SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|sclk~_emulated" and latch "SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|sclk~1" File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_up_avalon_adv_adc.v Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_wire_cke" is stuck at VCC File: C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v Line: 18
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 331 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/output_files/ACTIVIDAD5.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4563 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 28 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 4030 logic cells
    Info (21064): Implemented 480 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 5055 megabytes
    Info: Processing ended: Fri Jan 10 11:56:33 2020
    Info: Elapsed time: 00:01:29
    Info: Total CPU time (on all processors): 00:02:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/output_files/ACTIVIDAD5.map.smsg.


